Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 19 17:32:26 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Array_Tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  3           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-8   Critical Warning  No common period between related clocks             3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         4           
LUTAR-1    Warning           LUT drives async reset alert                        786         
TIMING-16  Warning           Large setup violation                               768         
TIMING-18  Warning           Missing input or output delay                       11          
TIMING-20  Warning           Non-clocked latch                                   384         
ULMTCS-2   Warning           Control Sets use limits require reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (396)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1156)
---------------------------
 There are 384 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: User_Controls/clkDiv/tmpCount_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (396)
--------------------------------------------------
 There are 396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.439    -6109.041                   1543                 8850        0.016        0.000                      0                 8850        2.000        0.000                       0                  7600  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)             Period(ns)      Frequency(MHz)
-----                 ------------             ----------      --------------
BCK                   {0.000 162.761}          325.521         3.072           
LRCK                  {0.000 10416.667}        20833.333       0.048           
MCK                   {0.000 40.690}           81.380          12.288          
SCK                   {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.345}           40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 20.000}           40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       320.404        0.000                      0                  788        0.141        0.000                      0                  788      161.780        0.000                       0                   797  
LRCK                    20828.805        0.000                      0                 6167        0.034        0.000                      0                 6167    10416.165        0.000                       0                  6191  
MCK                        67.598        0.000                      0                  973        0.114        0.000                      0                  973       39.710        0.000                       0                   597  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       38.529        0.000                      0                    8        0.131        0.000                      0                    8       19.845        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MCK           BCK                -5.439    -3525.770                    744                  744       81.540        0.000                      0                  744  
MCK           LRCK               -1.873      -42.281                     24                   24        0.016        0.000                      0                   24  
LRCK          MCK                74.271        0.000                      0                  139        0.162        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MCK                BCK                     -4.613    -2540.990                    775                  775       81.271        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      320.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             320.404ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[17]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        4.724ns  (logic 0.779ns (16.492%)  route 3.945ns (83.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 489.760 - 488.282 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 164.514 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.753   164.514    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X42Y8          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.484   164.998 r  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/Q
                         net (fo=1, routed)           3.304   168.302    PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.295   168.597 r  PCM_TX/inst/FIFO_G/Data_Out[17]_C_i_1__5/O
                         net (fo=2, routed)           0.641   169.238    PCM_TX/inst/FIFO_G/p_2_in[17]
    SLICE_X30Y70         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.478   489.760    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X30Y70         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[17]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.760    
                         clock uncertainty           -0.092   489.668    
    SLICE_X30Y70         FDCE (Setup_fdce_C_D)       -0.026   489.642    PCM_TX/inst/FIFO_G/Data_Out_reg[17]_C
  -------------------------------------------------------------------
                         required time                        489.642    
                         arrival time                        -169.238    
  -------------------------------------------------------------------
                         slack                                320.404    

Slack (MET) :             320.664ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[17]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        4.446ns  (logic 0.779ns (17.522%)  route 3.667ns (82.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 489.760 - 488.282 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 164.514 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.753   164.514    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X42Y8          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.484   164.998 r  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/Q
                         net (fo=1, routed)           3.304   168.302    PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.295   168.597 r  PCM_TX/inst/FIFO_G/Data_Out[17]_C_i_1__5/O
                         net (fo=2, routed)           0.363   168.960    PCM_TX/inst/FIFO_G/p_2_in[17]
    SLICE_X27Y70         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.478   489.760    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X27Y70         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[17]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.760    
                         clock uncertainty           -0.092   489.668    
    SLICE_X27Y70         FDPE (Setup_fdpe_C_D)       -0.044   489.624    PCM_TX/inst/FIFO_G/Data_Out_reg[17]_P
  -------------------------------------------------------------------
                         required time                        489.624    
                         arrival time                        -168.960    
  -------------------------------------------------------------------
                         slack                                320.664    

Slack (MET) :             321.163ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[10]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        4.060ns  (logic 0.780ns (19.211%)  route 3.280ns (80.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 489.760 - 488.282 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 164.419 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.658   164.419    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y62         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDPE (Prop_fdpe_C_Q)         0.484   164.903 r  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/Q
                         net (fo=1, routed)           2.540   167.443    PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P_n_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.296   167.739 r  PCM_TX/inst/FIFO_F/Data_Out[10]_C_i_1__4/O
                         net (fo=2, routed)           0.740   168.479    PCM_TX/inst/FIFO_F/p_2_in[10]
    SLICE_X24Y24         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.478   489.760    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X24Y24         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.760    
                         clock uncertainty           -0.092   489.669    
    SLICE_X24Y24         FDCE (Setup_fdce_C_D)       -0.026   489.643    PCM_TX/inst/FIFO_F/Data_Out_reg[10]_C
  -------------------------------------------------------------------
                         required time                        489.643    
                         arrival time                        -168.479    
  -------------------------------------------------------------------
                         slack                                321.163    

Slack (MET) :             321.202ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        4.010ns  (logic 0.780ns (19.450%)  route 3.230ns (80.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 489.760 - 488.282 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 164.419 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.658   164.419    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y62         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDPE (Prop_fdpe_C_Q)         0.484   164.903 r  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/Q
                         net (fo=1, routed)           2.540   167.443    PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P_n_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.296   167.739 r  PCM_TX/inst/FIFO_F/Data_Out[10]_C_i_1__4/O
                         net (fo=2, routed)           0.690   168.429    PCM_TX/inst/FIFO_F/p_2_in[10]
    SLICE_X25Y25         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.478   489.760    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X25Y25         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.760    
                         clock uncertainty           -0.092   489.669    
    SLICE_X25Y25         FDPE (Setup_fdpe_C_D)       -0.037   489.632    PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        489.632    
                         arrival time                        -168.429    
  -------------------------------------------------------------------
                         slack                                321.202    

Slack (MET) :             321.355ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.834ns  (logic 0.721ns (18.803%)  route 3.113ns (81.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 489.771 - 488.282 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.425 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.664   164.425    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X14Y30         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.422   164.847 r  PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           2.491   167.338    PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.299   167.637 r  PCM_TX/inst/FIFO_B/Data_Out[22]_C_i_1__0/O
                         net (fo=2, routed)           0.622   168.259    PCM_TX/inst/FIFO_B/p_2_in[22]
    SLICE_X27Y56         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.489   489.771    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X27Y56         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.771    
                         clock uncertainty           -0.092   489.679    
    SLICE_X27Y56         FDPE (Setup_fdpe_C_D)       -0.064   489.615    PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P
  -------------------------------------------------------------------
                         required time                        489.615    
                         arrival time                        -168.259    
  -------------------------------------------------------------------
                         slack                                321.355    

Slack (MET) :             321.369ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.844ns  (logic 0.721ns (18.758%)  route 3.123ns (81.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 489.770 - 488.282 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.425 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.664   164.425    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X14Y30         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.422   164.847 r  PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           2.491   167.338    PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C_n_0
    SLICE_X26Y52         LUT3 (Prop_lut3_I2_O)        0.299   167.637 r  PCM_TX/inst/FIFO_B/Data_Out[22]_C_i_1__0/O
                         net (fo=2, routed)           0.631   168.269    PCM_TX/inst/FIFO_B/p_2_in[22]
    SLICE_X26Y58         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.488   489.770    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X26Y58         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.770    
                         clock uncertainty           -0.092   489.678    
    SLICE_X26Y58         FDCE (Setup_fdce_C_D)       -0.040   489.638    PCM_TX/inst/FIFO_B/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                        489.638    
                         arrival time                        -168.269    
  -------------------------------------------------------------------
                         slack                                321.369    

Slack (MET) :             321.565ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[10]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.674ns  (logic 0.719ns (19.572%)  route 2.955ns (80.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 489.764 - 488.282 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 164.423 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.662   164.423    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X31Y58         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.422   164.845 r  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/Q
                         net (fo=1, routed)           2.257   167.102    PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C_n_0
    SLICE_X26Y16         LUT3 (Prop_lut3_I2_O)        0.297   167.399 r  PCM_TX/inst/FIFO_C/Data_Out[10]_C_i_1__1/O
                         net (fo=2, routed)           0.697   168.097    PCM_TX/inst/FIFO_C/p_2_in[10]
    SLICE_X28Y24         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.482   489.764    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X28Y24         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[10]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.764    
                         clock uncertainty           -0.092   489.673    
    SLICE_X28Y24         FDCE (Setup_fdce_C_D)       -0.011   489.662    PCM_TX/inst/FIFO_C/Data_Out_reg[10]_C
  -------------------------------------------------------------------
                         required time                        489.662    
                         arrival time                        -168.097    
  -------------------------------------------------------------------
                         slack                                321.565    

Slack (MET) :             321.674ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[10]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.542ns  (logic 0.719ns (20.301%)  route 2.823ns (79.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 489.770 - 488.282 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 164.423 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.662   164.423    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X31Y58         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.422   164.845 r  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/Q
                         net (fo=1, routed)           2.257   167.102    PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C_n_0
    SLICE_X26Y16         LUT3 (Prop_lut3_I2_O)        0.297   167.399 r  PCM_TX/inst/FIFO_C/Data_Out[10]_C_i_1__1/O
                         net (fo=2, routed)           0.565   167.965    PCM_TX/inst/FIFO_C/p_2_in[10]
    SLICE_X25Y16         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.488   489.770    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X25Y16         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.770    
                         clock uncertainty           -0.092   489.679    
    SLICE_X25Y16         FDPE (Setup_fdpe_C_D)       -0.040   489.639    PCM_TX/inst/FIFO_C/Data_Out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        489.639    
                         arrival time                        -167.965    
  -------------------------------------------------------------------
                         slack                                321.674    

Slack (MET) :             321.740ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.425ns  (logic 0.779ns (22.745%)  route 2.646ns (77.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 164.476 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.715   164.476    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X4Y29          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.484   164.960 r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           1.708   166.668    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I2_O)        0.295   166.963 r  PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1/O
                         net (fo=2, routed)           0.937   167.901    PCM_TX/inst/FIFO_A/p_2_in[22]
    SLICE_X26Y48         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.500   489.782    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y48         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.014   489.796    
                         clock uncertainty           -0.092   489.705    
    SLICE_X26Y48         FDPE (Setup_fdpe_C_D)       -0.064   489.641    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P
  -------------------------------------------------------------------
                         required time                        489.641    
                         arrival time                        -167.901    
  -------------------------------------------------------------------
                         slack                                321.740    

Slack (MET) :             321.777ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[51]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.550ns  (logic 0.779ns (21.946%)  route 2.771ns (78.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 489.783 - 488.282 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.416 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.655   164.416    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X20Y23         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDPE (Prop_fdpe_C_Q)         0.484   164.900 r  PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P/Q
                         net (fo=1, routed)           2.087   166.987    PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I0_O)        0.295   167.282 r  PCM_TX/inst/FIFO_H/Data_Out[51]_C_i_1__6/O
                         net (fo=2, routed)           0.684   167.966    PCM_TX/inst/FIFO_H/p_2_in[51]
    SLICE_X19Y48         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[51]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.501   489.783    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X19Y48         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.898    
                         clock uncertainty           -0.092   489.806    
    SLICE_X19Y48         FDPE (Setup_fdpe_C_D)       -0.064   489.742    PCM_TX/inst/FIFO_H/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                        489.742    
                         arrival time                        -167.966    
  -------------------------------------------------------------------
                         slack                                321.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[9]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[10]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.482ns  (logic 0.191ns (39.648%)  route 0.291ns (60.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 163.577 - 162.761 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 163.314 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.553   163.314    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X17Y22         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[9]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.146   163.460 r  PCM_TX/inst/FIFO_H/Data_Out_reg[9]_C/Q
                         net (fo=1, routed)           0.156   163.616    PCM_TX/inst/FIFO_H/Data_Out_reg[9]_C_n_0
    SLICE_X21Y21         LUT3 (Prop_lut3_I2_O)        0.045   163.661 r  PCM_TX/inst/FIFO_H/Data_Out[10]_C_i_1__6/O
                         net (fo=2, routed)           0.135   163.795    PCM_TX/inst/FIFO_H/p_2_in[10]
    SLICE_X22Y21         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.816   163.577    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X22Y21         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.572    
    SLICE_X22Y21         FDPE (Hold_fdpe_C_D)         0.082   163.654    PCM_TX/inst/FIFO_H/Data_Out_reg[10]_P
  -------------------------------------------------------------------
                         required time                       -163.654    
                         arrival time                         163.795    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C
                            (falling edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.405ns  (logic 0.146ns (36.033%)  route 0.259ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 163.618 - 162.761 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 163.321 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.560   163.321    PCM_TX/inst/FIFO_F/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X33Y59         FDRE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.146   163.467 r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/Q
                         net (fo=1, routed)           0.259   163.726    PCM_TX/inst/FIFO_F/srlopt_n
    SLICE_X38Y59         SRL16E                                       r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.857   163.618    PCM_TX/inst/FIFO_F/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X38Y59         SRL16E                                       r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism             -0.234   163.384    
    SLICE_X38Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.187   163.571    PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                       -163.571    
                         arrival time                         163.726    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[26]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[27]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.513ns  (logic 0.191ns (37.265%)  route 0.322ns (62.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 163.590 - 162.761 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 163.320 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.559   163.320    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X25Y51         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDPE (Prop_fdpe_C_Q)         0.146   163.466 r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_P/Q
                         net (fo=1, routed)           0.156   163.622    PCM_TX/inst/FIFO_E/Data_Out_reg[26]_P_n_0
    SLICE_X25Y51         LUT3 (Prop_lut3_I0_O)        0.045   163.667 r  PCM_TX/inst/FIFO_E/Data_Out[27]_C_i_1__3/O
                         net (fo=2, routed)           0.165   163.832    PCM_TX/inst/FIFO_E/p_2_in[27]
    SLICE_X23Y49         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[27]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.829   163.590    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X23Y49         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[27]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.590    
    SLICE_X23Y49         FDPE (Hold_fdpe_C_D)         0.077   163.667    PCM_TX/inst/FIFO_E/Data_Out_reg[27]_P
  -------------------------------------------------------------------
                         required time                       -163.667    
                         arrival time                         163.832    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[26]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[27]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.520ns  (logic 0.191ns (36.716%)  route 0.329ns (63.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 163.590 - 162.761 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 163.325 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.564   163.325    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X18Y49         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[26]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.146   163.471 r  PCM_TX/inst/FIFO_G/Data_Out_reg[26]_C/Q
                         net (fo=1, routed)           0.087   163.557    PCM_TX/inst/FIFO_G/Data_Out_reg[26]_C_n_0
    SLICE_X19Y49         LUT3 (Prop_lut3_I2_O)        0.045   163.602 r  PCM_TX/inst/FIFO_G/Data_Out[27]_C_i_1__5/O
                         net (fo=2, routed)           0.243   163.845    PCM_TX/inst/FIFO_G/p_2_in[27]
    SLICE_X22Y48         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.829   163.590    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X22Y48         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[27]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.585    
    SLICE_X22Y48         FDCE (Hold_fdce_C_D)         0.077   163.662    PCM_TX/inst/FIFO_G/Data_Out_reg[27]_C
  -------------------------------------------------------------------
                         required time                       -163.662    
                         arrival time                         163.845    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[11]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.573ns  (logic 0.232ns (40.488%)  route 0.341ns (59.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 163.581 - 162.761 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 163.314 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.553   163.314    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X22Y18         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[11]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDCE (Prop_fdce_C_Q)         0.133   163.447 r  PCM_TX/inst/FIFO_E/Data_Out_reg[11]_C/Q
                         net (fo=2, routed)           0.341   163.788    PCM_TX/inst/FIFO_E/Data_Out_reg[11]_C_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.099   163.887 r  PCM_TX/inst/FIFO_E/Data_Out[12]_C_i_1__3/O
                         net (fo=1, routed)           0.000   163.887    PCM_TX/inst/FIFO_E/p_2_in[12]
    SLICE_X20Y19         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.820   163.581    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X20Y19         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.576    
    SLICE_X20Y19         FDCE (Hold_fdce_C_D)         0.125   163.701    PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                       -163.701    
                         arrival time                         163.887    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.225%)  route 0.367ns (65.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.558   163.319    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y53         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDCE (Prop_fdce_C_Q)         0.146   163.465 r  PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/Q
                         net (fo=2, routed)           0.367   163.832    PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.045   163.877 r  PCM_TX/inst/FIFO_B/Data_Out[25]_C_i_1__0_replica/O
                         net (fo=1, routed)           0.000   163.877    PCM_TX/inst/FIFO_B/p_2_in[25]_repN
    SLICE_X18Y47         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.832   163.593    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X18Y47         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
    SLICE_X18Y47         FDCE (Hold_fdce_C_D)         0.098   163.691    PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C
  -------------------------------------------------------------------
                         required time                       -163.691    
                         arrival time                         163.877    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[21]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.536ns  (logic 0.191ns (35.628%)  route 0.345ns (64.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 163.589 - 162.761 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 163.317 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.556   163.317    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X21Y36         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[21]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDPE (Prop_fdpe_C_Q)         0.146   163.463 r  PCM_TX/inst/FIFO_C/Data_Out_reg[21]_P/Q
                         net (fo=1, routed)           0.142   163.605    PCM_TX/inst/FIFO_C/Data_Out_reg[21]_P_n_0
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.045   163.650 r  PCM_TX/inst/FIFO_C/Data_Out[22]_C_i_1__1/O
                         net (fo=2, routed)           0.203   163.853    PCM_TX/inst/FIFO_C/p_2_in[22]
    SLICE_X23Y43         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.828   163.589    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X23Y43         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.584    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.077   163.661    PCM_TX/inst/FIFO_C/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                       -163.661    
                         arrival time                         163.853    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[39]/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.293ns  (logic 0.167ns (56.922%)  route 0.126ns (43.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 163.610 - 162.761 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 163.342 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.581   163.342    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X38Y29         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.167   163.509 r  PCM_TX/inst/FIFO_A/Data_Out_reg[39]/Q
                         net (fo=2, routed)           0.126   163.635    PCM_TX/inst/FIFO_A/p_2_in[40]
    SLICE_X39Y30         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.849   163.610    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X39Y30         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/C  (IS_INVERTED)
                         clock pessimism             -0.253   163.357    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.077   163.434    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C
  -------------------------------------------------------------------
                         required time                       -163.434    
                         arrival time                         163.635    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[39]/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.298ns  (logic 0.167ns (56.128%)  route 0.131ns (43.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 163.608 - 162.761 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 163.341 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.580   163.341    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X38Y28         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.167   163.508 r  PCM_TX/inst/FIFO_E/Data_Out_reg[39]/Q
                         net (fo=2, routed)           0.131   163.638    PCM_TX/inst/FIFO_E/p_2_in[40]
    SLICE_X39Y28         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.847   163.608    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X39Y28         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C/C  (IS_INVERTED)
                         clock pessimism             -0.254   163.354    
    SLICE_X39Y28         FDCE (Hold_fdce_C_D)         0.077   163.431    PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C
  -------------------------------------------------------------------
                         required time                       -163.431    
                         arrival time                         163.638    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[23]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.575ns  (logic 0.232ns (40.359%)  route 0.343ns (59.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 163.590 - 162.761 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 163.322 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.561   163.322    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X14Y54         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[23]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDPE (Prop_fdpe_C_Q)         0.133   163.455 r  PCM_TX/inst/FIFO_C/Data_Out_reg[23]_P/Q
                         net (fo=1, routed)           0.343   163.798    PCM_TX/inst/FIFO_C/Data_Out_reg[23]_P_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I0_O)        0.099   163.897 r  PCM_TX/inst/FIFO_C/Data_Out[24]_C_i_1__1/O
                         net (fo=2, routed)           0.000   163.897    PCM_TX/inst/FIFO_C/p_2_in[24]
    SLICE_X15Y39         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.829   163.590    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X15Y39         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.590    
    SLICE_X15Y39         FDPE (Hold_fdpe_C_D)         0.098   163.688    PCM_TX/inst/FIFO_C/Data_Out_reg[24]_P
  -------------------------------------------------------------------
                         required time                       -163.688    
                         arrival time                         163.897    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { PCM_TX/inst/Clock_Divider/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X25Y18  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X18Y18  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X20Y37  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X18Y25  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X19Y23  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X27Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X23Y15  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X32Y27  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X25Y13  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X25Y24  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y36  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y36  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y36  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y36  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X42Y31  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X42Y31  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y36  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y36  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X38Y39  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X38Y39  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X38Y39  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y28  PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y36  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y36  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y36  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y36  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X42Y31  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X42Y31  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y36  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y36  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  LRCK

Setup :            0  Failing Endpoints,  Worst Slack    20828.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    10416.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20828.805ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.334ns  (LRCK rise@20833.334ns - LRCK rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.456ns (11.138%)  route 3.638ns (88.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 20834.812 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.728     1.728    SigBuff/LRCK
    SLICE_X5Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     2.184 r  SigBuff/BUFFER_D_reg[0][20]/Q
                         net (fo=2, routed)           3.638     5.822    SigBuff/BUFFER_D_reg[0]_0[20]
    SLICE_X26Y68         FDRE                                         r  SigBuff/BUFFER_D_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.479 20834.812    SigBuff/LRCK
    SLICE_X26Y68         FDRE                                         r  SigBuff/BUFFER_D_reg[1][20]/C
                         clock pessimism              0.000 20834.812    
                         clock uncertainty           -0.092 20834.721    
    SLICE_X26Y68         FDRE (Setup_fdre_C_D)       -0.095 20834.625    SigBuff/BUFFER_D_reg[1][20]
  -------------------------------------------------------------------
                         required time                      20834.627    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                              20828.805    

Slack (MET) :             20828.971ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.304ns  (logic 0.831ns (19.309%)  route 3.474ns (80.711%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 31251.545 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 10418.390 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.723 10418.390    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.459 10418.849 r  Address_Logic/Addr_reg[31]/Q
                         net (fo=2, routed)           0.971 10419.819    Address_Logic/Addr_reg_n_0_[31]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124 10419.943 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.782 10420.726    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.124 10420.850 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          1.720 10422.570    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I2_O)        0.124 10422.694 r  Address_Logic/Addr[31]_i_1/O
                         net (fo=1, routed)           0.000 10422.694    Address_Logic/Addr[31]
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.547 31251.545    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.176 31251.721    
                         clock uncertainty           -0.092 31251.629    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.035 31251.664    Address_Logic/Addr_reg[31]
  -------------------------------------------------------------------
                         required time                      31251.664    
                         arrival time                       -10422.692    
  -------------------------------------------------------------------
                         slack                              20828.971    

Slack (MET) :             20828.973ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.298ns  (logic 0.831ns (19.333%)  route 3.469ns (80.697%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 31251.545 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 10418.390 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.723 10418.390    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.459 10418.849 r  Address_Logic/Addr_reg[31]/Q
                         net (fo=2, routed)           0.971 10419.819    Address_Logic/Addr_reg_n_0_[31]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124 10419.943 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.782 10420.726    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.124 10420.850 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          1.715 10422.565    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I2_O)        0.124 10422.689 r  Address_Logic/Addr[30]_i_1/O
                         net (fo=1, routed)           0.000 10422.689    Address_Logic/Addr[30]
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.547 31251.545    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.176 31251.721    
                         clock uncertainty           -0.092 31251.629    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.034 31251.662    Address_Logic/Addr_reg[30]
  -------------------------------------------------------------------
                         required time                      31251.660    
                         arrival time                       -10422.688    
  -------------------------------------------------------------------
                         slack                              20828.973    

Slack (MET) :             20829.057ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.155ns  (logic 0.831ns (20.002%)  route 3.325ns (80.028%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 31251.547 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 10418.396 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.728 10418.395    Address_Logic/LRCK
    SLICE_X3Y3           FDCE                                         r  Address_Logic/Addr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.459 10418.854 r  Address_Logic/Addr_reg[16]/Q
                         net (fo=2, routed)           0.822 10419.676    Address_Logic/Addr_reg_n_0_[16]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124 10419.800 r  Address_Logic/Addr[31]_i_7/O
                         net (fo=1, routed)           0.636 10420.436    Address_Logic/Addr[31]_i_7_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124 10420.560 r  Address_Logic/Addr[31]_i_2/O
                         net (fo=32, routed)          1.867 10422.426    Address_Logic/Addr[31]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124 10422.550 r  Address_Logic/Addr[10]_i_1/O
                         net (fo=1, routed)           0.000 10422.550    Address_Logic/Addr[10]
    SLICE_X1Y2           FDCE                                         r  Address_Logic/Addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.548 31251.547    Address_Logic/LRCK
    SLICE_X1Y2           FDCE                                         r  Address_Logic/Addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.662    
                         clock uncertainty           -0.092 31251.570    
    SLICE_X1Y2           FDCE (Setup_fdce_C_D)        0.032 31251.602    Address_Logic/Addr_reg[10]
  -------------------------------------------------------------------
                         required time                      31251.605    
                         arrival time                       -10422.549    
  -------------------------------------------------------------------
                         slack                              20829.057    

Slack (MET) :             20829.123ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.095ns  (logic 0.831ns (20.295%)  route 3.265ns (79.744%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 31251.549 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 10418.390 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.723 10418.390    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.459 10418.849 r  Address_Logic/Addr_reg[31]/Q
                         net (fo=2, routed)           0.971 10419.819    Address_Logic/Addr_reg_n_0_[31]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124 10419.943 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.782 10420.726    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.124 10420.850 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          1.512 10422.361    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124 10422.485 r  Address_Logic/Addr[22]_i_1/O
                         net (fo=1, routed)           0.000 10422.485    Address_Logic/Addr[22]
    SLICE_X3Y5           FDCE                                         r  Address_Logic/Addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.551 31251.549    Address_Logic/LRCK
    SLICE_X3Y5           FDCE                                         r  Address_Logic/Addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.664    
                         clock uncertainty           -0.092 31251.572    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.034 31251.605    Address_Logic/Addr_reg[22]
  -------------------------------------------------------------------
                         required time                      31251.605    
                         arrival time                       -10422.483    
  -------------------------------------------------------------------
                         slack                              20829.123    

Slack (MET) :             20829.275ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.976ns  (logic 0.831ns (20.899%)  route 3.146ns (79.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 31251.551 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 10418.396 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.728 10418.395    Address_Logic/LRCK
    SLICE_X3Y3           FDCE                                         r  Address_Logic/Addr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.459 10418.854 r  Address_Logic/Addr_reg[16]/Q
                         net (fo=2, routed)           0.822 10419.676    Address_Logic/Addr_reg_n_0_[16]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124 10419.800 r  Address_Logic/Addr[31]_i_7/O
                         net (fo=1, routed)           0.636 10420.436    Address_Logic/Addr[31]_i_7_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124 10420.560 r  Address_Logic/Addr[31]_i_2/O
                         net (fo=32, routed)          1.688 10422.247    Address_Logic/Addr[31]_i_2_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124 10422.371 r  Address_Logic/Addr[4]_i_1/O
                         net (fo=1, routed)           0.000 10422.371    Address_Logic/Addr[4]
    SLICE_X3Y1           FDCE                                         r  Address_Logic/Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.552 31251.551    Address_Logic/LRCK
    SLICE_X3Y1           FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.152 31251.703    
                         clock uncertainty           -0.092 31251.611    
    SLICE_X3Y1           FDCE (Setup_fdce_C_D)        0.032 31251.643    Address_Logic/Addr_reg[4]
  -------------------------------------------------------------------
                         required time                      31251.646    
                         arrival time                       -10422.371    
  -------------------------------------------------------------------
                         slack                              20829.275    

Slack (MET) :             20829.277ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.975ns  (logic 0.831ns (20.904%)  route 3.145ns (79.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 31251.551 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 10418.396 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.728 10418.395    Address_Logic/LRCK
    SLICE_X3Y3           FDCE                                         r  Address_Logic/Addr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.459 10418.854 r  Address_Logic/Addr_reg[16]/Q
                         net (fo=2, routed)           0.822 10419.676    Address_Logic/Addr_reg_n_0_[16]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124 10419.800 r  Address_Logic/Addr[31]_i_7/O
                         net (fo=1, routed)           0.636 10420.436    Address_Logic/Addr[31]_i_7_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124 10420.560 r  Address_Logic/Addr[31]_i_2/O
                         net (fo=32, routed)          1.687 10422.246    Address_Logic/Addr[31]_i_2_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124 10422.370 r  Address_Logic/Addr[6]_i_1/O
                         net (fo=1, routed)           0.000 10422.370    Address_Logic/Addr[6]
    SLICE_X3Y1           FDCE                                         r  Address_Logic/Addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.552 31251.551    Address_Logic/LRCK
    SLICE_X3Y1           FDCE                                         r  Address_Logic/Addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.152 31251.703    
                         clock uncertainty           -0.092 31251.611    
    SLICE_X3Y1           FDCE (Setup_fdce_C_D)        0.034 31251.645    Address_Logic/Addr_reg[6]
  -------------------------------------------------------------------
                         required time                      31251.646    
                         arrival time                       -10422.370    
  -------------------------------------------------------------------
                         slack                              20829.277    

Slack (MET) :             20829.277ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.978ns  (logic 0.831ns (20.889%)  route 3.148ns (79.136%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 31251.551 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 10418.396 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.728 10418.395    Address_Logic/LRCK
    SLICE_X3Y3           FDCE                                         r  Address_Logic/Addr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.459 10418.854 r  Address_Logic/Addr_reg[16]/Q
                         net (fo=2, routed)           0.822 10419.676    Address_Logic/Addr_reg_n_0_[16]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124 10419.800 r  Address_Logic/Addr[31]_i_7/O
                         net (fo=1, routed)           0.636 10420.436    Address_Logic/Addr[31]_i_7_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124 10420.560 r  Address_Logic/Addr[31]_i_2/O
                         net (fo=32, routed)          1.690 10422.249    Address_Logic/Addr[31]_i_2_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.124 10422.373 r  Address_Logic/Addr[8]_i_1/O
                         net (fo=1, routed)           0.000 10422.373    Address_Logic/Addr[8]
    SLICE_X3Y1           FDCE                                         r  Address_Logic/Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.552 31251.551    Address_Logic/LRCK
    SLICE_X3Y1           FDCE                                         r  Address_Logic/Addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.152 31251.703    
                         clock uncertainty           -0.092 31251.611    
    SLICE_X3Y1           FDCE (Setup_fdce_C_D)        0.035 31251.646    Address_Logic/Addr_reg[8]
  -------------------------------------------------------------------
                         required time                      31251.650    
                         arrival time                       -10422.373    
  -------------------------------------------------------------------
                         slack                              20829.277    

Slack (MET) :             20829.312ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.932ns  (logic 2.130ns (54.174%)  route 1.802ns (45.828%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 31251.545 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 10418.390 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.723 10418.390    Address_Logic/LRCK
    SLICE_X1Y4           FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.459 10418.849 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          0.967 10419.816    Address_Logic/Q[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580 10420.396 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.396    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.511 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.511    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.625 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.625    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.739 r  Address_Logic/Addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.739    Address_Logic/Addr_reg[16]_i_2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.854 r  Address_Logic/Addr_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.854    Address_Logic/Addr_reg[20]_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10420.968 r  Address_Logic/Addr_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10420.968    Address_Logic/Addr_reg[24]_i_2_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 10421.189 r  Address_Logic/Addr_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.835 10422.024    Address_Logic/data0[25]
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.299 10422.323 r  Address_Logic/Addr[25]_i_1/O
                         net (fo=1, routed)           0.000 10422.323    Address_Logic/Addr[25]
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.547 31251.545    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.151 31251.695    
                         clock uncertainty           -0.092 31251.604    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.032 31251.635    Address_Logic/Addr_reg[25]
  -------------------------------------------------------------------
                         required time                      31251.635    
                         arrival time                       -10422.321    
  -------------------------------------------------------------------
                         slack                              20829.312    

Slack (MET) :             20829.344ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.873ns  (logic 0.831ns (21.458%)  route 3.043ns (78.581%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 31251.549 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 10418.390 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.723 10418.390    Address_Logic/LRCK
    SLICE_X1Y6           FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.459 10418.849 r  Address_Logic/Addr_reg[31]/Q
                         net (fo=2, routed)           0.971 10419.819    Address_Logic/Addr_reg_n_0_[31]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124 10419.943 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.782 10420.726    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I4_O)        0.124 10420.850 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          1.290 10422.140    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124 10422.264 r  Address_Logic/Addr[21]_i_1/O
                         net (fo=1, routed)           0.000 10422.264    Address_Logic/Addr[21]
    SLICE_X3Y5           FDCE                                         r  Address_Logic/Addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.551 31251.549    Address_Logic/LRCK
    SLICE_X3Y5           FDCE                                         r  Address_Logic/Addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.664    
                         clock uncertainty           -0.092 31251.572    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.032 31251.604    Address_Logic/Addr_reg[21]
  -------------------------------------------------------------------
                         required time                      31251.605    
                         arrival time                       -10422.262    
  -------------------------------------------------------------------
                         slack                              20829.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[213][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[214][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.644%)  route 0.195ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.591     0.591    SigBuff/LRCK
    SLICE_X40Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[213][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  SigBuff/BUFFER_D_reg[213][23]/Q
                         net (fo=2, routed)           0.195     0.914    SigBuff/BUFFER_D_reg[213]_213[23]
    SLICE_X40Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[214][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.862     0.862    SigBuff/LRCK
    SLICE_X40Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[214][23]/C
                         clock pessimism              0.000     0.862    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.018     0.880    SigBuff/BUFFER_D_reg[214][23]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[65][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.145%)  route 0.169ns (56.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.556     0.556    SigBuff/LRCK
    SLICE_X23Y13         FDRE                                         r  SigBuff/BUFFER_D_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  SigBuff/BUFFER_D_reg[64][1]/Q
                         net (fo=2, routed)           0.169     0.852    SigBuff/BUFFER_D_reg[64]_64[1]
    SLICE_X21Y13         FDRE                                         r  SigBuff/BUFFER_D_reg[65][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.825     0.825    SigBuff/LRCK
    SLICE_X21Y13         FDRE                                         r  SigBuff/BUFFER_D_reg[65][1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)        -0.007     0.813    SigBuff/BUFFER_D_reg[65][1]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[191][19]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[192][19]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.412%)  route 0.174ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.561     0.561    SigBuff/LRCK
    SLICE_X22Y1          FDRE                                         r  SigBuff/BUFFER_D_reg[191][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128     0.689 r  SigBuff/BUFFER_D_reg[191][19]/Q
                         net (fo=2, routed)           0.174     0.862    SigBuff/BUFFER_D_reg[191]_191[19]
    SLICE_X21Y1          FDRE                                         r  SigBuff/BUFFER_D_reg[192][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X21Y1          FDRE                                         r  SigBuff/BUFFER_D_reg[192][19]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)        -0.007     0.819    SigBuff/BUFFER_D_reg[192][19]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[223][22]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[224][22]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.111%)  route 0.226ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.555     0.555    SigBuff/LRCK
    SLICE_X22Y62         FDRE                                         r  SigBuff/BUFFER_D_reg[223][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  SigBuff/BUFFER_D_reg[223][22]/Q
                         net (fo=2, routed)           0.226     0.909    SigBuff/BUFFER_D_reg[223]_223[22]
    SLICE_X20Y60         FDRE                                         r  SigBuff/BUFFER_D_reg[224][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.827     0.827    SigBuff/LRCK
    SLICE_X20Y60         FDRE                                         r  SigBuff/BUFFER_D_reg[224][22]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X20Y60         FDRE (Hold_fdre_C_D)         0.021     0.843    SigBuff/BUFFER_D_reg[224][22]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[78][19]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[79][19]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.096%)  route 0.227ns (63.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.559     0.559    SigBuff/LRCK
    SLICE_X21Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[78][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDRE (Prop_fdre_C_Q)         0.128     0.687 r  SigBuff/BUFFER_D_reg[78][19]/Q
                         net (fo=2, routed)           0.227     0.913    SigBuff/BUFFER_D_reg[78]_78[19]
    SLICE_X22Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[79][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.827     0.827    SigBuff/LRCK
    SLICE_X22Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[79][19]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X22Y9          FDRE (Hold_fdre_C_D)         0.023     0.845    SigBuff/BUFFER_D_reg[79][19]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[17][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[18][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.627%)  route 0.244ns (63.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.557     0.557    SigBuff/LRCK
    SLICE_X23Y12         FDRE                                         r  SigBuff/BUFFER_D_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SigBuff/BUFFER_D_reg[17][1]/Q
                         net (fo=2, routed)           0.244     0.942    SigBuff/BUFFER_D_reg[17]_17[1]
    SLICE_X19Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.829     0.829    SigBuff/LRCK
    SLICE_X19Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[18][1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.046     0.870    SigBuff/BUFFER_D_reg[18][1]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[96][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[97][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.415%)  route 0.252ns (60.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.591     0.591    SigBuff/LRCK
    SLICE_X42Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[96][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  SigBuff/BUFFER_D_reg[96][23]/Q
                         net (fo=2, routed)           0.252     1.007    SigBuff/BUFFER_D_reg[96]_96[23]
    SLICE_X40Y44         FDRE                                         r  SigBuff/BUFFER_D_reg[97][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.861     0.861    SigBuff/LRCK
    SLICE_X40Y44         FDRE                                         r  SigBuff/BUFFER_D_reg[97][23]/C
                         clock pessimism              0.000     0.861    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.070     0.931    SigBuff/BUFFER_D_reg[97][23]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[95][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[96][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.035%)  route 0.213ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.592     0.592    SigBuff/LRCK
    SLICE_X42Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[95][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.148     0.740 r  SigBuff/BUFFER_D_reg[95][23]/Q
                         net (fo=2, routed)           0.213     0.952    SigBuff/BUFFER_D_reg[95]_95[23]
    SLICE_X42Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[96][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.861     0.861    SigBuff/LRCK
    SLICE_X42Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[96][23]/C
                         clock pessimism              0.000     0.861    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.010     0.871    SigBuff/BUFFER_D_reg[96][23]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[47][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[48][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.873%)  route 0.239ns (65.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.559     0.559    SigBuff/LRCK
    SLICE_X18Y15         FDRE                                         r  SigBuff/BUFFER_D_reg[47][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  SigBuff/BUFFER_D_reg[47][1]/Q
                         net (fo=2, routed)           0.239     0.926    SigBuff/BUFFER_D_reg[47]_47[1]
    SLICE_X22Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.823     0.823    SigBuff/LRCK
    SLICE_X22Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[48][1]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)         0.023     0.841    SigBuff/BUFFER_D_reg[48][1]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[230][4]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[231][4]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.600%)  route 0.217ns (59.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.564     0.564    SigBuff/LRCK
    SLICE_X16Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[230][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  SigBuff/BUFFER_D_reg[230][4]/Q
                         net (fo=2, routed)           0.217     0.928    SigBuff/BUFFER_D_reg[230]_230[4]
    SLICE_X16Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[231][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X16Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[231][4]/C
                         clock pessimism              0.000     0.831    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.011     0.842    SigBuff/BUFFER_D_reg[231][4]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LRCK
Waveform(ns):       { 0.000 10416.667 }
Period(ns):         20833.334
Sources:            { PCM_TX/inst/Clock_Divider/LRCK_BUFF/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X1Y4    Address_Logic/Addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X1Y2    Address_Logic/Addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y2    Address_Logic/Addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y2    Address_Logic/Addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X4Y3    Address_Logic/Addr_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y3    Address_Logic/Addr_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y3    Address_Logic/Addr_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y3    Address_Logic/Addr_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y4    Address_Logic/Addr_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X3Y4    Address_Logic/Addr_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X1Y4    Address_Logic/Addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X1Y4    Address_Logic/Addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X7Y41   SigBuff/BUFFER_D_reg[135][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X9Y28   SigBuff/BUFFER_D_reg[135][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X2Y21   SigBuff/BUFFER_D_reg[135][9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X17Y53  SigBuff/BUFFER_D_reg[138][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X32Y1   SigBuff/BUFFER_D_reg[138][18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X33Y1   SigBuff/BUFFER_D_reg[139][18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X5Y42   SigBuff/BUFFER_D_reg[148][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X38Y62  SigBuff/BUFFER_D_reg[165][21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X1Y4    Address_Logic/Addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X1Y2    Address_Logic/Addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X1Y4    Address_Logic/Addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X1Y2    Address_Logic/Addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X3Y2    Address_Logic/Addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X3Y2    Address_Logic/Addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X3Y2    Address_Logic/Addr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X3Y2    Address_Logic/Addr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X4Y3    Address_Logic/Addr_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X4Y3    Address_Logic/Addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       67.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.598ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        13.567ns  (logic 1.351ns (9.958%)  route 12.216ns (90.042%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]/Q
                         net (fo=128, routed)        11.117    13.243    SigBuff/Q[3]
    SLICE_X21Y58         MUXF8 (Prop_muxf8_S_O)       0.273    13.516 r  SigBuff/DATA_out_reg[22]_i_16/O
                         net (fo=1, routed)           1.099    14.615    SigBuff/DATA_out_reg[22]_i_16_n_0
    SLICE_X21Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.931 r  SigBuff/DATA_out[22]_i_6/O
                         net (fo=1, routed)           0.000    14.931    SigBuff/DATA_out[22]_i_6_n_0
    SLICE_X21Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    15.143 r  SigBuff/DATA_out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000    15.143    SigBuff/DATA_out_reg[22]_i_3_n_0
    SLICE_X21Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    15.237 r  SigBuff/DATA_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    15.237    SigBuff/BUFFER_D[22]
    SLICE_X21Y61         FDRE                                         r  SigBuff/DATA_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.483    82.863    SigBuff/clk_out1
    SLICE_X21Y61         FDRE                                         r  SigBuff/DATA_out_reg[22]/C
                         clock pessimism              0.000    82.863    
                         clock uncertainty           -0.092    82.771    
    SLICE_X21Y61         FDRE (Setup_fdre_C_D)        0.064    82.835    SigBuff/DATA_out_reg[22]
  -------------------------------------------------------------------
                         required time                         82.835    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 67.598    

Slack (MET) :             67.824ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 1.360ns (10.164%)  route 12.021ns (89.836%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 82.854 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]/Q
                         net (fo=128, routed)        10.987    13.113    SigBuff/Q[3]
    SLICE_X30Y74         MUXF8 (Prop_muxf8_S_O)       0.283    13.396 r  SigBuff/DATA_out_reg[20]_i_21/O
                         net (fo=1, routed)           1.034    14.430    SigBuff/DATA_out_reg[20]_i_21_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.749 r  SigBuff/DATA_out[20]_i_7/O
                         net (fo=1, routed)           0.000    14.749    SigBuff/DATA_out[20]_i_7_n_0
    SLICE_X30Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    14.963 r  SigBuff/DATA_out_reg[20]_i_3/O
                         net (fo=1, routed)           0.000    14.963    SigBuff/DATA_out_reg[20]_i_3_n_0
    SLICE_X30Y71         MUXF8 (Prop_muxf8_I1_O)      0.088    15.051 r  SigBuff/DATA_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    15.051    SigBuff/BUFFER_D[20]
    SLICE_X30Y71         FDRE                                         r  SigBuff/DATA_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.474    82.854    SigBuff/clk_out1
    SLICE_X30Y71         FDRE                                         r  SigBuff/DATA_out_reg[20]/C
                         clock pessimism              0.000    82.854    
                         clock uncertainty           -0.092    82.762    
    SLICE_X30Y71         FDRE (Setup_fdre_C_D)        0.113    82.875    SigBuff/DATA_out_reg[20]
  -------------------------------------------------------------------
                         required time                         82.875    
                         arrival time                         -15.051    
  -------------------------------------------------------------------
                         slack                                 67.824    

Slack (MET) :             68.597ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 1.387ns (10.965%)  route 11.262ns (89.035%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 82.944 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]/Q
                         net (fo=128, routed)         9.697    11.823    SigBuff/Q[3]
    SLICE_X31Y67         MUXF8 (Prop_muxf8_S_O)       0.273    12.096 r  SigBuff/DATA_out_reg[23]_i_11/O
                         net (fo=1, routed)           1.565    13.661    SigBuff/DATA_out_reg[23]_i_11_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.316    13.977 r  SigBuff/DATA_out[23]_i_4/O
                         net (fo=1, routed)           0.000    13.977    SigBuff/DATA_out[23]_i_4_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    14.215 r  SigBuff/DATA_out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    14.215    SigBuff/DATA_out_reg[23]_i_2_n_0
    SLICE_X40Y52         MUXF8 (Prop_muxf8_I0_O)      0.104    14.319 r  SigBuff/DATA_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    14.319    SigBuff/BUFFER_D[23]
    SLICE_X40Y52         FDRE                                         r  SigBuff/DATA_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.564    82.944    SigBuff/clk_out1
    SLICE_X40Y52         FDRE                                         r  SigBuff/DATA_out_reg[23]/C
                         clock pessimism              0.000    82.944    
                         clock uncertainty           -0.092    82.852    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.064    82.916    SigBuff/DATA_out_reg[23]
  -------------------------------------------------------------------
                         required time                         82.916    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                 68.597    

Slack (MET) :             68.936ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        12.307ns  (logic 1.351ns (10.978%)  route 10.956ns (89.022%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 82.941 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]/Q
                         net (fo=128, routed)         9.709    11.835    SigBuff/Q[3]
    SLICE_X40Y62         MUXF8 (Prop_muxf8_S_O)       0.273    12.108 r  SigBuff/DATA_out_reg[21]_i_18/O
                         net (fo=1, routed)           1.246    13.355    SigBuff/DATA_out_reg[21]_i_18_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.316    13.671 r  SigBuff/DATA_out[21]_i_6/O
                         net (fo=1, routed)           0.000    13.671    SigBuff/DATA_out[21]_i_6_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    13.883 r  SigBuff/DATA_out_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    13.883    SigBuff/DATA_out_reg[21]_i_3_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    13.977 r  SigBuff/DATA_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    13.977    SigBuff/BUFFER_D[21]
    SLICE_X39Y58         FDRE                                         r  SigBuff/DATA_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.561    82.941    SigBuff/clk_out1
    SLICE_X39Y58         FDRE                                         r  SigBuff/DATA_out_reg[21]/C
                         clock pessimism              0.000    82.941    
                         clock uncertainty           -0.092    82.849    
    SLICE_X39Y58         FDRE (Setup_fdre_C_D)        0.064    82.913    SigBuff/DATA_out_reg[21]
  -------------------------------------------------------------------
                         required time                         82.913    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                 68.936    

Slack (MET) :             70.908ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 1.351ns (13.182%)  route 8.897ns (86.818%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 82.855 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]_rep/Q
                         net (fo=128, routed)         7.390     9.516    SigBuff/DATA_out[8]_i_7_0
    SLICE_X29Y80         MUXF8 (Prop_muxf8_S_O)       0.273     9.789 r  SigBuff/DATA_out_reg[14]_i_17/O
                         net (fo=1, routed)           1.508    11.296    SigBuff/DATA_out_reg[14]_i_17_n_0
    SLICE_X25Y66         LUT6 (Prop_lut6_I1_O)        0.316    11.612 r  SigBuff/DATA_out[14]_i_6/O
                         net (fo=1, routed)           0.000    11.612    SigBuff/DATA_out[14]_i_6_n_0
    SLICE_X25Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    11.824 r  SigBuff/DATA_out_reg[14]_i_3/O
                         net (fo=1, routed)           0.000    11.824    SigBuff/DATA_out_reg[14]_i_3_n_0
    SLICE_X25Y66         MUXF8 (Prop_muxf8_I1_O)      0.094    11.918 r  SigBuff/DATA_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    11.918    SigBuff/BUFFER_D[14]
    SLICE_X25Y66         FDRE                                         r  SigBuff/DATA_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.475    82.855    SigBuff/clk_out1
    SLICE_X25Y66         FDRE                                         r  SigBuff/DATA_out_reg[14]/C
                         clock pessimism              0.000    82.855    
                         clock uncertainty           -0.092    82.763    
    SLICE_X25Y66         FDRE (Setup_fdre_C_D)        0.064    82.827    SigBuff/DATA_out_reg[14]
  -------------------------------------------------------------------
                         required time                         82.827    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                 70.908    

Slack (MET) :             71.991ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 1.677ns (18.236%)  route 7.519ns (81.764%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 82.875 - 81.380 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.660     1.660    nolabel_line144/Tapper/clk_out1
    SLICE_X16Y22         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDRE (Prop_fdre_C_Q)         0.478     2.138 r  nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0/Q
                         net (fo=128, routed)         6.258     8.396    SigBuff/DATA_out_reg[12]_i_20_0
    SLICE_X13Y48         MUXF7 (Prop_muxf7_S_O)       0.447     8.843 r  SigBuff/DATA_out_reg[13]_i_27/O
                         net (fo=1, routed)           0.000     8.843    SigBuff/DATA_out_reg[13]_i_27_n_0
    SLICE_X13Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     8.937 r  SigBuff/DATA_out_reg[13]_i_9/O
                         net (fo=1, routed)           1.261    10.198    SigBuff/DATA_out_reg[13]_i_9_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.316    10.514 r  SigBuff/DATA_out[13]_i_4/O
                         net (fo=1, routed)           0.000    10.514    SigBuff/DATA_out[13]_i_4_n_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    10.752 r  SigBuff/DATA_out_reg[13]_i_2/O
                         net (fo=1, routed)           0.000    10.752    SigBuff/DATA_out_reg[13]_i_2_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    10.856 r  SigBuff/DATA_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.856    SigBuff/BUFFER_D[13]
    SLICE_X11Y50         FDRE                                         r  SigBuff/DATA_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.495    82.875    SigBuff/clk_out1
    SLICE_X11Y50         FDRE                                         r  SigBuff/DATA_out_reg[13]/C
                         clock pessimism              0.000    82.875    
                         clock uncertainty           -0.092    82.783    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.064    82.847    SigBuff/DATA_out_reg[13]
  -------------------------------------------------------------------
                         required time                         82.847    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                 71.991    

Slack (MET) :             72.622ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 1.697ns (19.524%)  route 6.995ns (80.476%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 82.890 - 81.380 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.663     1.663    nolabel_line144/Tapper/clk_out1
    SLICE_X16Y21         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.478     2.141 r  nolabel_line144/Tapper/Read_Addr_reg[2]_rep__2/Q
                         net (fo=128, routed)         5.491     7.632    SigBuff/DATA_out_reg[4]_i_20_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_S_O)       0.491     8.123 r  SigBuff/DATA_out_reg[4]_i_50/O
                         net (fo=1, routed)           0.000     8.123    SigBuff/DATA_out_reg[4]_i_50_n_0
    SLICE_X16Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     8.221 r  SigBuff/DATA_out_reg[4]_i_21/O
                         net (fo=1, routed)           1.504     9.725    SigBuff/DATA_out_reg[4]_i_21_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.319    10.044 r  SigBuff/DATA_out[4]_i_7/O
                         net (fo=1, routed)           0.000    10.044    SigBuff/DATA_out[4]_i_7_n_0
    SLICE_X11Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    10.261 r  SigBuff/DATA_out_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.261    SigBuff/DATA_out_reg[4]_i_3_n_0
    SLICE_X11Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    10.355 r  SigBuff/DATA_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.355    SigBuff/BUFFER_D[4]
    SLICE_X11Y43         FDRE                                         r  SigBuff/DATA_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.510    82.890    SigBuff/clk_out1
    SLICE_X11Y43         FDRE                                         r  SigBuff/DATA_out_reg[4]/C
                         clock pessimism              0.115    83.005    
                         clock uncertainty           -0.092    82.913    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.064    82.977    SigBuff/DATA_out_reg[4]
  -------------------------------------------------------------------
                         required time                         82.977    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 72.622    

Slack (MET) :             72.850ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        8.457ns  (logic 1.407ns (16.637%)  route 7.050ns (83.363%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 82.890 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]_rep__0/Q
                         net (fo=128, routed)         5.984     8.110    SigBuff/DATA_out[0]_i_7_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_S_O)       0.283     8.393 r  SigBuff/DATA_out_reg[2]_i_13/O
                         net (fo=1, routed)           1.067     9.459    SigBuff/DATA_out_reg[2]_i_13_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.319     9.778 r  SigBuff/DATA_out[2]_i_5/O
                         net (fo=1, routed)           0.000     9.778    SigBuff/DATA_out[2]_i_5_n_0
    SLICE_X13Y3          MUXF7 (Prop_muxf7_I1_O)      0.245    10.023 r  SigBuff/DATA_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    10.023    SigBuff/DATA_out_reg[2]_i_2_n_0
    SLICE_X13Y3          MUXF8 (Prop_muxf8_I0_O)      0.104    10.127 r  SigBuff/DATA_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.127    SigBuff/BUFFER_D[2]
    SLICE_X13Y3          FDRE                                         r  SigBuff/DATA_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.510    82.890    SigBuff/clk_out1
    SLICE_X13Y3          FDRE                                         r  SigBuff/DATA_out_reg[2]/C
                         clock pessimism              0.115    83.005    
                         clock uncertainty           -0.092    82.913    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)        0.064    82.977    SigBuff/DATA_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.977    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 72.850    

Slack (MET) :             72.905ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 0.960ns (11.557%)  route 7.346ns (88.443%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 82.851 - 81.380 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.665     1.665    nolabel_line144/Tapper/clk_out1
    SLICE_X15Y21         FDRE                                         r  nolabel_line144/Tapper/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  nolabel_line144/Tapper/State_reg[1]/Q
                         net (fo=29, routed)          2.030     4.151    User_Controls/Q[1]
    SLICE_X15Y27         LUT4 (Prop_lut4_I1_O)        0.152     4.303 r  User_Controls/Read_Addr[1]_i_2/O
                         net (fo=24, routed)          5.316     9.619    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__21_1
    SLICE_X28Y73         LUT4 (Prop_lut4_I0_O)        0.352     9.971 r  nolabel_line144/Tapper/Read_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.971    nolabel_line144/Tapper/Read_Addr[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.471    82.851    nolabel_line144/Tapper/clk_out1
    SLICE_X28Y73         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]/C
                         clock pessimism              0.000    82.851    
                         clock uncertainty           -0.092    82.759    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.118    82.877    nolabel_line144/Tapper/Read_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                         82.877    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                 72.905    

Slack (MET) :             72.997ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 1.387ns (16.975%)  route 6.784ns (83.025%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 82.866 - 81.380 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.670     1.670    nolabel_line144/Tapper/clk_out1
    SLICE_X13Y28         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     2.126 r  nolabel_line144/Tapper/Read_Addr_reg[3]_rep__0/Q
                         net (fo=128, routed)         3.997     6.123    SigBuff/DATA_out[0]_i_7_0
    SLICE_X19Y6          MUXF8 (Prop_muxf8_S_O)       0.273     6.396 r  SigBuff/DATA_out_reg[1]_i_11/O
                         net (fo=1, routed)           2.787     9.183    SigBuff/DATA_out_reg[1]_i_11_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I5_O)        0.316     9.499 r  SigBuff/DATA_out[1]_i_4/O
                         net (fo=1, routed)           0.000     9.499    SigBuff/DATA_out[1]_i_4_n_0
    SLICE_X18Y57         MUXF7 (Prop_muxf7_I0_O)      0.238     9.737 r  SigBuff/DATA_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     9.737    SigBuff/DATA_out_reg[1]_i_2_n_0
    SLICE_X18Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     9.841 r  SigBuff/DATA_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.841    SigBuff/BUFFER_D[1]
    SLICE_X18Y57         FDRE                                         r  SigBuff/DATA_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.486    82.866    SigBuff/clk_out1
    SLICE_X18Y57         FDRE                                         r  SigBuff/DATA_out_reg[1]/C
                         clock pessimism              0.000    82.866    
                         clock uncertainty           -0.092    82.774    
    SLICE_X18Y57         FDRE (Setup_fdre_C_D)        0.064    82.838    SigBuff/DATA_out_reg[1]
  -------------------------------------------------------------------
                         required time                         82.838    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                 72.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.809%)  route 0.302ns (68.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.556     0.556    SigBuff/clk_out1
    SLICE_X15Y20         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  SigBuff/DATA_out_reg[3]/Q
                         net (fo=16, routed)          0.302     0.999    nolabel_line144/Parallel_RAM/D[3]
    SLICE_X24Y25         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.814     0.814    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X24Y25         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][3]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.076     0.885    nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][15]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.001%)  route 0.314ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.561     0.561    SigBuff/clk_out1
    SLICE_X13Y57         FDRE                                         r  SigBuff/DATA_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SigBuff/DATA_out_reg[15]/Q
                         net (fo=16, routed)          0.314     1.016    nolabel_line144/Parallel_RAM/D[15]
    SLICE_X23Y56         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.825     0.825    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X23Y56         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][15]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X23Y56         FDRE (Hold_fdre_C_D)         0.070     0.890    nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][15]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.380%)  route 0.356ns (71.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.554     0.554    SigBuff/clk_out1
    SLICE_X21Y61         FDRE                                         r  SigBuff/DATA_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  SigBuff/DATA_out_reg[22]/Q
                         net (fo=16, routed)          0.356     1.051    nolabel_line144/Parallel_RAM/D[22]
    SLICE_X25Y57         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.824     0.824    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X25Y57         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][22]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X25Y57         FDRE (Hold_fdre_C_D)         0.078     0.897    nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][22]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.011%)  route 0.362ns (71.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.554     0.554    SigBuff/clk_out1
    SLICE_X21Y61         FDRE                                         r  SigBuff/DATA_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  SigBuff/DATA_out_reg[22]/Q
                         net (fo=16, routed)          0.362     1.057    nolabel_line144/Parallel_RAM/D[22]
    SLICE_X26Y62         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.824     0.824    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X26Y62         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][22]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X26Y62         FDRE (Hold_fdre_C_D)         0.070     0.889    nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][22]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X24Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__22
    SLICE_X24Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.830     0.830    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X24Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.268     0.562    
    SLICE_X24Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558     0.558    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.890 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.890    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__42
    SLICE_X28Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.824     0.824    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism             -0.266     0.558    
    SLICE_X28Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.675    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558     0.558    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.890 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.890    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__45
    SLICE_X30Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.824     0.824    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.266     0.558    
    SLICE_X30Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.675    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X24Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__21
    SLICE_X24Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.830     0.830    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X24Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.268     0.562    
    SLICE_X24Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558     0.558    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.889 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.889    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__41
    SLICE_X28Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.824     0.824    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism             -0.266     0.558    
    SLICE_X28Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.673    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558     0.558    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.889 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.889    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__44
    SLICE_X30Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.824     0.824    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y31         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.266     0.558    
    SLICE_X30Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.673    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCK
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y2   DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y2   DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y0   SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y0   SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y3   SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y3   SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y1   TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y1   TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X28Y45  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X6Y8    SigBuff/BUFFER_D[0][0]_i_1_psbram/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.529ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.586%)  route 0.757ns (62.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 37.249 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.456    -2.991 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.757    -2.234    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.594    37.249    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism             -0.686    36.563    
                         clock uncertainty           -0.094    36.469    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    36.295    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         36.295    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                 38.529    

Slack (MET) :             39.367ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.028 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.545    -2.483    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.265    36.884    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                 39.367    

Slack (MET) :             39.419ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.028 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.492    -2.536    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.266    36.883    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                 39.419    

Slack (MET) :             39.484ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.663%)  route 0.613ns (57.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.456    -2.991 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.613    -2.378    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.043    37.106    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                 39.484    

Slack (MET) :             39.484ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.545%)  route 0.616ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.456    -2.991 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.616    -2.375    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.040    37.109    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                 39.484    

Slack (MET) :             39.557ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.028 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -2.646    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.237    36.912    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                 39.557    

Slack (MET) :             39.743ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.419ns (71.482%)  route 0.167ns (28.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.419    -3.028 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.167    -2.861    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.267    36.882    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                 39.743    

Slack (MET) :             39.894ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.447ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.841    -3.447    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.456    -2.991 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.199    -2.792    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.439    37.242    
                         clock uncertainty           -0.094    37.149    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)       -0.047    37.102    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.102    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                 39.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.720 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.655    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.075    -0.786    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.733 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065    -0.668    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)        -0.006    -0.867    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.733 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.613    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.017    -0.844    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.007%)  route 0.203ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.720 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.203    -0.517    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.076    -0.785    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.720 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.207    -0.513    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.078    -0.783    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.733 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.557    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)        -0.006    -0.867    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.770%)  route 0.186ns (59.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.733 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.186    -0.547    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.209    -0.861    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)        -0.006    -0.867    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.248%)  route 0.310ns (68.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.071ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.861    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X14Y53         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.720 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.310    -0.410    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.071    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism              0.084    -0.987    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.828    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  Clock_Wizard/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         40.690      38.534     BUFHCE_X0Y12    Clock_Wizard/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X14Y53    Clock_Wizard/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  BCK

Setup :          744  Failing Endpoints,  Worst Slack       -5.439ns,  Total Violation    -3525.770ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.439ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[44]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.130ns  (logic 1.651ns (32.182%)  route 3.479ns (67.818%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.669   166.624    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X35Y21         LUT3 (Prop_lut3_I1_O)        0.124   166.748 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__1/O
                         net (fo=2, routed)           0.509   167.257    PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C_0
    SLICE_X36Y17         LDCE (SetClr_ldce_CLR_Q)     0.885   168.142 f  PCM_TX/inst/FIFO_C/Data_Out_reg[43]_LDC/Q
                         net (fo=1, routed)           0.530   168.672    PCM_TX/inst/FIFO_C/Data_Out_reg[43]_LDC_n_0
    SLICE_X35Y16         LUT3 (Prop_lut3_I1_O)        0.124   168.796 r  PCM_TX/inst/FIFO_C/Data_Out[44]_C_i_1__1/O
                         net (fo=2, routed)           0.771   169.567    PCM_TX/inst/FIFO_C/p_2_in[44]
    SLICE_X33Y12         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[44]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.496   164.257    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X33Y12         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[44]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.092   164.166    
    SLICE_X33Y12         FDPE (Setup_fdpe_C_D)       -0.037   164.129    PCM_TX/inst/FIFO_C/Data_Out_reg[44]_P
  -------------------------------------------------------------------
                         required time                        164.129    
                         arrival time                        -169.567    
  -------------------------------------------------------------------
                         slack                                 -5.439    

Slack (VIOLATED) :        -5.336ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.096ns  (logic 1.651ns (32.397%)  route 3.445ns (67.603%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 164.333 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.646   166.601    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124   166.725 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__5/O
                         net (fo=2, routed)           0.651   167.375    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_C_0
    SLICE_X43Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   168.260 f  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.599   168.859    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_LDC_n_0
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.124   168.983 r  PCM_TX/inst/FIFO_G/Data_Out[52]_C_i_1__5/O
                         net (fo=2, routed)           0.550   169.533    PCM_TX/inst/FIFO_G/p_2_in[52]
    SLICE_X41Y37         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.572   164.333    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X41Y37         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.333    
                         clock uncertainty           -0.092   164.242    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)       -0.044   164.198    PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                        164.198    
                         arrival time                        -169.533    
  -------------------------------------------------------------------
                         slack                                 -5.336    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.030ns  (logic 1.651ns (32.822%)  route 3.379ns (67.178%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 164.330 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.646   166.601    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124   166.725 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__5/O
                         net (fo=2, routed)           0.651   167.375    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_C_0
    SLICE_X43Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   168.260 f  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.599   168.859    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_LDC_n_0
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.124   168.983 r  PCM_TX/inst/FIFO_G/Data_Out[52]_C_i_1__5/O
                         net (fo=2, routed)           0.484   169.467    PCM_TX/inst/FIFO_G/p_2_in[52]
    SLICE_X40Y33         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.569   164.330    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X40Y33         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.330    
                         clock uncertainty           -0.092   164.239    
    SLICE_X40Y33         FDPE (Setup_fdpe_C_D)       -0.064   164.175    PCM_TX/inst/FIFO_G/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                        164.175    
                         arrival time                        -169.467    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.987ns  (logic 1.651ns (33.103%)  route 3.336ns (66.897%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.622   166.577    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X22Y25         LUT3 (Prop_lut3_I1_O)        0.124   166.701 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.554   167.255    PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C_0
    SLICE_X21Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   168.140 f  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC/Q
                         net (fo=1, routed)           0.275   168.416    PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC_n_0
    SLICE_X20Y25         LUT3 (Prop_lut3_I1_O)        0.124   168.540 r  PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1/O
                         net (fo=2, routed)           0.885   169.424    PCM_TX/inst/FIFO_A/p_2_in[11]
    SLICE_X20Y37         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.495   164.256    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y37         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X20Y37         FDCE (Setup_fdce_C_D)       -0.026   164.139    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C
  -------------------------------------------------------------------
                         required time                        164.139    
                         arrival time                        -169.424    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.272ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[47]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.947ns  (logic 1.651ns (33.374%)  route 3.296ns (66.626%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 164.243 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.354   166.309    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.124   166.433 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__3/O
                         net (fo=2, routed)           0.596   167.029    PCM_TX/inst/FIFO_E/Data_Out_reg[46]_C_0
    SLICE_X19Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   167.914 f  PCM_TX/inst/FIFO_E/Data_Out_reg[46]_LDC/Q
                         net (fo=1, routed)           0.607   168.521    PCM_TX/inst/FIFO_E/Data_Out_reg[46]_LDC_n_0
    SLICE_X24Y27         LUT3 (Prop_lut3_I1_O)        0.124   168.645 r  PCM_TX/inst/FIFO_E/Data_Out[47]_C_i_1__3/O
                         net (fo=2, routed)           0.739   169.384    PCM_TX/inst/FIFO_E/p_2_in[47]
    SLICE_X31Y25         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[47]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.482   164.243    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X31Y25         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[47]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.243    
                         clock uncertainty           -0.092   164.152    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)       -0.040   164.112    PCM_TX/inst/FIFO_E/Data_Out_reg[47]_C
  -------------------------------------------------------------------
                         required time                        164.112    
                         arrival time                        -169.384    
  -------------------------------------------------------------------
                         slack                                 -5.272    

Slack (VIOLATED) :        -5.253ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.917ns  (logic 1.664ns (33.845%)  route 3.253ns (66.155%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.088   166.043    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X27Y52         LUT3 (Prop_lut3_I1_O)        0.124   166.167 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2/O
                         net (fo=2, routed)           0.489   166.656    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898   167.554 f  PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/Q
                         net (fo=1, routed)           1.022   168.576    PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC_n_0
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124   168.700 r  PCM_TX/inst/FIFO_A/Data_Out[59]_C_i_1/O
                         net (fo=2, routed)           0.654   169.354    PCM_TX/inst/FIFO_A/p_2_in[59]
    SLICE_X35Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.495   164.256    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y35         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X35Y35         FDPE (Setup_fdpe_C_D)       -0.064   164.101    PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P
  -------------------------------------------------------------------
                         required time                        164.101    
                         arrival time                        -169.354    
  -------------------------------------------------------------------
                         slack                                 -5.253    

Slack (VIOLATED) :        -5.221ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[15]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.906ns  (logic 1.664ns (33.918%)  route 3.242ns (66.082%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 164.250 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.650   166.605    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X18Y24         LUT3 (Prop_lut3_I1_O)        0.124   166.729 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__3/O
                         net (fo=2, routed)           0.345   167.075    PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C_0
    SLICE_X16Y24         LDCE (SetClr_ldce_CLR_Q)     0.898   167.973 f  PCM_TX/inst/FIFO_E/Data_Out_reg[14]_LDC/Q
                         net (fo=1, routed)           0.413   168.386    PCM_TX/inst/FIFO_E/Data_Out_reg[14]_LDC_n_0
    SLICE_X19Y23         LUT3 (Prop_lut3_I1_O)        0.124   168.510 r  PCM_TX/inst/FIFO_E/Data_Out[15]_C_i_1__3/O
                         net (fo=2, routed)           0.833   169.343    PCM_TX/inst/FIFO_E/p_2_in[15]
    SLICE_X14Y28         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.489   164.250    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X14Y28         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[15]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.250    
                         clock uncertainty           -0.092   164.159    
    SLICE_X14Y28         FDCE (Setup_fdce_C_D)       -0.037   164.122    PCM_TX/inst/FIFO_E/Data_Out_reg[15]_C
  -------------------------------------------------------------------
                         required time                        164.122    
                         arrival time                        -169.343    
  -------------------------------------------------------------------
                         slack                                 -5.221    

Slack (VIOLATED) :        -5.219ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[16]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.924ns  (logic 1.651ns (33.527%)  route 3.273ns (66.473%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.424   166.379    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X18Y36         LUT3 (Prop_lut3_I1_O)        0.124   166.503 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__6/O
                         net (fo=2, routed)           0.734   167.237    PCM_TX/inst/FIFO_H/Data_Out_reg[15]_C_0
    SLICE_X17Y36         LDCE (SetClr_ldce_CLR_Q)     0.885   168.122 f  PCM_TX/inst/FIFO_H/Data_Out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.292   168.414    PCM_TX/inst/FIFO_H/Data_Out_reg[15]_LDC_n_0
    SLICE_X17Y36         LUT3 (Prop_lut3_I1_O)        0.124   168.538 r  PCM_TX/inst/FIFO_H/Data_Out[16]_C_i_1__6/O
                         net (fo=2, routed)           0.823   169.361    PCM_TX/inst/FIFO_H/p_2_in[16]
    SLICE_X12Y30         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.496   164.257    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X12Y30         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[16]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.092   164.166    
    SLICE_X12Y30         FDPE (Setup_fdpe_C_D)       -0.023   164.143    PCM_TX/inst/FIFO_H/Data_Out_reg[16]_P
  -------------------------------------------------------------------
                         required time                        164.143    
                         arrival time                        -169.361    
  -------------------------------------------------------------------
                         slack                                 -5.219    

Slack (VIOLATED) :        -5.207ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[10]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.888ns  (logic 1.651ns (33.778%)  route 3.237ns (66.222%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 164.249 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.546   166.501    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X27Y24         LUT3 (Prop_lut3_I1_O)        0.124   166.625 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2__3/O
                         net (fo=2, routed)           0.365   166.990    PCM_TX/inst/FIFO_E/Data_Out_reg[9]_C_0
    SLICE_X26Y23         LDCE (SetClr_ldce_CLR_Q)     0.885   167.875 f  PCM_TX/inst/FIFO_E/Data_Out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.561   168.436    PCM_TX/inst/FIFO_E/Data_Out_reg[9]_LDC_n_0
    SLICE_X25Y25         LUT3 (Prop_lut3_I1_O)        0.124   168.560 r  PCM_TX/inst/FIFO_E/Data_Out[10]_C_i_1__3/O
                         net (fo=2, routed)           0.765   169.325    PCM_TX/inst/FIFO_E/p_2_in[10]
    SLICE_X31Y30         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.488   164.249    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X31Y30         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.249    
                         clock uncertainty           -0.092   164.158    
    SLICE_X31Y30         FDPE (Setup_fdpe_C_D)       -0.040   164.118    PCM_TX/inst/FIFO_E/Data_Out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        164.118    
                         arrival time                        -169.325    
  -------------------------------------------------------------------
                         slack                                 -5.207    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[49]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.954ns  (logic 1.651ns (33.327%)  route 3.303ns (66.673%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 164.326 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.693   166.648    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124   166.772 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__3/O
                         net (fo=2, routed)           0.560   167.333    PCM_TX/inst/FIFO_E/Data_Out_reg[48]_C_0
    SLICE_X43Y24         LDCE (SetClr_ldce_CLR_Q)     0.885   168.218 f  PCM_TX/inst/FIFO_E/Data_Out_reg[48]_LDC/Q
                         net (fo=1, routed)           0.458   168.676    PCM_TX/inst/FIFO_E/Data_Out_reg[48]_LDC_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   168.800 r  PCM_TX/inst/FIFO_E/Data_Out[49]_C_i_1__3/O
                         net (fo=2, routed)           0.591   169.391    PCM_TX/inst/FIFO_E/p_2_in[49]
    SLICE_X40Y20         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[49]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.565   164.326    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X40Y20         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[49]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.326    
                         clock uncertainty           -0.092   164.235    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)       -0.037   164.198    PCM_TX/inst/FIFO_E/Data_Out_reg[49]_C
  -------------------------------------------------------------------
                         required time                        164.198    
                         arrival time                        -169.391    
  -------------------------------------------------------------------
                         slack                                 -5.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.540ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][18]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[59]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.905ns  (logic 0.458ns (50.580%)  route 0.447ns (49.420%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.559 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X35Y53         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][18]/Q
                         net (fo=2, routed)           0.205 80648.477    PCM_TX/inst/Clock_Divider/Tx_G_L[18]
    SLICE_X34Y52         LUT3 (Prop_lut3_I2_O)        0.045 80648.523 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2__5/O
                         net (fo=2, routed)           0.155 80648.680    PCM_TX/inst/FIFO_G/Data_Out_reg[58]_C_0
    SLICE_X35Y58         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.906 f  PCM_TX/inst/FIFO_G/Data_Out_reg[58]_LDC/Q
                         net (fo=1, routed)           0.087 80648.992    PCM_TX/inst/FIFO_G/Data_Out_reg[58]_LDC_n_0
    SLICE_X34Y58         LUT3 (Prop_lut3_I1_O)        0.045 80649.039 r  PCM_TX/inst/FIFO_G/Data_Out[59]_C_i_1__5/O
                         net (fo=2, routed)           0.000 80649.039    PCM_TX/inst/FIFO_G/p_2_in[59]
    SLICE_X34Y58         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[59]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.830 80567.281    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X34Y58         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[59]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.124 80567.500    PCM_TX/inst/FIFO_G/Data_Out_reg[59]_C
  -------------------------------------------------------------------
                         required time                      -80567.492    
                         arrival time                       80649.039    
  -------------------------------------------------------------------
                         slack                                 81.540    

Slack (MET) :             81.630ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.966ns  (logic 0.458ns (47.390%)  route 0.508ns (52.610%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80648.148    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X36Y27         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141 80648.289 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][11]/Q
                         net (fo=2, routed)           0.163 80648.453    PCM_TX/inst/Clock_Divider/Tx_C_L[11]
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.045 80648.500 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__1/O
                         net (fo=2, routed)           0.128 80648.625    PCM_TX/inst/FIFO_C/Data_Out_reg[51]_C_0
    SLICE_X37Y27         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.852 f  PCM_TX/inst/FIFO_C/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.217 80649.070    PCM_TX/inst/FIFO_C/Data_Out_reg[51]_LDC_n_0
    SLICE_X40Y29         LUT3 (Prop_lut3_I1_O)        0.045 80649.117 r  PCM_TX/inst/FIFO_C/Data_Out[52]_C_i_1__1/O
                         net (fo=2, routed)           0.000 80649.117    PCM_TX/inst/FIFO_C/p_2_in[52]
    SLICE_X40Y29         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.850 80567.305    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X40Y29         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.092 80567.398    
    SLICE_X40Y29         FDPE (Hold_fdpe_C_D)         0.098 80567.500    PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                      -80567.492    
                         arrival time                       80649.125    
  -------------------------------------------------------------------
                         slack                                 81.630    

Slack (MET) :             81.639ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.951ns  (logic 0.458ns (48.156%)  route 0.493ns (51.844%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.556 80648.125    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X18Y29         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][10]/Q
                         net (fo=2, routed)           0.171 80648.438    PCM_TX/inst/Clock_Divider/Tx_B_R[10]
    SLICE_X18Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.484 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.118 80648.602    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C_0
    SLICE_X17Y31         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.828 f  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC/Q
                         net (fo=1, routed)           0.087 80648.914    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC_n_0
    SLICE_X16Y31         LUT3 (Prop_lut3_I1_O)        0.045 80648.961 r  PCM_TX/inst/FIFO_B/Data_Out[19]_C_i_1__0/O
                         net (fo=2, routed)           0.117 80649.078    PCM_TX/inst/FIFO_B/p_2_in[19]
    SLICE_X18Y30         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.821 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X18Y30         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X18Y30         FDPE (Hold_fdpe_C_D)         0.077 80567.445    PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80649.078    
  -------------------------------------------------------------------
                         slack                                 81.639    

Slack (MET) :             81.659ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][14]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[55]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.998ns  (logic 0.460ns (46.085%)  route 0.538ns (53.915%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 80567.312 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 80648.156 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.588 80648.156    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X37Y35         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141 80648.297 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][14]/Q
                         net (fo=2, routed)           0.160 80648.461    PCM_TX/inst/Clock_Divider/Tx_F_L[14]
    SLICE_X39Y36         LUT3 (Prop_lut3_I2_O)        0.045 80648.508 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__4/O
                         net (fo=2, routed)           0.177 80648.688    PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C_0
    SLICE_X42Y36         LDCE (SetClr_ldce_CLR_Q)     0.229 80648.914 f  PCM_TX/inst/FIFO_F/Data_Out_reg[54]_LDC/Q
                         net (fo=1, routed)           0.201 80649.117    PCM_TX/inst/FIFO_F/Data_Out_reg[54]_LDC_n_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.045 80649.164 r  PCM_TX/inst/FIFO_F/Data_Out[55]_C_i_1__4/O
                         net (fo=2, routed)           0.000 80649.164    PCM_TX/inst/FIFO_F/p_2_in[55]
    SLICE_X40Y38         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[55]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.859 80567.312    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X40Y38         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[55]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.312    
                         clock uncertainty            0.092 80567.406    
    SLICE_X40Y38         FDPE (Hold_fdpe_C_D)         0.098 80567.508    PCM_TX/inst/FIFO_F/Data_Out_reg[55]_P
  -------------------------------------------------------------------
                         required time                      -80567.500    
                         arrival time                       80649.156    
  -------------------------------------------------------------------
                         slack                                 81.659    

Slack (MET) :             81.666ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[16]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.001ns  (logic 0.458ns (45.774%)  route 0.543ns (54.226%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.559 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X29Y17         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/Q
                         net (fo=2, routed)           0.151 80648.422    PCM_TX/inst/Clock_Divider/Tx_B_R[7]
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.045 80648.469 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.159 80648.625    PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C_0
    SLICE_X29Y9          LDCE (SetClr_ldce_CLR_Q)     0.227 80648.852 f  PCM_TX/inst/FIFO_B/Data_Out_reg[15]_LDC/Q
                         net (fo=2, routed)           0.233 80649.086    PCM_TX/inst/FIFO_B/Data_Out_reg[15]_LDC_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.045 80649.133 r  PCM_TX/inst/FIFO_B/Data_Out[16]_C_i_1__0/O
                         net (fo=1, routed)           0.000 80649.133    PCM_TX/inst/FIFO_B/p_2_in[16]
    SLICE_X29Y16         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.824 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X29Y16         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[16]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X29Y16         FDPE (Hold_fdpe_C_D)         0.099 80567.469    PCM_TX/inst/FIFO_B/Data_Out_reg[16]_P
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.133    
  -------------------------------------------------------------------
                         slack                                 81.666    

Slack (MET) :             81.681ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.987ns  (logic 0.458ns (46.422%)  route 0.529ns (53.578%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80648.148    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X40Y26         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141 80648.289 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][10]/Q
                         net (fo=2, routed)           0.175 80648.461    PCM_TX/inst/Clock_Divider/Tx_F_L[10]
    SLICE_X40Y27         LUT3 (Prop_lut3_I2_O)        0.045 80648.508 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__4/O
                         net (fo=2, routed)           0.188 80648.695    PCM_TX/inst/FIFO_F/Data_Out_reg[50]_C_0
    SLICE_X41Y28         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.922 f  PCM_TX/inst/FIFO_F/Data_Out_reg[50]_LDC/Q
                         net (fo=1, routed)           0.098 80649.023    PCM_TX/inst/FIFO_F/Data_Out_reg[50]_LDC_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.045 80649.070 r  PCM_TX/inst/FIFO_F/Data_Out[51]_C_i_1__4/O
                         net (fo=2, routed)           0.068 80649.141    PCM_TX/inst/FIFO_F/p_2_in[51]
    SLICE_X42Y28         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.849 80567.305    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X42Y28         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.092 80567.398    
    SLICE_X42Y28         FDPE (Hold_fdpe_C_D)         0.068 80567.469    PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.141    
  -------------------------------------------------------------------
                         slack                                 81.681    

Slack (MET) :             81.690ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.030ns  (logic 0.458ns (44.462%)  route 0.572ns (55.538%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.559 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X22Y37         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][16]/Q
                         net (fo=2, routed)           0.173 80648.445    PCM_TX/inst/Clock_Divider/Tx_A_R[16]
    SLICE_X25Y40         LUT3 (Prop_lut3_I2_O)        0.045 80648.492 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.261 80648.750    PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_0
    SLICE_X17Y44         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.977 f  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC/Q
                         net (fo=1, routed)           0.138 80649.117    PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC_n_0
    SLICE_X17Y45         LUT3 (Prop_lut3_I1_O)        0.045 80649.164 r  PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.164    PCM_TX/inst/FIFO_A/p_2_in[25]
    SLICE_X17Y45         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.831 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X17Y45         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X17Y45         FDPE (Hold_fdpe_C_D)         0.098 80567.477    PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80649.156    
  -------------------------------------------------------------------
                         slack                                 81.690    

Slack (MET) :             81.691ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.007ns  (logic 0.458ns (45.504%)  route 0.549ns (54.496%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.557 80648.125    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y30         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][6]/Q
                         net (fo=2, routed)           0.205 80648.469    PCM_TX/inst/Clock_Divider/Tx_B_L[6]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.045 80648.516 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__0/O
                         net (fo=2, routed)           0.132 80648.648    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C_0
    SLICE_X35Y32         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.875 f  PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC/Q
                         net (fo=1, routed)           0.087 80648.961    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.045 80649.008 r  PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0/O
                         net (fo=2, routed)           0.125 80649.133    PCM_TX/inst/FIFO_B/p_2_in[47]
    SLICE_X35Y33         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.825 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X35Y33         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.077 80567.453    PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80649.141    
  -------------------------------------------------------------------
                         slack                                 81.691    

Slack (MET) :             81.694ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[52]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.008ns  (logic 0.458ns (45.423%)  route 0.550ns (54.577%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80648.148    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X40Y26         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141 80648.289 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/Q
                         net (fo=2, routed)           0.223 80648.516    PCM_TX/inst/Clock_Divider/Tx_F_L[11]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.562 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__4/O
                         net (fo=2, routed)           0.117 80648.680    PCM_TX/inst/FIFO_F/Data_Out_reg[51]_C_0
    SLICE_X43Y29         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.906 f  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.087 80648.992    PCM_TX/inst/FIFO_F/Data_Out_reg[51]_LDC_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.045 80649.039 r  PCM_TX/inst/FIFO_F/Data_Out[52]_C_i_1__4/O
                         net (fo=2, routed)           0.123 80649.164    PCM_TX/inst/FIFO_F/p_2_in[52]
    SLICE_X43Y28         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.849 80567.305    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X43Y28         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.092 80567.398    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.077 80567.477    PCM_TX/inst/FIFO_F/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80649.164    
  -------------------------------------------------------------------
                         slack                                 81.694    

Slack (MET) :             81.696ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.043ns  (logic 0.458ns (43.918%)  route 0.585ns (56.082%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 80567.312 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.579 80648.148    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X37Y25         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141 80648.289 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][1]/Q
                         net (fo=2, routed)           0.280 80648.570    PCM_TX/inst/Clock_Divider/Tx_B_L[1]
    SLICE_X36Y18         LUT3 (Prop_lut3_I2_O)        0.045 80648.617 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_2__0/O
                         net (fo=2, routed)           0.162 80648.781    PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.227 80649.008 f  PCM_TX/inst/FIFO_B/Data_Out_reg[41]_LDC/Q
                         net (fo=1, routed)           0.142 80649.148    PCM_TX/inst/FIFO_B/Data_Out_reg[41]_LDC_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I1_O)        0.045 80649.195 r  PCM_TX/inst/FIFO_B/Data_Out[42]_C_i_1__0/O
                         net (fo=2, routed)           0.000 80649.195    PCM_TX/inst/FIFO_B/p_2_in[42]
    SLICE_X37Y11         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.857 80567.312    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X37Y11         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.312    
                         clock uncertainty            0.092 80567.406    
    SLICE_X37Y11         FDPE (Hold_fdpe_C_D)         0.098 80567.508    PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P
  -------------------------------------------------------------------
                         required time                      -80567.500    
                         arrival time                       80649.195    
  -------------------------------------------------------------------
                         slack                                 81.696    





---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  LRCK

Setup :           24  Failing Endpoints,  Worst Slack       -1.873ns,  Total Violation      -42.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.873ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][1]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.736ns  (logic 0.580ns (33.418%)  route 1.156ns (66.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 20834.842 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 20834.965 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.685 20834.965    SigBuff/clk_out1
    SLICE_X7Y1           FDRE                                         r  SigBuff/BUFFER_D[0][1]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.456 20835.420 r  SigBuff/BUFFER_D[0][1]_i_1_psbram/Q
                         net (fo=1, routed)           1.156 20836.576    SigBuff/BUFFER_D_reg[0][23]_0[1]
    SLICE_X6Y1           LUT6 (Prop_lut6_I1_O)        0.124 20836.699 r  SigBuff/BUFFER_D[0][1]_i_1/O
                         net (fo=1, routed)           0.000 20836.699    SigBuff/Tx_Data[9]
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.507 20834.842    SigBuff/LRCK
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/C
                         clock pessimism              0.000 20834.842    
                         clock uncertainty           -0.092 20834.750    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.077 20834.826    SigBuff/BUFFER_D_reg[0][1]
  -------------------------------------------------------------------
                         required time                      20834.826    
                         arrival time                       -20836.697    
  -------------------------------------------------------------------
                         slack                                 -1.873    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][5]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.710ns  (logic 0.715ns (41.803%)  route 0.995ns (58.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 20834.840 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 20834.963 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.684 20834.963    SigBuff/clk_out1
    SLICE_X7Y5           FDRE                                         r  SigBuff/BUFFER_D[0][5]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419 20835.383 r  SigBuff/BUFFER_D[0][5]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.995 20836.379    SigBuff/douta[5]
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.296 20836.676 r  SigBuff/BUFFER_D[0][5]_i_1/O
                         net (fo=1, routed)           0.000 20836.676    SigBuff/Tx_Data[13]
    SLICE_X6Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.506 20834.840    SigBuff/LRCK
    SLICE_X6Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][5]/C
                         clock pessimism              0.000 20834.840    
                         clock uncertainty           -0.092 20834.748    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)        0.081 20834.828    SigBuff/BUFFER_D_reg[0][5]
  -------------------------------------------------------------------
                         required time                      20834.828    
                         arrival time                       -20836.672    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.798ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][13]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.666ns  (logic 0.716ns (42.989%)  route 0.950ns (57.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 20834.842 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 20834.963 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.684 20834.963    SigBuff/clk_out1
    SLICE_X7Y6           FDRE                                         r  SigBuff/BUFFER_D[0][13]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.419 20835.383 r  SigBuff/BUFFER_D[0][13]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.950 20836.332    SigBuff/BUFFER_D_reg[0][23]_2[13]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.297 20836.629 r  SigBuff/BUFFER_D[0][13]_i_1/O
                         net (fo=1, routed)           0.000 20836.629    SigBuff/Tx_Data[21]
    SLICE_X8Y5           FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.507 20834.842    SigBuff/LRCK
    SLICE_X8Y5           FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/C
                         clock pessimism              0.000 20834.842    
                         clock uncertainty           -0.092 20834.750    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.081 20834.830    SigBuff/BUFFER_D_reg[0][13]
  -------------------------------------------------------------------
                         required time                      20834.830    
                         arrival time                       -20836.627    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (VIOLATED) :        -1.782ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][19]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.646ns  (logic 0.580ns (35.241%)  route 1.066ns (64.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 20834.840 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 20834.963 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.684 20834.963    SigBuff/clk_out1
    SLICE_X7Y5           FDRE                                         r  SigBuff/BUFFER_D[0][19]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456 20835.418 r  SigBuff/BUFFER_D[0][19]_i_1_psbram/Q
                         net (fo=1, routed)           1.066 20836.484    SigBuff/BUFFER_D_reg[0][23]_0[19]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124 20836.607 r  SigBuff/BUFFER_D[0][19]_i_1/O
                         net (fo=1, routed)           0.000 20836.607    SigBuff/Tx_Data[27]
    SLICE_X6Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.506 20834.840    SigBuff/LRCK
    SLICE_X6Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/C
                         clock pessimism              0.000 20834.840    
                         clock uncertainty           -0.092 20834.748    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)        0.079 20834.826    SigBuff/BUFFER_D_reg[0][19]
  -------------------------------------------------------------------
                         required time                      20834.826    
                         arrival time                       -20836.609    
  -------------------------------------------------------------------
                         slack                                 -1.782    

Slack (VIOLATED) :        -1.781ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][12]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.220%)  route 1.067ns (64.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 20834.842 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 20834.965 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.685 20834.965    SigBuff/clk_out1
    SLICE_X7Y1           FDRE                                         r  SigBuff/BUFFER_D[0][12]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.456 20835.420 r  SigBuff/BUFFER_D[0][12]_i_1_psbram/Q
                         net (fo=1, routed)           1.067 20836.486    SigBuff/BUFFER_D_reg[0][23]_0[12]
    SLICE_X6Y1           LUT6 (Prop_lut6_I1_O)        0.124 20836.609 r  SigBuff/BUFFER_D[0][12]_i_1/O
                         net (fo=1, routed)           0.000 20836.609    SigBuff/Tx_Data[20]
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.507 20834.842    SigBuff/LRCK
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/C
                         clock pessimism              0.000 20834.842    
                         clock uncertainty           -0.092 20834.750    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.081 20834.830    SigBuff/BUFFER_D_reg[0][12]
  -------------------------------------------------------------------
                         required time                      20834.830    
                         arrival time                       -20836.611    
  -------------------------------------------------------------------
                         slack                                 -1.781    

Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][6]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.589ns  (logic 0.642ns (40.415%)  route 0.947ns (59.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 20834.840 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 20834.961 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.682 20834.961    SigBuff/clk_out1
    SLICE_X6Y9           FDRE                                         r  SigBuff/BUFFER_D[0][6]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518 20835.479 r  SigBuff/BUFFER_D[0][6]_i_1_psbram/Q
                         net (fo=1, routed)           0.947 20836.426    SigBuff/BUFFER_D_reg[0][23]_0[6]
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124 20836.549 r  SigBuff/BUFFER_D[0][6]_i_1/O
                         net (fo=1, routed)           0.000 20836.549    SigBuff/Tx_Data[14]
    SLICE_X7Y7           FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.505 20834.840    SigBuff/LRCK
    SLICE_X7Y7           FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/C
                         clock pessimism              0.000 20834.840    
                         clock uncertainty           -0.092 20834.748    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.029 20834.777    SigBuff/BUFFER_D_reg[0][6]
  -------------------------------------------------------------------
                         required time                      20834.775    
                         arrival time                       -20836.549    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][11]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.591ns  (logic 0.642ns (40.344%)  route 0.949ns (59.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 20834.842 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 20834.963 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.683 20834.963    SigBuff/clk_out1
    SLICE_X8Y7           FDRE                                         r  SigBuff/BUFFER_D[0][11]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.518 20835.480 r  SigBuff/BUFFER_D[0][11]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.949 20836.430    SigBuff/BUFFER_D_reg[0][23]_2[11]
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.124 20836.553 r  SigBuff/BUFFER_D[0][11]_i_1/O
                         net (fo=1, routed)           0.000 20836.553    SigBuff/Tx_Data[19]
    SLICE_X9Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.507 20834.842    SigBuff/LRCK
    SLICE_X9Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][11]/C
                         clock pessimism              0.000 20834.842    
                         clock uncertainty           -0.092 20834.750    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][11]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.553    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][18]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.585ns  (logic 0.642ns (40.496%)  route 0.943ns (59.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 20834.842 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 20834.965 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.685 20834.965    SigBuff/clk_out1
    SLICE_X8Y2           FDRE                                         r  SigBuff/BUFFER_D[0][18]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518 20835.482 r  SigBuff/BUFFER_D[0][18]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.943 20836.426    SigBuff/BUFFER_D_reg[0][23]_1[18]
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.124 20836.549 r  SigBuff/BUFFER_D[0][18]_i_1/O
                         net (fo=1, routed)           0.000 20836.549    SigBuff/Tx_Data[26]
    SLICE_X7Y2           FDRE                                         r  SigBuff/BUFFER_D_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.507 20834.842    SigBuff/LRCK
    SLICE_X7Y2           FDRE                                         r  SigBuff/BUFFER_D_reg[0][18]/C
                         clock pessimism              0.000 20834.842    
                         clock uncertainty           -0.092 20834.750    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][18]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.549    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][10]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.584ns  (logic 0.718ns (45.327%)  route 0.866ns (54.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 20834.842 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 20834.963 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.684 20834.963    SigBuff/clk_out1
    SLICE_X7Y3           FDRE                                         r  SigBuff/BUFFER_D[0][10]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.419 20835.383 r  SigBuff/BUFFER_D[0][10]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.866 20836.248    SigBuff/BUFFER_D_reg[0][23]_1[10]
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.299 20836.547 r  SigBuff/BUFFER_D[0][10]_i_1/O
                         net (fo=1, routed)           0.000 20836.547    SigBuff/Tx_Data[18]
    SLICE_X9Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.507 20834.842    SigBuff/LRCK
    SLICE_X9Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/C
                         clock pessimism              0.000 20834.842    
                         clock uncertainty           -0.092 20834.750    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][10]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.547    
  -------------------------------------------------------------------
                         slack                                 -1.767    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][22]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.632ns  (logic 0.642ns (39.347%)  route 0.990ns (60.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 20834.840 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 20834.961 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.682 20834.961    SigBuff/clk_out1
    SLICE_X6Y9           FDRE                                         r  SigBuff/BUFFER_D[0][22]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518 20835.479 r  SigBuff/BUFFER_D[0][22]_i_1_psbram/Q
                         net (fo=1, routed)           0.990 20836.469    SigBuff/BUFFER_D_reg[0][23]_0[22]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124 20836.592 r  SigBuff/BUFFER_D[0][22]_i_1/O
                         net (fo=1, routed)           0.000 20836.592    SigBuff/Tx_Data[30]
    SLICE_X8Y8           FDRE                                         r  SigBuff/BUFFER_D_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.506 20834.840    SigBuff/LRCK
    SLICE_X8Y8           FDRE                                         r  SigBuff/BUFFER_D_reg[0][22]/C
                         clock pessimism              0.000 20834.840    
                         clock uncertainty           -0.092 20834.748    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.079 20834.826    SigBuff/BUFFER_D_reg[0][22]
  -------------------------------------------------------------------
                         required time                      20834.826    
                         arrival time                       -20836.592    
  -------------------------------------------------------------------
                         slack                                 -1.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][7]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (52.955%)  route 0.219ns (47.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.586     0.586    SigBuff/clk_out1
    SLICE_X4Y7           FDRE                                         r  SigBuff/BUFFER_D[0][7]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.148     0.734 r  SigBuff/BUFFER_D[0][7]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.219     0.953    SigBuff/BUFFER_D_reg[0][23]_1[7]
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.099     1.052 r  SigBuff/BUFFER_D[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.052    SigBuff/Tx_Data[15]
    SLICE_X5Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.853     0.853    SigBuff/LRCK
    SLICE_X5Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.092     0.945    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091     1.036    SigBuff/BUFFER_D_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][9]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.226ns (46.993%)  route 0.255ns (53.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.588     0.588    SigBuff/clk_out1
    SLICE_X5Y2           FDRE                                         r  SigBuff/BUFFER_D[0][9]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     0.716 r  SigBuff/BUFFER_D[0][9]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.255     0.971    SigBuff/BUFFER_D_reg[0][23]_1[9]
    SLICE_X5Y1           LUT6 (Prop_lut6_I2_O)        0.098     1.069 r  SigBuff/BUFFER_D[0][9]_i_1/O
                         net (fo=1, routed)           0.000     1.069    SigBuff/Tx_Data[17]
    SLICE_X5Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.854     0.854    SigBuff/LRCK
    SLICE_X5Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.092     0.946    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.091     1.037    SigBuff/BUFFER_D_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][20]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.226ns (45.629%)  route 0.269ns (54.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.588     0.588    SigBuff/clk_out1
    SLICE_X5Y2           FDRE                                         r  SigBuff/BUFFER_D[0][20]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     0.716 r  SigBuff/BUFFER_D[0][20]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.269     0.985    SigBuff/BUFFER_D_reg[0][23]_2[20]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.098     1.083 r  SigBuff/BUFFER_D[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.083    SigBuff/Tx_Data[28]
    SLICE_X5Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.853     0.853    SigBuff/LRCK
    SLICE_X5Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.092     0.945    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.092     1.037    SigBuff/BUFFER_D_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][16]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.015%)  route 0.316ns (62.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.584     0.584    SigBuff/clk_out1
    SLICE_X1Y7           FDRE                                         r  SigBuff/BUFFER_D[0][16]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.725 r  SigBuff/BUFFER_D[0][16]_i_1_psbram/Q
                         net (fo=1, routed)           0.316     1.041    SigBuff/BUFFER_D_reg[0][23]_0[16]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.045     1.086 r  SigBuff/BUFFER_D[0][16]_i_1/O
                         net (fo=1, routed)           0.000     1.086    SigBuff/Tx_Data[24]
    SLICE_X3Y7           FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.852     0.852    SigBuff/LRCK
    SLICE_X3Y7           FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.092     0.944    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.091     1.035    SigBuff/BUFFER_D_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][3]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.986%)  route 0.346ns (65.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.568     0.568    SigBuff/clk_out1
    SLICE_X9Y5           FDRE                                         r  SigBuff/BUFFER_D[0][3]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  SigBuff/BUFFER_D[0][3]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.346     1.054    SigBuff/douta[3]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.099 r  SigBuff/BUFFER_D[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.099    SigBuff/Tx_Data[11]
    SLICE_X8Y5           FDRE                                         r  SigBuff/BUFFER_D_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.834     0.834    SigBuff/LRCK
    SLICE_X8Y5           FDRE                                         r  SigBuff/BUFFER_D_reg[0][3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.121     1.047    SigBuff/BUFFER_D_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][10]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.967%)  route 0.317ns (63.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.568     0.568    SigBuff/clk_out1
    SLICE_X7Y3           FDRE                                         r  SigBuff/BUFFER_D[0][10]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  SigBuff/BUFFER_D[0][10]_i_1_psbram/Q
                         net (fo=1, routed)           0.317     1.026    SigBuff/BUFFER_D_reg[0][23]_0[10]
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.045     1.071 r  SigBuff/BUFFER_D[0][10]_i_1/O
                         net (fo=1, routed)           0.000     1.071    SigBuff/Tx_Data[18]
    SLICE_X9Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.834     0.834    SigBuff/LRCK
    SLICE_X9Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.092     1.018    SigBuff/BUFFER_D_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][1]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (34.996%)  route 0.345ns (65.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.569     0.569    SigBuff/clk_out1
    SLICE_X7Y1           FDRE                                         r  SigBuff/BUFFER_D[0][1]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.710 r  SigBuff/BUFFER_D[0][1]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.345     1.055    SigBuff/BUFFER_D_reg[0][23]_2[1]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.100 r  SigBuff/BUFFER_D[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.100    SigBuff/Tx_Data[9]
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.835     0.835    SigBuff/LRCK
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.092     0.927    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.120     1.047    SigBuff/BUFFER_D_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][23]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.517%)  route 0.294ns (58.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.567     0.567    SigBuff/clk_out1
    SLICE_X8Y9           FDRE                                         r  SigBuff/BUFFER_D[0][23]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  SigBuff/BUFFER_D[0][23]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.294     1.025    SigBuff/BUFFER_D_reg[0][23]_1[23]
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.070 r  SigBuff/BUFFER_D[0][23]_i_1/O
                         net (fo=1, routed)           0.000     1.070    SigBuff/Tx_Data[31]
    SLICE_X7Y9           FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.833     0.833    SigBuff/LRCK
    SLICE_X7Y9           FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.092     0.925    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.091     1.016    SigBuff/BUFFER_D_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][19]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.862%)  route 0.348ns (65.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.568     0.568    SigBuff/clk_out1
    SLICE_X7Y5           FDRE                                         r  SigBuff/BUFFER_D[0][19]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  SigBuff/BUFFER_D[0][19]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.348     1.056    SigBuff/douta[19]
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.101 r  SigBuff/BUFFER_D[0][19]_i_1/O
                         net (fo=1, routed)           0.000     1.101    SigBuff/Tx_Data[27]
    SLICE_X6Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.834     0.834    SigBuff/LRCK
    SLICE_X6Y6           FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.047    SigBuff/BUFFER_D_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][12]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.123%)  route 0.325ns (60.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.569     0.569    SigBuff/clk_out1
    SLICE_X8Y2           FDRE                                         r  SigBuff/BUFFER_D[0][12]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  SigBuff/BUFFER_D[0][12]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.325     1.058    SigBuff/BUFFER_D_reg[0][23]_2[12]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.103 r  SigBuff/BUFFER_D[0][12]_i_1/O
                         net (fo=1, routed)           0.000     1.103    SigBuff/Tx_Data[20]
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.835     0.835    SigBuff/LRCK
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.092     0.927    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.121     1.048    SigBuff/BUFFER_D_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       74.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.271ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        6.717ns  (logic 1.577ns (23.477%)  route 5.140ns (76.523%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 62582.691 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 62501.723 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.728 62501.723    SigBuff/LRCK
    SLICE_X5Y3           FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456 62502.180 r  SigBuff/BUFFER_D_reg[0][20]/Q
                         net (fo=2, routed)           4.147 62506.328    SigBuff/BUFFER_D_reg[0]_0[20]
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124 62506.453 r  SigBuff/DATA_out[20]_i_68/O
                         net (fo=1, routed)           0.000 62506.453    SigBuff/DATA_out[20]_i_68_n_0
    SLICE_X27Y68         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.691 r  SigBuff/DATA_out_reg[20]_i_30/O
                         net (fo=1, routed)           0.000 62506.691    SigBuff/DATA_out_reg[20]_i_30_n_0
    SLICE_X27Y68         MUXF8 (Prop_muxf8_I0_O)      0.104 62506.797 r  SigBuff/DATA_out_reg[20]_i_11/O
                         net (fo=1, routed)           0.993 62507.789    SigBuff/DATA_out_reg[20]_i_11_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.316 62508.105 r  SigBuff/DATA_out[20]_i_4/O
                         net (fo=1, routed)           0.000 62508.105    SigBuff/DATA_out[20]_i_4_n_0
    SLICE_X30Y71         MUXF7 (Prop_muxf7_I0_O)      0.241 62508.348 r  SigBuff/DATA_out_reg[20]_i_2/O
                         net (fo=1, routed)           0.000 62508.348    SigBuff/DATA_out_reg[20]_i_2_n_0
    SLICE_X30Y71         MUXF8 (Prop_muxf8_I0_O)      0.098 62508.445 r  SigBuff/DATA_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000 62508.445    SigBuff/BUFFER_D[20]
    SLICE_X30Y71         FDRE                                         r  SigBuff/DATA_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.474 62582.691    SigBuff/clk_out1
    SLICE_X30Y71         FDRE                                         r  SigBuff/DATA_out_reg[20]/C
                         clock pessimism              0.000 62582.691    
                         clock uncertainty           -0.092 62582.598    
    SLICE_X30Y71         FDRE (Setup_fdre_C_D)        0.113 62582.711    SigBuff/DATA_out_reg[20]
  -------------------------------------------------------------------
                         required time                      62582.707    
                         arrival time                       -62508.441    
  -------------------------------------------------------------------
                         slack                                 74.271    

Slack (MET) :             75.126ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.953ns  (logic 1.580ns (26.543%)  route 4.373ns (73.457%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 62582.781 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 62501.676 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.679 62501.676    SigBuff/LRCK
    SLICE_X7Y9           FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456 62502.133 r  SigBuff/BUFFER_D_reg[0][23]/Q
                         net (fo=2, routed)           2.808 62504.941    SigBuff/BUFFER_D_reg[0]_0[23]
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124 62505.066 r  SigBuff/DATA_out[23]_i_68/O
                         net (fo=1, routed)           0.000 62505.066    SigBuff/DATA_out[23]_i_68_n_0
    SLICE_X31Y67         MUXF7 (Prop_muxf7_I0_O)      0.238 62505.305 r  SigBuff/DATA_out_reg[23]_i_30/O
                         net (fo=1, routed)           0.000 62505.305    SigBuff/DATA_out_reg[23]_i_30_n_0
    SLICE_X31Y67         MUXF8 (Prop_muxf8_I0_O)      0.104 62505.410 r  SigBuff/DATA_out_reg[23]_i_11/O
                         net (fo=1, routed)           1.565 62506.977    SigBuff/DATA_out_reg[23]_i_11_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.316 62507.293 r  SigBuff/DATA_out[23]_i_4/O
                         net (fo=1, routed)           0.000 62507.293    SigBuff/DATA_out[23]_i_4_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_I0_O)      0.238 62507.531 r  SigBuff/DATA_out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000 62507.531    SigBuff/DATA_out_reg[23]_i_2_n_0
    SLICE_X40Y52         MUXF8 (Prop_muxf8_I0_O)      0.104 62507.637 r  SigBuff/DATA_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000 62507.637    SigBuff/BUFFER_D[23]
    SLICE_X40Y52         FDRE                                         r  SigBuff/DATA_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.564 62582.781    SigBuff/clk_out1
    SLICE_X40Y52         FDRE                                         r  SigBuff/DATA_out_reg[23]/C
                         clock pessimism              0.000 62582.781    
                         clock uncertainty           -0.092 62582.688    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.064 62582.750    SigBuff/DATA_out_reg[23]
  -------------------------------------------------------------------
                         required time                      62582.754    
                         arrival time                       -62507.629    
  -------------------------------------------------------------------
                         slack                                 75.126    

Slack (MET) :             75.316ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.682ns  (logic 1.642ns (28.900%)  route 4.040ns (71.100%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 62582.703 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 62501.680 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.682 62501.680    SigBuff/LRCK
    SLICE_X6Y1           FDRE                                         r  SigBuff/BUFFER_D_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518 62502.199 r  SigBuff/BUFFER_D_reg[0][1]/Q
                         net (fo=2, routed)           1.252 62503.453    SigBuff/BUFFER_D_reg[0]_0[1]
    SLICE_X19Y6          LUT6 (Prop_lut6_I5_O)        0.124 62503.578 r  SigBuff/DATA_out[1]_i_68/O
                         net (fo=1, routed)           0.000 62503.578    SigBuff/DATA_out[1]_i_68_n_0
    SLICE_X19Y6          MUXF7 (Prop_muxf7_I0_O)      0.238 62503.816 r  SigBuff/DATA_out_reg[1]_i_30/O
                         net (fo=1, routed)           0.000 62503.816    SigBuff/DATA_out_reg[1]_i_30_n_0
    SLICE_X19Y6          MUXF8 (Prop_muxf8_I0_O)      0.104 62503.922 r  SigBuff/DATA_out_reg[1]_i_11/O
                         net (fo=1, routed)           2.787 62506.711    SigBuff/DATA_out_reg[1]_i_11_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I5_O)        0.316 62507.027 r  SigBuff/DATA_out[1]_i_4/O
                         net (fo=1, routed)           0.000 62507.027    SigBuff/DATA_out[1]_i_4_n_0
    SLICE_X18Y57         MUXF7 (Prop_muxf7_I0_O)      0.238 62507.266 r  SigBuff/DATA_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.000 62507.266    SigBuff/DATA_out_reg[1]_i_2_n_0
    SLICE_X18Y57         MUXF8 (Prop_muxf8_I0_O)      0.104 62507.371 r  SigBuff/DATA_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000 62507.371    SigBuff/BUFFER_D[1]
    SLICE_X18Y57         FDRE                                         r  SigBuff/DATA_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.486 62582.703    SigBuff/clk_out1
    SLICE_X18Y57         FDRE                                         r  SigBuff/DATA_out_reg[1]/C
                         clock pessimism              0.000 62582.703    
                         clock uncertainty           -0.092 62582.609    
    SLICE_X18Y57         FDRE (Setup_fdre_C_D)        0.064 62582.672    SigBuff/DATA_out_reg[1]
  -------------------------------------------------------------------
                         required time                      62582.672    
                         arrival time                       -62507.359    
  -------------------------------------------------------------------
                         slack                                 75.316    

Slack (MET) :             75.542ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.531ns  (logic 1.580ns (28.566%)  route 3.951ns (71.434%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 62582.781 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 62501.676 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.681 62501.676    SigBuff/LRCK
    SLICE_X7Y4           FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456 62502.133 r  SigBuff/BUFFER_D_reg[0][21]/Q
                         net (fo=2, routed)           3.009 62505.141    SigBuff/BUFFER_D_reg[0]_0[21]
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124 62505.266 r  SigBuff/DATA_out[21]_i_68/O
                         net (fo=1, routed)           0.000 62505.266    SigBuff/DATA_out[21]_i_68_n_0
    SLICE_X35Y63         MUXF7 (Prop_muxf7_I0_O)      0.238 62505.504 r  SigBuff/DATA_out_reg[21]_i_30/O
                         net (fo=1, routed)           0.000 62505.504    SigBuff/DATA_out_reg[21]_i_30_n_0
    SLICE_X35Y63         MUXF8 (Prop_muxf8_I0_O)      0.104 62505.609 r  SigBuff/DATA_out_reg[21]_i_11/O
                         net (fo=1, routed)           0.942 62506.551    SigBuff/DATA_out_reg[21]_i_11_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.316 62506.867 r  SigBuff/DATA_out[21]_i_4/O
                         net (fo=1, routed)           0.000 62506.867    SigBuff/DATA_out[21]_i_4_n_0
    SLICE_X39Y58         MUXF7 (Prop_muxf7_I0_O)      0.238 62507.105 r  SigBuff/DATA_out_reg[21]_i_2/O
                         net (fo=1, routed)           0.000 62507.105    SigBuff/DATA_out_reg[21]_i_2_n_0
    SLICE_X39Y58         MUXF8 (Prop_muxf8_I0_O)      0.104 62507.211 r  SigBuff/DATA_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000 62507.211    SigBuff/BUFFER_D[21]
    SLICE_X39Y58         FDRE                                         r  SigBuff/DATA_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.561 62582.781    SigBuff/clk_out1
    SLICE_X39Y58         FDRE                                         r  SigBuff/DATA_out_reg[21]/C
                         clock pessimism              0.000 62582.781    
                         clock uncertainty           -0.092 62582.688    
    SLICE_X39Y58         FDRE (Setup_fdre_C_D)        0.064 62582.750    SigBuff/DATA_out_reg[21]
  -------------------------------------------------------------------
                         required time                      62582.754    
                         arrival time                       -62507.207    
  -------------------------------------------------------------------
                         slack                                 75.542    

Slack (MET) :             75.653ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.344ns  (logic 1.642ns (30.728%)  route 3.702ns (69.272%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 62582.703 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 62501.676 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.680 62501.676    SigBuff/LRCK
    SLICE_X8Y8           FDRE                                         r  SigBuff/BUFFER_D_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518 62502.195 r  SigBuff/BUFFER_D_reg[0][22]/Q
                         net (fo=2, routed)           2.901 62505.098    SigBuff/BUFFER_D_reg[0]_0[22]
    SLICE_X21Y53         LUT6 (Prop_lut6_I5_O)        0.124 62505.223 r  SigBuff/DATA_out[22]_i_68/O
                         net (fo=1, routed)           0.000 62505.223    SigBuff/DATA_out[22]_i_68_n_0
    SLICE_X21Y53         MUXF7 (Prop_muxf7_I0_O)      0.238 62505.461 r  SigBuff/DATA_out_reg[22]_i_30/O
                         net (fo=1, routed)           0.000 62505.461    SigBuff/DATA_out_reg[22]_i_30_n_0
    SLICE_X21Y53         MUXF8 (Prop_muxf8_I0_O)      0.104 62505.566 r  SigBuff/DATA_out_reg[22]_i_11/O
                         net (fo=1, routed)           0.801 62506.367    SigBuff/DATA_out_reg[22]_i_11_n_0
    SLICE_X21Y61         LUT6 (Prop_lut6_I5_O)        0.316 62506.684 r  SigBuff/DATA_out[22]_i_4/O
                         net (fo=1, routed)           0.000 62506.684    SigBuff/DATA_out[22]_i_4_n_0
    SLICE_X21Y61         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.922 r  SigBuff/DATA_out_reg[22]_i_2/O
                         net (fo=1, routed)           0.000 62506.922    SigBuff/DATA_out_reg[22]_i_2_n_0
    SLICE_X21Y61         MUXF8 (Prop_muxf8_I0_O)      0.104 62507.027 r  SigBuff/DATA_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000 62507.027    SigBuff/BUFFER_D[22]
    SLICE_X21Y61         FDRE                                         r  SigBuff/DATA_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.483 62582.703    SigBuff/clk_out1
    SLICE_X21Y61         FDRE                                         r  SigBuff/DATA_out_reg[22]/C
                         clock pessimism              0.000 62582.703    
                         clock uncertainty           -0.092 62582.609    
    SLICE_X21Y61         FDRE (Setup_fdre_C_D)        0.064 62582.672    SigBuff/DATA_out_reg[22]
  -------------------------------------------------------------------
                         required time                      62582.672    
                         arrival time                       -62507.016    
  -------------------------------------------------------------------
                         slack                                 75.653    

Slack (MET) :             75.766ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.222ns  (logic 1.580ns (30.258%)  route 3.642ns (69.742%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 62582.695 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 62501.676 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.681 62501.676    SigBuff/LRCK
    SLICE_X9Y4           FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456 62502.133 r  SigBuff/BUFFER_D_reg[0][14]/Q
                         net (fo=2, routed)           2.682 62504.816    SigBuff/BUFFER_D_reg[0]_0[14]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124 62504.941 r  SigBuff/DATA_out[14]_i_68/O
                         net (fo=1, routed)           0.000 62504.941    SigBuff/DATA_out[14]_i_68_n_0
    SLICE_X19Y54         MUXF7 (Prop_muxf7_I0_O)      0.238 62505.180 r  SigBuff/DATA_out_reg[14]_i_30/O
                         net (fo=1, routed)           0.000 62505.180    SigBuff/DATA_out_reg[14]_i_30_n_0
    SLICE_X19Y54         MUXF8 (Prop_muxf8_I0_O)      0.104 62505.285 r  SigBuff/DATA_out_reg[14]_i_11/O
                         net (fo=1, routed)           0.960 62506.246    SigBuff/DATA_out_reg[14]_i_11_n_0
    SLICE_X25Y66         LUT6 (Prop_lut6_I5_O)        0.316 62506.562 r  SigBuff/DATA_out[14]_i_4/O
                         net (fo=1, routed)           0.000 62506.562    SigBuff/DATA_out[14]_i_4_n_0
    SLICE_X25Y66         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.801 r  SigBuff/DATA_out_reg[14]_i_2/O
                         net (fo=1, routed)           0.000 62506.801    SigBuff/DATA_out_reg[14]_i_2_n_0
    SLICE_X25Y66         MUXF8 (Prop_muxf8_I0_O)      0.104 62506.906 r  SigBuff/DATA_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.000 62506.906    SigBuff/BUFFER_D[14]
    SLICE_X25Y66         FDRE                                         r  SigBuff/DATA_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.475 62582.695    SigBuff/clk_out1
    SLICE_X25Y66         FDRE                                         r  SigBuff/DATA_out_reg[14]/C
                         clock pessimism              0.000 62582.695    
                         clock uncertainty           -0.092 62582.602    
    SLICE_X25Y66         FDRE (Setup_fdre_C_D)        0.064 62582.664    SigBuff/DATA_out_reg[14]
  -------------------------------------------------------------------
                         required time                      62582.664    
                         arrival time                       -62506.902    
  -------------------------------------------------------------------
                         slack                                 75.766    

Slack (MET) :             76.111ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        6.135ns  (logic 0.124ns (2.021%)  route 6.011ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 72999.430 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.327 72918.992    nolabel_line144/Tapper/LRCK
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124 72919.117 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.684 72922.805    nolabel_line144/Tapper/Reset_Flag
    SLICE_X40Y16         FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.572 72999.430    nolabel_line144/Tapper/clk_out1
    SLICE_X40Y16         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5/C
                         clock pessimism              0.000 72999.430    
                         clock uncertainty           -0.092 72999.336    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429 72998.906    nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                      72998.914    
                         arrival time                       -72922.797    
  -------------------------------------------------------------------
                         slack                                 76.111    

Slack (MET) :             76.111ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        6.135ns  (logic 0.124ns (2.021%)  route 6.011ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 72999.430 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.327 72918.992    nolabel_line144/Tapper/LRCK
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124 72919.117 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.684 72922.805    nolabel_line144/Tapper/Reset_Flag
    SLICE_X40Y16         FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.572 72999.430    nolabel_line144/Tapper/clk_out1
    SLICE_X40Y16         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13/C
                         clock pessimism              0.000 72999.430    
                         clock uncertainty           -0.092 72999.336    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429 72998.906    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                      72998.914    
                         arrival time                       -72922.797    
  -------------------------------------------------------------------
                         slack                                 76.111    

Slack (MET) :             76.111ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        6.135ns  (logic 0.124ns (2.021%)  route 6.011ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 72999.430 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.327 72918.992    nolabel_line144/Tapper/LRCK
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124 72919.117 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.684 72922.805    nolabel_line144/Tapper/Reset_Flag
    SLICE_X40Y16         FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.572 72999.430    nolabel_line144/Tapper/clk_out1
    SLICE_X40Y16         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__5/C
                         clock pessimism              0.000 72999.430    
                         clock uncertainty           -0.092 72999.336    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429 72998.906    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                      72998.914    
                         arrival time                       -72922.797    
  -------------------------------------------------------------------
                         slack                                 76.111    

Slack (MET) :             76.138ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[0]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        6.036ns  (logic 0.124ns (2.054%)  route 5.913ns (97.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 72999.359 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.327 72918.992    nolabel_line144/Tapper/LRCK
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124 72919.117 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.586 72922.703    nolabel_line144/Tapper/Reset_Flag
    SLICE_X27Y7          FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.501 72999.359    nolabel_line144/Tapper/clk_out1
    SLICE_X27Y7          FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__2/C
                         clock pessimism              0.000 72999.359    
                         clock uncertainty           -0.092 72999.266    
    SLICE_X27Y7          FDRE (Setup_fdre_C_R)       -0.429 72998.836    nolabel_line144/Tapper/Read_Addr_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                      72998.836    
                         arrival time                       -72922.695    
  -------------------------------------------------------------------
                         slack                                 76.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[249][9]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.463ns (73.870%)  route 0.164ns (26.130%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.577     0.577    SigBuff/LRCK
    SLICE_X2Y19          FDRE                                         r  SigBuff/BUFFER_D_reg[249][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.141     0.718 r  SigBuff/BUFFER_D_reg[249][9]/Q
                         net (fo=2, routed)           0.064     0.781    SigBuff/BUFFER_D_reg[249]_249[9]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.826 r  SigBuff/DATA_out[9]_i_106/O
                         net (fo=1, routed)           0.000     0.826    SigBuff/DATA_out[9]_i_106_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     0.888 r  SigBuff/DATA_out_reg[9]_i_49/O
                         net (fo=1, routed)           0.000     0.888    SigBuff/DATA_out_reg[9]_i_49_n_0
    SLICE_X3Y19          MUXF8 (Prop_muxf8_I1_O)      0.019     0.907 r  SigBuff/DATA_out_reg[9]_i_20/O
                         net (fo=1, routed)           0.100     1.007    SigBuff/DATA_out_reg[9]_i_20_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.112     1.119 r  SigBuff/DATA_out[9]_i_7/O
                         net (fo=1, routed)           0.000     1.119    SigBuff/DATA_out[9]_i_7_n_0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I1_O)      0.065     1.184 r  SigBuff/DATA_out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     1.184    SigBuff/DATA_out_reg[9]_i_3_n_0
    SLICE_X5Y19          MUXF8 (Prop_muxf8_I1_O)      0.019     1.203 r  SigBuff/DATA_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.203    SigBuff/BUFFER_D[9]
    SLICE_X5Y19          FDRE                                         r  SigBuff/DATA_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.845     0.845    SigBuff/clk_out1
    SLICE_X5Y19          FDRE                                         r  SigBuff/DATA_out_reg[9]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.092     0.937    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.105     1.042    SigBuff/DATA_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[249][12]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.486ns (73.474%)  route 0.175ns (26.526%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.554     0.554    SigBuff/LRCK
    SLICE_X8Y26          FDRE                                         r  SigBuff/BUFFER_D_reg[249][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     0.718 r  SigBuff/BUFFER_D_reg[249][12]/Q
                         net (fo=2, routed)           0.061     0.779    SigBuff/BUFFER_D_reg[249]_249[12]
    SLICE_X9Y26          LUT6 (Prop_lut6_I3_O)        0.045     0.824 r  SigBuff/DATA_out[12]_i_106/O
                         net (fo=1, routed)           0.000     0.824    SigBuff/DATA_out[12]_i_106_n_0
    SLICE_X9Y26          MUXF7 (Prop_muxf7_I0_O)      0.062     0.886 r  SigBuff/DATA_out_reg[12]_i_49/O
                         net (fo=1, routed)           0.000     0.886    SigBuff/DATA_out_reg[12]_i_49_n_0
    SLICE_X9Y26          MUXF8 (Prop_muxf8_I1_O)      0.019     0.905 r  SigBuff/DATA_out_reg[12]_i_20/O
                         net (fo=1, routed)           0.114     1.019    SigBuff/DATA_out_reg[12]_i_20_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.112     1.131 r  SigBuff/DATA_out[12]_i_7/O
                         net (fo=1, routed)           0.000     1.131    SigBuff/DATA_out[12]_i_7_n_0
    SLICE_X7Y26          MUXF7 (Prop_muxf7_I1_O)      0.065     1.196 r  SigBuff/DATA_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     1.196    SigBuff/DATA_out_reg[12]_i_3_n_0
    SLICE_X7Y26          MUXF8 (Prop_muxf8_I1_O)      0.019     1.215 r  SigBuff/DATA_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.215    SigBuff/BUFFER_D[12]
    SLICE_X7Y26          FDRE                                         r  SigBuff/DATA_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.821     0.821    SigBuff/clk_out1
    SLICE_X7Y26          FDRE                                         r  SigBuff/DATA_out_reg[12]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.092     0.913    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.105     1.018    SigBuff/DATA_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.744ns  (logic 0.146ns (19.625%)  route 0.598ns (80.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 10417.519 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10417.251 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.584 10417.251    Address_Logic/LRCK
    SLICE_X1Y1           FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.146 10417.397 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.598 10417.995    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.878 10417.519    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.519    
                         clock uncertainty            0.092 10417.610    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183 10417.793    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.793    
                         arrival time                       10417.994    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.744ns  (logic 0.146ns (19.625%)  route 0.598ns (80.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 10417.519 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10417.251 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.584 10417.251    Address_Logic/LRCK
    SLICE_X1Y1           FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.146 10417.397 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.598 10417.995    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y3          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.878 10417.519    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.519    
                         clock uncertainty            0.092 10417.610    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183 10417.793    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.793    
                         arrival time                       10417.994    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[75][11]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.476ns (71.041%)  route 0.194ns (28.959%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.581     0.581    SigBuff/LRCK
    SLICE_X2Y13          FDRE                                         r  SigBuff/BUFFER_D_reg[75][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  SigBuff/BUFFER_D_reg[75][11]/Q
                         net (fo=2, routed)           0.064     0.785    SigBuff/BUFFER_D_reg[75]_75[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.830 r  SigBuff/DATA_out[11]_i_86/O
                         net (fo=1, routed)           0.000     0.830    SigBuff/DATA_out[11]_i_86_n_0
    SLICE_X3Y13          MUXF7 (Prop_muxf7_I0_O)      0.062     0.892 r  SigBuff/DATA_out_reg[11]_i_39/O
                         net (fo=1, routed)           0.000     0.892    SigBuff/DATA_out_reg[11]_i_39_n_0
    SLICE_X3Y13          MUXF8 (Prop_muxf8_I1_O)      0.019     0.911 r  SigBuff/DATA_out_reg[11]_i_15/O
                         net (fo=1, routed)           0.130     1.042    SigBuff/DATA_out_reg[11]_i_15_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.112     1.154 r  SigBuff/DATA_out[11]_i_5/O
                         net (fo=1, routed)           0.000     1.154    SigBuff/DATA_out[11]_i_5_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I1_O)      0.074     1.228 r  SigBuff/DATA_out_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     1.228    SigBuff/DATA_out_reg[11]_i_2_n_0
    SLICE_X5Y12          MUXF8 (Prop_muxf8_I0_O)      0.023     1.251 r  SigBuff/DATA_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.251    SigBuff/BUFFER_D[11]
    SLICE_X5Y12          FDRE                                         r  SigBuff/DATA_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.851     0.851    SigBuff/clk_out1
    SLICE_X5Y12          FDRE                                         r  SigBuff/DATA_out_reg[11]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.092     0.943    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.048    SigBuff/DATA_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.744ns  (logic 0.146ns (19.625%)  route 0.598ns (80.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 10417.518 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10417.251 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.584 10417.251    Address_Logic/LRCK
    SLICE_X1Y1           FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.146 10417.397 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.598 10417.995    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.877 10417.518    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.518    
                         clock uncertainty            0.092 10417.609    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183 10417.792    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.792    
                         arrival time                       10417.994    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.744ns  (logic 0.146ns (19.625%)  route 0.598ns (80.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 10417.518 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10417.251 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.584 10417.251    Address_Logic/LRCK
    SLICE_X1Y1           FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.146 10417.397 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          0.598 10417.995    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y3          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.877 10417.518    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.518    
                         clock uncertainty            0.092 10417.609    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183 10417.792    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.792    
                         arrival time                       10417.994    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[42][10]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.474ns (69.586%)  route 0.207ns (30.414%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.565     0.565    SigBuff/LRCK
    SLICE_X13Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[42][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D_reg[42][10]/Q
                         net (fo=2, routed)           0.065     0.771    SigBuff/BUFFER_D_reg[42]_42[10]
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.816 r  SigBuff/DATA_out[10]_i_62/O
                         net (fo=1, routed)           0.000     0.816    SigBuff/DATA_out[10]_i_62_n_0
    SLICE_X12Y9          MUXF7 (Prop_muxf7_I0_O)      0.062     0.878 r  SigBuff/DATA_out_reg[10]_i_27/O
                         net (fo=1, routed)           0.000     0.878    SigBuff/DATA_out_reg[10]_i_27_n_0
    SLICE_X12Y9          MUXF8 (Prop_muxf8_I1_O)      0.019     0.897 r  SigBuff/DATA_out_reg[10]_i_9/O
                         net (fo=1, routed)           0.142     1.039    SigBuff/DATA_out_reg[10]_i_9_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.113     1.152 r  SigBuff/DATA_out[10]_i_4/O
                         net (fo=1, routed)           0.000     1.152    SigBuff/DATA_out[10]_i_4_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.071     1.223 r  SigBuff/DATA_out_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.223    SigBuff/DATA_out_reg[10]_i_2_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.023     1.246 r  SigBuff/DATA_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.246    SigBuff/BUFFER_D[10]
    SLICE_X13Y10         FDRE                                         r  SigBuff/DATA_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.834     0.834    SigBuff/clk_out1
    SLICE_X13Y10         FDRE                                         r  SigBuff/DATA_out_reg[10]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.105     1.031    SigBuff/DATA_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[101][19]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.493ns (71.150%)  route 0.200ns (28.850%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.560     0.560    SigBuff/LRCK
    SLICE_X25Y3          FDRE                                         r  SigBuff/BUFFER_D_reg[101][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SigBuff/BUFFER_D_reg[101][19]/Q
                         net (fo=2, routed)           0.068     0.769    SigBuff/BUFFER_D_reg[101]_101[19]
    SLICE_X24Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.814 r  SigBuff/DATA_out[19]_i_77/O
                         net (fo=1, routed)           0.000     0.814    SigBuff/DATA_out[19]_i_77_n_0
    SLICE_X24Y3          MUXF7 (Prop_muxf7_I1_O)      0.075     0.889 r  SigBuff/DATA_out_reg[19]_i_34/O
                         net (fo=1, routed)           0.000     0.889    SigBuff/DATA_out_reg[19]_i_34_n_0
    SLICE_X24Y3          MUXF8 (Prop_muxf8_I0_O)      0.022     0.911 r  SigBuff/DATA_out_reg[19]_i_13/O
                         net (fo=1, routed)           0.131     1.043    SigBuff/DATA_out_reg[19]_i_13_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I1_O)        0.113     1.156 r  SigBuff/DATA_out[19]_i_5/O
                         net (fo=1, routed)           0.000     1.156    SigBuff/DATA_out[19]_i_5_n_0
    SLICE_X23Y4          MUXF7 (Prop_muxf7_I1_O)      0.074     1.230 r  SigBuff/DATA_out_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     1.230    SigBuff/DATA_out_reg[19]_i_2_n_0
    SLICE_X23Y4          MUXF8 (Prop_muxf8_I0_O)      0.023     1.253 r  SigBuff/DATA_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.253    SigBuff/BUFFER_D[19]
    SLICE_X23Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.830     0.830    SigBuff/clk_out1
    SLICE_X23Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X23Y4          FDRE (Hold_fdre_C_D)         0.105     1.027    SigBuff/DATA_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[0]_rep__16/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.045ns (3.896%)  route 1.110ns (96.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.783     0.783    nolabel_line144/Tapper/LRCK
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.327     1.155    nolabel_line144/Tapper/Reset_Flag
    SLICE_X8Y31          FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__16/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.827     0.827    nolabel_line144/Tapper/clk_out1
    SLICE_X8Y31          FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__16/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.092     0.919    
    SLICE_X8Y31          FDRE (Hold_fdre_C_R)         0.009     0.928    nolabel_line144/Tapper/Read_Addr_reg[0]_rep__16
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MCK
  To Clock:  BCK

Setup :          775  Failing Endpoints,  Worst Slack       -4.613ns,  Total Violation    -2540.990ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.016ns  (logic 0.642ns (15.986%)  route 3.374ns (84.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 164.246 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.564   166.519    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124   166.643 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__4/O
                         net (fo=2, routed)           1.810   168.453    PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P_0
    SLICE_X20Y62         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.485   164.246    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y62         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.246    
                         clock uncertainty           -0.092   164.154    
    SLICE_X20Y62         FDPE (Recov_fdpe_C_PRE)     -0.314   163.840    PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        163.840    
                         arrival time                        -168.453    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.004ns  (logic 0.642ns (16.034%)  route 3.362ns (83.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 164.336 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.238   166.193    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.124   166.317 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__5/O
                         net (fo=2, routed)           2.123   168.441    PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C_0
    SLICE_X42Y8          FDCE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.575   164.336    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X42Y8          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.336    
                         clock uncertainty           -0.092   164.245    
    SLICE_X42Y8          FDCE (Recov_fdce_C_CLR)     -0.356   163.889    PCM_TX/inst/FIFO_G/Data_Out_reg[16]_C
  -------------------------------------------------------------------
                         required time                        163.889    
                         arrival time                        -168.441    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.482ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[9]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.795ns  (logic 0.642ns (16.916%)  route 3.153ns (83.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 164.244 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.547   166.502    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124   166.626 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2__4/O
                         net (fo=2, routed)           1.606   168.232    PCM_TX/inst/FIFO_F/Data_Out_reg[9]_C_0
    SLICE_X27Y65         FDCE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.483   164.244    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X27Y65         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.244    
                         clock uncertainty           -0.092   164.152    
    SLICE_X27Y65         FDCE (Recov_fdce_C_CLR)     -0.402   163.750    PCM_TX/inst/FIFO_F/Data_Out_reg[9]_C
  -------------------------------------------------------------------
                         required time                        163.750    
                         arrival time                        -168.232    
  -------------------------------------------------------------------
                         slack                                 -4.482    

Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[9]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.810ns  (logic 0.642ns (16.851%)  route 3.168ns (83.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.633   166.588    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X25Y22         LUT3 (Prop_lut3_I1_O)        0.124   166.712 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1/O
                         net (fo=2, routed)           1.535   168.247    PCM_TX/inst/FIFO_C/Data_Out_reg[9]_P_0
    SLICE_X27Y64         FDPE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.484   164.245    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X27Y64         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.092   164.153    
    SLICE_X27Y64         FDPE (Recov_fdpe_C_PRE)     -0.356   163.797    PCM_TX/inst/FIFO_C/Data_Out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        163.797    
                         arrival time                        -168.247    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.366ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.684ns  (logic 0.642ns (17.426%)  route 3.042ns (82.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 164.249 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.518   166.473    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y20         LUT3 (Prop_lut3_I1_O)        0.124   166.597 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2__1/O
                         net (fo=2, routed)           1.524   168.121    PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C_0
    SLICE_X31Y58         FDCE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.488   164.249    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X31Y58         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.249    
                         clock uncertainty           -0.092   164.157    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.402   163.755    PCM_TX/inst/FIFO_C/Data_Out_reg[9]_C
  -------------------------------------------------------------------
                         required time                        163.755    
                         arrival time                        -168.121    
  -------------------------------------------------------------------
                         slack                                 -4.366    

Slack (VIOLATED) :        -4.273ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.593%)  route 3.007ns (82.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 164.261 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.627   166.582    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.124   166.706 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__5/O
                         net (fo=2, routed)           1.380   168.086    PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P_0
    SLICE_X33Y46         FDPE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.500   164.261    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X33Y46         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.261    
                         clock uncertainty           -0.092   164.170    
    SLICE_X33Y46         FDPE (Recov_fdpe_C_PRE)     -0.356   163.814    PCM_TX/inst/FIFO_G/Data_Out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        163.814    
                         arrival time                        -168.086    
  -------------------------------------------------------------------
                         slack                                 -4.273    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[63]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.468ns  (logic 0.642ns (18.512%)  route 2.826ns (81.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.480   166.435    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.124   166.559 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__1/O
                         net (fo=2, routed)           1.346   167.905    PCM_TX/inst/FIFO_C/Data_Out_reg[63]_P_0
    SLICE_X35Y55         FDPE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[63]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.490   164.251    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X35Y55         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[63]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.092   164.159    
    SLICE_X35Y55         FDPE (Recov_fdpe_C_PRE)     -0.356   163.803    PCM_TX/inst/FIFO_C/Data_Out_reg[63]_P
  -------------------------------------------------------------------
                         required time                        163.803    
                         arrival time                        -167.905    
  -------------------------------------------------------------------
                         slack                                 -4.102    

Slack (VIOLATED) :        -4.093ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.586ns  (logic 0.642ns (17.905%)  route 2.944ns (82.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 164.335 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.369   166.324    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X30Y30         LUT3 (Prop_lut3_I1_O)        0.124   166.448 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__3/O
                         net (fo=2, routed)           1.575   168.023    PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P_0
    SLICE_X42Y9          FDPE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.574   164.335    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X42Y9          FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.335    
                         clock uncertainty           -0.092   164.244    
    SLICE_X42Y9          FDPE (Recov_fdpe_C_PRE)     -0.314   163.930    PCM_TX/inst/FIFO_E/Data_Out_reg[42]_P
  -------------------------------------------------------------------
                         required time                        163.930    
                         arrival time                        -168.023    
  -------------------------------------------------------------------
                         slack                                 -4.093    

Slack (VIOLATED) :        -4.078ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.443ns  (logic 0.642ns (18.646%)  route 2.801ns (81.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 164.249 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.436   166.391    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y61         LUT3 (Prop_lut3_I1_O)        0.124   166.515 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__5/O
                         net (fo=2, routed)           1.365   167.880    PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P_0
    SLICE_X31Y29         FDPE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.488   164.249    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X31Y29         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.249    
                         clock uncertainty           -0.092   164.158    
    SLICE_X31Y29         FDPE (Recov_fdpe_C_PRE)     -0.356   163.802    PCM_TX/inst/FIFO_G/Data_Out_reg[16]_P
  -------------------------------------------------------------------
                         required time                        163.802    
                         arrival time                        -167.880    
  -------------------------------------------------------------------
                         slack                                 -4.078    

Slack (VIOLATED) :        -4.074ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[14]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.447ns  (logic 0.642ns (18.625%)  route 2.805ns (81.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677   164.437    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X28Y45         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.518   164.955 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.504   166.459    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124   166.583 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__4/O
                         net (fo=2, routed)           1.301   167.884    PCM_TX/inst/FIFO_F/Data_Out_reg[14]_C_0
    SLICE_X32Y12         FDCE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         1.496   164.257    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X32Y12         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[14]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.092   164.166    
    SLICE_X32Y12         FDCE (Recov_fdce_C_CLR)     -0.356   163.810    PCM_TX/inst/FIFO_F/Data_Out_reg[14]_C
  -------------------------------------------------------------------
                         required time                        163.810    
                         arrival time                        -167.884    
  -------------------------------------------------------------------
                         slack                                 -4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.271ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[13]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.404%)  route 0.233ns (55.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558 80648.125    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X25Y34         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][5]/Q
                         net (fo=2, routed)           0.103 80648.367    PCM_TX/inst/Clock_Divider/Tx_D_R[5]
    SLICE_X24Y34         LUT3 (Prop_lut3_I2_O)        0.045 80648.414 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__2/O
                         net (fo=2, routed)           0.129 80648.547    PCM_TX/inst/FIFO_D/Data_Out_reg[13]_P_0
    SLICE_X25Y35         FDPE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.823 80567.273    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X25Y35         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[13]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X25Y35         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.281    PCM_TX/inst/FIFO_D/Data_Out_reg[13]_P
  -------------------------------------------------------------------
                         required time                      -80567.273    
                         arrival time                       80648.547    
  -------------------------------------------------------------------
                         slack                                 81.271    

Slack (MET) :             81.303ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.863%)  route 0.246ns (52.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X27Y45         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.128 80648.258 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/Q
                         net (fo=2, routed)           0.127 80648.383    PCM_TX/inst/Clock_Divider/Tx_B_R[22]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.098 80648.484 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0/O
                         net (fo=2, routed)           0.119 80648.602    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_0
    SLICE_X30Y45         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.831 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y45         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X30Y45         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.305    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P
  -------------------------------------------------------------------
                         required time                      -80567.305    
                         arrival time                       80648.609    
  -------------------------------------------------------------------
                         slack                                 81.303    

Slack (MET) :             81.338ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.576%)  route 0.323ns (63.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80648.148    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X40Y26         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141 80648.289 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/Q
                         net (fo=2, routed)           0.207 80648.500    PCM_TX/inst/Clock_Divider/Tx_F_L[11]
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.045 80648.547 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__4/O
                         net (fo=2, routed)           0.115 80648.664    PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P_0
    SLICE_X42Y28         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.849 80567.305    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X42Y28         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.092 80567.398    
    SLICE_X42Y28         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.328    PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                      -80567.328    
                         arrival time                       80648.664    
  -------------------------------------------------------------------
                         slack                                 81.338    

Slack (MET) :             81.351ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.087%)  route 0.316ns (62.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.554 80648.125    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X22Y30         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][3]/Q
                         net (fo=2, routed)           0.184 80648.453    PCM_TX/inst/Clock_Divider/Tx_D_R[3]
    SLICE_X19Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.500 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__2/O
                         net (fo=2, routed)           0.131 80648.633    PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P_0
    SLICE_X19Y31         FDPE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.822 80567.273    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X19Y31         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X19Y31         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.281    PCM_TX/inst/FIFO_D/Data_Out_reg[11]_P
  -------------------------------------------------------------------
                         required time                      -80567.273    
                         arrival time                       80648.625    
  -------------------------------------------------------------------
                         slack                                 81.351    

Slack (MET) :             81.355ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.949%)  route 0.317ns (63.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X27Y45         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/Q
                         net (fo=2, routed)           0.180 80648.453    PCM_TX/inst/Clock_Divider/Tx_B_R[20]
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.045 80648.500 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0/O
                         net (fo=2, routed)           0.138 80648.641    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P_0
    SLICE_X26Y44         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.831 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X26Y44         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X26Y44         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.289    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_P
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.641    
  -------------------------------------------------------------------
                         slack                                 81.355    

Slack (MET) :             81.363ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][17]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[25]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.801%)  route 0.348ns (65.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553 80648.125    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X22Y29         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][17]/Q
                         net (fo=2, routed)           0.165 80648.430    PCM_TX/inst/Clock_Divider/Tx_H_R[17]
    SLICE_X25Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.477 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__6/O
                         net (fo=2, routed)           0.183 80648.656    PCM_TX/inst/FIFO_H/Data_Out_reg[25]_P_0
    SLICE_X24Y33         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.821 80567.273    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X24Y33         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[25]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X24Y33         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.297    PCM_TX/inst/FIFO_H/Data_Out_reg[25]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.656    
  -------------------------------------------------------------------
                         slack                                 81.363    

Slack (MET) :             81.369ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[18]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.068%)  route 0.330ns (63.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.563 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X19Y39         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][10]/Q
                         net (fo=2, routed)           0.155 80648.430    PCM_TX/inst/Clock_Divider/Tx_E_R[10]
    SLICE_X19Y37         LUT3 (Prop_lut3_I2_O)        0.045 80648.477 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__3/O
                         net (fo=2, routed)           0.175 80648.648    PCM_TX/inst/FIFO_E/Data_Out_reg[18]_P_0
    SLICE_X15Y37         FDPE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.827 80567.281    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X15Y37         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[18]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X15Y37         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.289    PCM_TX/inst/FIFO_E/Data_Out_reg[18]_P
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.648    
  -------------------------------------------------------------------
                         slack                                 81.369    

Slack (MET) :             81.372ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.865%)  route 0.363ns (66.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.559 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X29Y17         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141 80648.273 r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/Q
                         net (fo=2, routed)           0.151 80648.422    PCM_TX/inst/Clock_Divider/Tx_B_R[7]
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.045 80648.469 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__0/O
                         net (fo=2, routed)           0.213 80648.680    PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C_0
    SLICE_X28Y10         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.829 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X28Y10         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X28Y10         FDCE (Remov_fdce_C_CLR)     -0.063 80567.312    PCM_TX/inst/FIFO_B/Data_Out_reg[15]_C
  -------------------------------------------------------------------
                         required time                      -80567.312    
                         arrival time                       80648.680    
  -------------------------------------------------------------------
                         slack                                 81.372    

Slack (MET) :             81.374ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.542ns  (logic 0.227ns (41.863%)  route 0.315ns (58.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.557 80648.125    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y30         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 80648.250 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][9]/Q
                         net (fo=3, routed)           0.181 80648.430    PCM_TX/inst/Clock_Divider/Tx_B_L[9]
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.099 80648.531 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0/O
                         net (fo=2, routed)           0.134 80648.664    PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P_0
    SLICE_X34Y30         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.822 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X34Y30         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X34Y30         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.297    PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.672    
  -------------------------------------------------------------------
                         slack                                 81.374    

Slack (MET) :             81.374ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][20]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[28]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.542%)  route 0.337ns (64.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.563 80648.133    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X26Y38         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][20]/Q
                         net (fo=2, routed)           0.122 80648.398    PCM_TX/inst/Clock_Divider/Tx_H_R[20]
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.045 80648.445 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__6/O
                         net (fo=2, routed)           0.215 80648.664    PCM_TX/inst/FIFO_H/Data_Out_reg[28]_P_0
    SLICE_X29Y40         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=798, routed)         0.830 80567.281    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X29Y40         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[28]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X29Y40         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.289    PCM_TX/inst/FIFO_H/Data_Out_reg[28]_P
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.656    
  -------------------------------------------------------------------
                         slack                                 81.374    





