{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|burst_syn_ctrl:burst_syn_ctrl\|burst_syn " "Found clock multiplexer Electromagnetic_Acoustic:Electromagnetic_Acoustic\|burst_syn_ctrl:burst_syn_ctrl\|burst_syn" {  } { { "burst_syn_ctrl.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/burst_syn_ctrl.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 0 1484473144763 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|burst_syn_ctrl:burst_syn_ctrl|burst_syn"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 0 1484473144763 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\|I2CCOM:I2CCOM\|SDA~synth " "Converted tri-state buffer \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\|I2CCOM:I2CCOM\|SDA~synth\" feeding internal logic into a wire" {  } { { "I2CCOM.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/I2CCOM.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1484473144821 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 0 1484473144821 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\|triggerP_d_tmp_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\|triggerP_d_tmp_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1484473148682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 25 " "Parameter TAP_DISTANCE set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1484473148682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1484473148682 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1484473148682 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1484473148682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\|altshift_taps:triggerP_d_tmp_rtl_0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\|altshift_taps:triggerP_d_tmp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1484473148822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\|altshift_taps:triggerP_d_tmp_rtl_0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\|altshift_taps:triggerP_d_tmp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1484473148823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 25 " "Parameter \"TAP_DISTANCE\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1484473148823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1484473148823 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1484473148823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4jm " "Found entity 1: shift_taps_4jm" {  } { { "db/shift_taps_4jm.tdf" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/db/shift_taps_4jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1484473148985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1484473148985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n0b1 " "Found entity 1: altsyncram_n0b1" {  } { { "db/altsyncram_n0b1.tdf" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/db/altsyncram_n0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1484473149149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1484473149149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ipf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ipf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ipf " "Found entity 1: cntr_ipf" {  } { { "db/cntr_ipf.tdf" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/db/cntr_ipf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1484473149315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1484473149315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1484473149479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1484473149479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89h " "Found entity 1: cntr_89h" {  } { { "db/cntr_89h.tdf" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/db/cntr_89h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1484473149632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1484473149632 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1484473150497 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDA_ASW " "Inserted always-enabled tri-state buffer between \"SDA_ASW\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1484473150578 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1484473150578 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FIFO_ctrl.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/FIFO_ctrl.v" 23 -1 0 } } { "FIFO_ctrl.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/FIFO_ctrl.v" 25 -1 0 } } { "pulse_gen.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/pulse_gen.v" 21 -1 0 } } { "pulse_gen.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/pulse_gen.v" 25 -1 0 } } { "protect.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/protect.v" 137 -1 0 } } { "protect.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/protect.v" 41 -1 0 } } { "I2CCOM.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/I2CCOM.v" 85 -1 0 } } { "AD5243_I2C.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/AD5243_I2C.v" 88 -1 0 } } { "db/shift_taps_4jm.tdf" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/db/shift_taps_4jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1484473150734 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1484473150735 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDA_ASW~synth " "Node \"SDA_ASW~synth\"" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1484473152549 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1484473152549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD_PDWN GND " "Pin \"AD_PDWN\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|AD_PDWN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_DFS GND " "Pin \"AD_DFS\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|AD_DFS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRS VCC " "Pin \"MRS\" is stuck at VCC" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|MRS"} { "Warning" "WMLS_MLS_STUCK_PIN" "receive_amp_en VCC " "Pin \"receive_amp_en\" is stuck at VCC" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|receive_amp_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_GPIO\[4\] GND " "Pin \"FPGA_GPIO\[4\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|FPGA_GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_GPIO\[5\] GND " "Pin \"FPGA_GPIO\[5\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|FPGA_GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_GPIO\[6\] GND " "Pin \"FPGA_GPIO\[6\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|FPGA_GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_GPIO\[7\] GND " "Pin \"FPGA_GPIO\[7\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|FPGA_GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_BUZZER GND " "Pin \"FPGA_BUZZER\" is stuck at GND" {  } { { "TOP.v" "" { Text "E:/FPGA/FPGA_FD_V2.020161221/TOP.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1484473152550 "|TOP|FPGA_BUZZER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1484473152550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1484473153041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1484473155382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1516 " "Implemented 1516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1484473155399 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1484473155399 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1484473155399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1336 " "Implemented 1336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1484473155399 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1484473155399 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1484473155399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1484473155399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1484473155539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 17:39:15 2017 " "Processing ended: Sun Jan 15 17:39:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1484473155539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1484473155539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1484473155539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1484473155539 ""}
