WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500093 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000140 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250141 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250141 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 8268686 heartbeat IPC: 3.059 cumulative IPC: 2.477 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 15366145 heartbeat IPC: 1.409 cumulative IPC: 1.645 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 19430183 heartbeat IPC: 2.461 cumulative IPC: 1.897 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 23514083 heartbeat IPC: 2.449 cumulative IPC: 2.027 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 27522083 heartbeat IPC: 2.495 cumulative IPC: 2.115 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 31574346 heartbeat IPC: 2.468 cumulative IPC: 2.172 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 35591759 heartbeat IPC: 2.489 cumulative IPC: 2.215 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 39664132 heartbeat IPC: 2.456 cumulative IPC: 2.245 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 43704974 heartbeat IPC: 2.475 cumulative IPC: 2.269 (Simulation time: 00 hr 04 min 10 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto95.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000004 cycles: 47744263 heartbeat IPC: 2.476 cumulative IPC: 2.289 (Simulation time: 00 hr 04 min 33 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 44452867 cumulative IPC: 2.25 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 44452867 cumulative IPC: 2.25 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto95.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.25 instructions: 100000001 cycles: 44452867
CPU 0 Branch Prediction Accuracy: 79.82% MPKI: 14.16 Average ROB Occupancy at Mispredict: 31.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0333
BRANCH_INDIRECT: 2.57
BRANCH_CONDITIONAL: 11.3
BRANCH_DIRECT_CALL: 0.0517
BRANCH_INDIRECT_CALL: 0.174
BRANCH_RETURN: 0.0629

LLC TOTAL        ACCESS:      95368 HIT:      59887 MISS:      35481
LLC LOAD         ACCESS:      57802 HIT:      27655 MISS:      30147
LLC RFO          ACCESS:       7589 HIT:       3028 MISS:       4561
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28828 HIT:      28795 MISS:         33
LLC TRANSLATION  ACCESS:       1149 HIT:        409 MISS:        740
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 126.2 cycles
cpu0_DTLB TOTAL        ACCESS:   14404305 HIT:   14335620 MISS:      68685
cpu0_DTLB LOAD         ACCESS:   14404305 HIT:   14335620 MISS:      68685
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.14 cycles
cpu0_ITLB TOTAL        ACCESS:     738289 HIT:     661845 MISS:      76444
cpu0_ITLB LOAD         ACCESS:     738289 HIT:     661845 MISS:      76444
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.077 cycles
cpu0_L1D TOTAL        ACCESS:   19723889 HIT:   19495488 MISS:     228401
cpu0_L1D LOAD         ACCESS:   15614358 HIT:   15442682 MISS:     171676
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4107624 HIT:    4052471 MISS:      55153
cpu0_L1D TRANSLATION  ACCESS:       1907 HIT:        335 MISS:       1572
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 20.2 cycles
cpu0_L1I TOTAL        ACCESS:     849676 HIT:     510874 MISS:     338802
cpu0_L1I LOAD         ACCESS:     849676 HIT:     510874 MISS:     338802
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.83 cycles
cpu0_L2C TOTAL        ACCESS:     463498 HIT:     396746 MISS:      66752
cpu0_L2C LOAD         ACCESS:     359391 HIT:     301589 MISS:      57802
cpu0_L2C RFO          ACCESS:      17967 HIT:      10378 MISS:       7589
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      84570 HIT:      84358 MISS:        212
cpu0_L2C TRANSLATION  ACCESS:       1570 HIT:        421 MISS:       1149
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 87.55 cycles
cpu0_STLB TOTAL        ACCESS:      78600 HIT:      76784 MISS:       1816
cpu0_STLB LOAD         ACCESS:      78600 HIT:      76784 MISS:       1816
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 184.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15346
  ROW_BUFFER_MISS:      20101
 AVG DBUS CONGESTED CYCLE: 3.893
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3490
  FULL:       7580
