module ShowControl(
	CLK,
	nRST,
	KEY_Value,
	Value_en,
	SEL,
	SEG
);

	input CLK;
	input nRST;
	input Value_en;
	input [3:0]KEY_Value;
	output reg [7:0]SEL;
	output reg [7:0]SEG;
	
	reg clock_1k;
	reg [14:0]cnt;
	reg [3:0]data_tmp;
	reg [31:0]disp_data;
	
	//=========产生数码管驱动脉冲=======//
	always @(posedge CLK or negedge nRST)
		if(!nRST)
			begin
				cnt <= 15'b0;
				clock_1k <= 1'b1;
			end
		else if(cnt == 15'd24_999)
			begin
				cnt <= 15'b0;
				clock_1k <= ~clock_1k;
			end
		else
			cnt <= cnt + 1'b1;
			
	//==========更新要显示的数据=========//
	always @(posedge CLK or negedge nRST)
		if(!nRST)
			disp_data <= 32'd0;
		else if(Value_en)
			disp_data <= {disp_data[27:0],KEY_Value};
		else
			disp_data <= disp_data;
			
	//=============位选控制============//
	always @(posedge clock_1k or negedge nRST)
		if(!nRST)
			SEL <= 8'b1111_1111;
		else if(SEL == 8'b1111_1111)
			SEL <= 8'b1111_1110;
		else
			SEL <= {SEL[6:0],SEL[7]};
		
	//=============段选控制============//
	always @(*)
		case(SEL)
				8'b1111_1110: data_tmp <= disp_data[31:28];
				8'b1111_1101: data_tmp <= disp_data[27:24];
				8'b1111_1011: data_tmp <= disp_data[23:20];
				8'b1111_0111: data_tmp <= disp_data[19:16];
				8'b1110_1111: data_tmp <= disp_data[15:12];
				8'b1101_1111: data_tmp <= disp_data[11:8];
				8'b1011_1111: data_tmp <= disp_data[7:4];
				8'b0111_1111: data_tmp <= disp_data[3:0];
		endcase
	
	//=============段选解析============//
	always @(*)
		case(data_tmp)
			4'h0: SEG <= 8'h3f;
			4'h1: SEG <= 8'h06;
			4'h2: SEG <= 8'h5b;
			4'h3: SEG <= 8'h4f;
			4'h4: SEG <= 8'h66;
			4'h5: SEG <= 8'h6d;
			4'h6: SEG <= 8'h7d;
			4'h7: SEG <= 8'h07;
			4'h8: SEG <= 8'h7f;
			4'h9: SEG <= 8'h6f;
			4'ha: SEG <= 8'h77;
			4'hb: SEG <= 8'h7c;
			4'hc: SEG <= 8'h39;
			4'hd: SEG <= 8'h5e;
			4'he: SEG <= 8'h79;
			4'hf: SEG <= 8'h71;
		endcase
endmodule
