# TCL File Generated by Component Editor 14.1
# Mon Jun 01 19:58:41 BRT 2015
# DO NOT MODIFY


# 
# Apollo_VIdeo_Processment_Unit "Apollo_VIdeo_Processment_Unit" v1.1
# Felipe Sens Bonetto 2015.06.01.19:58:41
# Apollo VGA
# 

# 
# request TCL package from ACDS 14.1
# 
package require -exact qsys 14.1


# 
# module Apollo_VIdeo_Processment_Unit
# 
set_module_property DESCRIPTION "Apollo VGA"
set_module_property NAME Apollo_VIdeo_Processment_Unit
set_module_property VERSION 1.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP ViGAS
set_module_property AUTHOR "Felipe Sens Bonetto"
set_module_property DISPLAY_NAME Apollo_VIdeo_Processment_Unit
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Vga
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Vga.vhd VHDL PATH Vga.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock_Avalon
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master read_request read Output 1
add_interface_port avalon_master read_address address Output 32
add_interface_port avalon_master read_readdata readdata Input 32
add_interface_port avalon_master read_waitrequest waitrequest Input 1
add_interface_port avalon_master read_lock lock Output 1


# 
# connection point clk_25
# 
add_interface clk_25 clock end
set_interface_property clk_25 clockRate 0
set_interface_property clk_25 ENABLED true
set_interface_property clk_25 EXPORT_OF ""
set_interface_property clk_25 PORT_NAME_MAP ""
set_interface_property clk_25 CMSIS_SVD_VARIABLES ""
set_interface_property clk_25 SVD_ADDRESS_GROUP ""

add_interface_port clk_25 clk_25 clk Input 1


# 
# connection point VGA_clk
# 
add_interface VGA_clk clock start
set_interface_property VGA_clk associatedDirectClock ""
set_interface_property VGA_clk clockRate 0
set_interface_property VGA_clk clockRateKnown false
set_interface_property VGA_clk ENABLED true
set_interface_property VGA_clk EXPORT_OF ""
set_interface_property VGA_clk PORT_NAME_MAP ""
set_interface_property VGA_clk CMSIS_SVD_VARIABLES ""
set_interface_property VGA_clk SVD_ADDRESS_GROUP ""

add_interface_port VGA_clk VGA_CLK clk Output 1


# 
# connection point VGA
# 
add_interface VGA conduit end
set_interface_property VGA associatedClock ""
set_interface_property VGA associatedReset ""
set_interface_property VGA ENABLED true
set_interface_property VGA EXPORT_OF ""
set_interface_property VGA PORT_NAME_MAP ""
set_interface_property VGA CMSIS_SVD_VARIABLES ""
set_interface_property VGA SVD_ADDRESS_GROUP ""

add_interface_port VGA VGA_R red Output 8
add_interface_port VGA VGA_G green Output 8
add_interface_port VGA VGA_B blue Output 8
add_interface_port VGA VGA_HS hs Output 1
add_interface_port VGA VGA_VS vs Output 1
add_interface_port VGA VGA_SYNC_n sync Output 1
add_interface_port VGA VGA_BLANK_n blank Output 1
add_interface_port VGA sw sw Input 4


# 
# connection point clock_Avalon
# 
add_interface clock_Avalon clock end
set_interface_property clock_Avalon clockRate 0
set_interface_property clock_Avalon ENABLED true
set_interface_property clock_Avalon EXPORT_OF ""
set_interface_property clock_Avalon PORT_NAME_MAP ""
set_interface_property clock_Avalon CMSIS_SVD_VARIABLES ""
set_interface_property clock_Avalon SVD_ADDRESS_GROUP ""

add_interface_port clock_Avalon clk_Avalon clk Input 1

