$date
	Tue Nov 04 18:37:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module designQ1_tb $end
$var wire 2 ! q [1:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % e $end
$var reg 1 & reset $end
$var reg 1 ' x $end
$scope module Q1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 % e $end
$var wire 1 ( ja $end
$var wire 1 ) jb $end
$var wire 1 * ka $end
$var wire 1 + kb $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var wire 2 , q [1:0] $end
$scope module jk1 $end
$var wire 1 $ clk $end
$var wire 1 ( j $end
$var wire 1 * k $end
$var wire 1 & reset $end
$var reg 1 - q $end
$upscope $end
$scope module jk2 $end
$var wire 1 $ clk $end
$var wire 1 ) j $end
$var wire 1 + k $end
$var wire 1 & reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x.
x-
bx ,
0+
0*
0)
0(
0'
1&
0%
0$
0#
0"
bx !
$end
#5
0-
b0 !
b0 ,
0.
1$
#10
0$
0&
#15
1$
#20
0*
0(
0$
1'
1)
1+
1%
#25
b1 !
b1 ,
1.
1$
#30
0$
#35
b0 !
b0 ,
0.
1$
#40
1*
1(
0$
0'
1"
#45
1-
b11 !
b11 ,
1.
1$
#50
0$
#55
0.
b0 !
b0 ,
0-
1$
#60
0$
1#
1'
0"
#65
1-
b11 !
b11 ,
1.
1$
#70
0$
#75
0.
b0 !
b0 ,
0-
1$
#80
0*
0(
0$
0'
1"
#85
b1 !
b1 ,
1.
1$
#90
0$
#95
b0 !
b0 ,
0.
1$
#100
0$
0#
1'
0)
0+
0%
#105
1$
#110
0$
#115
1$
#120
0$
0"
0'
#125
1$
#130
0$
#135
1$
#140
0$
1#
