<!DOCTYPE html> <html lang="en">  <head>     <meta charset="utf-8">     <title>TPAUSE</title>     <link rel="stylesheet" href="styles.css">     <link rel="stylesheet" href="../intel.css"> </head>  <body>     <svg xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:cc="http://creativecommons.org/ns#" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:svg="http://www.w3.org/2000/svg" xmlns="http://www.w3.org/2000/svg" xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape" version="1.1" width="511.44028pt" height="645.06775pt" viewBox="0 0 511.44028 645.06775" sodipodi:docname="1415.svg" inkscape:version="0.92.5 (2060ec1f9f, 2020-04-08)"><metadata><rdf:RDF><cc:Work rdf:about=""><dc:format>image/svg+xml</dc:format><dc:type rdf:resource="http://purl.org/dc/dcmitype/StillImage" /></cc:Work></rdf:RDF></metadata><defs /><sodipodi:namedview pagecolor="#ffffff" bordercolor="#666666" borderopacity="1" objecttolerance="10" gridtolerance="10" guidetolerance="10" inkscape:pageopacity="0" inkscape:pageshadow="2" inkscape:window-width="640" inkscape:window-height="480" showgrid="false" inkscape:zoom="0.22348485" inkscape:cx="346.6404" inkscape:cy="423.93406" inkscape:window-x="0" inkscape:window-y="0" inkscape:window-maximized="0" inkscape:current-layer="svg272" /><g transform="translate(-46.019699,-68.882812)" class="c9D877B2B"><text xml:space="preserve" transform="translate(0,792)" font-size="12" class="cA49CCA52 cD0BE81C2 c209E837B"><tspan y="-714" x="46.02 52.885201 59.666401 67.165207 75.206406 81.879608 88.54081 98.298012 105.16322 108.15241 118.10162 124.81081 131.54402 134.54402 141.26523 148.76404 156.79324 163.46645">TPAUSE—Timed PAUSE</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9.96" class="cC28FA1AE cD0BE81C2 c209E837B"><tspan y="-605.34003" x="233.22 235.9082 241.60632 246.28552 250.30638 253.90892 259.66681 264.23746 268.19855 270.71744 276.32391 282.06982 284.58972 291.18924 296.82959 302.43607 305.85834 311.19589 316.9418 322.52139 325.04129 330.60794 336.30603 340.74521 346.3248 351.9512 354.47009 360.16818">Instruction Operand Encoding</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="7.98" class="c0D1DDB3D cD0BE81C2 c209E837B"><tspan y="-609.29999" x="365.82001">1</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9.96" class="cC28FA1AE cD0BE81C2 c209E837B"><tspan y="-547.32001" x="46.02 52.491013 58.085545 62.853397 67.412086 71.054459 73.561394 79.021461 82.982559 85.489494 91.08403">Description</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-531" x="46.02 51.560402 56.780403 62.932804 69.517204 75.669601 81.354004 84.237602 86.634308 92.335808 97.02121 100.56361 104.40301 110.09641 114.78181 118.3242 123.00961 125.8932 129.43561 135.12901 140.48941 143.3136 148.91699 152.75639 158.21579 162.90118 168.26158 172.94698 177.63237 183.09177 186.93117 189.75536 193.29776 198.75716 201.64075 207.00114 212.69455 216.23695 221.59735 225.43675 228.26094 233.72484 239.36694 242.25053 244.71294 253.41594 259.01935 261.41605 266.77646 275.47943 280.83984 286.48193 290.02432 295.48822 299.03061 301.32028 306.77969 312.47308 316.55548 322.15887 327.51929 333.12268 338.48309 344.17648 349.77988 355.14029 360.78149 364.38058 367.20389 372.6633 378.26669 381.80908 384.27148 393.02487 395.41977 400.09528 405.4971 411.10049 413.9238 418.60919 422.15158 427.55698 431.09937 436.45978 439.67999 442.5636 448.095 453.77939 459.1308 462.96121 468.31262 471.19623 476.59262 480.42303 485.77444 488.59866 492.13205 499.48145 504.93185 507.75607 512.4325 518.11688 522.79327 528.47766 531.36127 536.81165 542.45105 545.98444 548.43787">TPAUSE instructs the processor to enter an implementation-dependent optimized state. There are two such opti-</tspan><tspan y="-519.95972" x="46.019989 54.773392 57.17009 61.846493 67.188896 72.792297 75.495895 80.181297 83.723694 89.129097 92.671494 98.031891 102.71729 105.48119 109.02359 114.48299 117.18658 121.87199 127.56538 133.02478 138.48418 143.16957 148.52997 151.23357 154.39796 158.23737 163.69676 172.45016 176.53256 179.23616 181.69856 184.16096 189.76436 195.45776 198.81747 202.77657 210.15297 215.51337 217.97577 223.57916 229.27257 232.81497 235.51857 241.12196 246.58136 253.93976 259.30017 263.13956 267.22195 272.82535 278.18576 282.02515 285.18954 290.64896 294.48834 303.19131 308.52029 314.2038 318.8793 324.28198 326.9856 332.43509 338.02859 341.5611 344.01361 352.75711 355.20963 359.92111 365.27161 370.91101 373.61462 378.29013 381.82263 387.21814 390.75064 396.10114 399.40326 402.10687 407.50238 413.18588 418.77939 421.5433 423.99582 432.73932 438.37872 442.22083 447.56143 452.84354 458.19403 463.78754 466.55145 472.14496 477.59445 484.94296 490.29346 494.12296 498.19547 503.78897 509.13947 512.96899 516.12347 521.573 525.40253 534.14606 539.54156 545.22504 549.90051 555.25104">mized states to choose from: light-weight power/performance optimized state, and improved power/performance </tspan><tspan y="-508.97971" x="46.019989 51.472191 57.06839 60.603592 63.058792 71.804993 74.201691 78.915894 84.269096 89.908493 92.732697 97.410896 100.9461 106.3443 109.8795 115.2327 118.53481 121.35901 126.93721 132.63872 137.99191 140.81612 145.49432 150.89702 153.29372 158.69641 163.37462 166.90982 169.30652 174.76682 180.45302 183.33662 188.93283 194.28603 197.82123 205.17242 210.52562 215.87881 221.56502 224.44862 227.98383 233.67003 239.07272 241.89693 245.43213 252.78333 258.23553 261.05972 263.51492 268.19312 271.0173 276.65671 282.05762 287.27942 292.62183 296.45404 302.14023 307.49344 313.07968 315.90479 321.50098 326.81818 329.64328 333.17847 338.86465 344.21786 347.10236 352.45557 357.77277 363.36896 365.82416 368.27936 372.95755 375.35516 378.89575 381.78024 384.23544 389.92163 395.56192 401.26431 404.7995 407.6246 411.45682 416.81003 422.45032 424.84793 429.52612 433.06131 438.46494 442.30795 445.13306 450.72925 453.18445 456.71964 460.79483 466.50803 470.58322 473.46771 478.1459 483.59811 489.2843 493.11652 497.79471 503.14792 505.97302 511.42523 517.06555 522.41876 526.08179 531.47998 537.1662 542.76239">optimized state. The selection between the two is governed by the explicit input register bit[0] source operand.</tspan><tspan y="-492.95972" x="46.019989 51.543289 56.76329 62.89859 69.465889 75.649788 81.286484 84.170082 86.56678 91.307076 94.131271 99.519569 104.62167 110.08556 112.48226 114.92756 120.31586 125.90216 128.34746 133.69077 136.57436 143.91565 149.59195 154.93524 160.61154 163.49513 169.75644 175.21584 181.78314 185.55144 192.27625 195.57834 201.28163 204.58372 210.28702 214.35233 220.01962 226.28093 232.42523 235.68053 244.38261 250.50621 254.27451 259.85269 265.259 271.47531 278.42963 282.49493 288.08124 290.52655 294.05185 296.87607 302.63876 306.71756 309.54001 311.99432 316.67163 319.49585 324.89856 330.54065 336.22595 344.97125 350.32355 354.04596 359.44327 362.97757 368.32986 373.92517 376.80878 382.20609 386.88339 389.70761 395.41992 398.72205 401.54626 407.12445 412.28415 418.42844 425.00473 431.14902 436.82532 439.64954 448.39484 453.79214 459.10846 461.93268 467.52798 472.93069 475.75491 481.10721 486.32901 491.73172 496.41171 502.09702 505.63132 511.03403 516.61316 519.49677 524.89404 528.42834 531.25256 536.64984 542.23163 547.54791">TPAUSE is available when CPUID.7.0:ECX.WAITPKG[bit 5] is enumerated as 1. TPAUSE may be executed at any </tspan><tspan y="-481.97971" x="46.019989 51.615288 55.446587 57.900887 63.217186 65.671486 68.125786 73.478088 79.073387 84.42569 87.249893 89.704193 95.056496 100.3728 105.7251 108.1794 111.4437 114.3273 119.8596 125.54491 127.99921 132.67651 135.5007 137.955 143.6403 148.31761 151.85191 155.68321 161.36852 166.04582 169.58012 172.03442 177.48572 183.17102 185.27522 189.95253 192.83612 198.28741 203.88272 209.23502 212.89711 218.36101 221.90071 224.29741 229.75771 235.44301 238.2672 240.7215 245.3988 248.28239 251.8167 257.45969 262.81018 265.6344 270.30991 275.70541 284.44891 289.79941 292.68301 295.13553 300.81903 303.70264 309.38614 314.83563 320.51913 324.59164 330.35434 336.05676 340.12927 345.72278 348.17529 351.70779 354.5914 363.3349 368.78439 374.3779 379.72839 384.4039 387.22812 392.62363 398.30713 403.90063 406.78424 409.23676 414.92026 417.74448 423.45499 429.21768 433.29019 438.8837 441.33621 444.86871 447.69293 456.43643 461.88593 467.47943 472.82993">privilege level. This instruction’s operation is the same in non-64-bit modes and in 64-bit mode.</tspan><tspan y="-465.95972" x="46.019989 52.599892 58.288792 60.746693 63.204594 68.426392 73.782295 76.305893 81.525894 87.649498 94.229401 100.3773 106.05721 109.3251 111.8487 115.3866 121.07551 126.43141 129.0153 134.55121 139.77121 145.83452 152.43512 158.58302 164.26292 166.78651 169.24442 174.93332 179.61423 183.15213 186.98703 192.67593 197.35684 200.89474 203.29144 208.75174 214.44064 216.96423 224.31813 226.77603 229.17273 231.62883 234.15242 239.84132 245.29622 248.83412 251.35771 256.0386 261.43951 267.12842 271.80933 277.16522 279.74915 285.15005 290.79214 293.37607 298.77698 304.37589 309.83078 313.66568 317.20358 319.7272 327.08112 332.72321 338.12592 343.76801 346.35193 351.99402 356.73431 362.09021 367.68912 370.21274 372.67062 378.35953 383.04044 385.49832 391.09723 396.45312 398.97675 404.37766 406.96158 410.49948 414.16159 419.5625 425.2514 429.93231 435.33322 440.01413 443.55203 446.00992 451.46481 457.1069 462.5105 464.96838 467.492 471.3269 476.72961 482.32852 484.78641 490.2413 495.88339 499.15131 501.67493 507.27383 512.67657 517.35748 522.03839 525.87329 528.2691 533.90851 539.2644 544.86328 547.4472 549.84387 555.54535">Unlike PAUSE, the TPAUSE instruction will not cause an abort when used inside a transactional region, described in </tspan><tspan y="-454.97971" x="46.019989 49.562389 55.255791 60.616192 63.440395 68.125793 73.819191 79.224594 84.827995 88.370392 93.730789 97.57019 100.39439 106.67278 112.36618 117.77158 123.37498 126.91738 132.27779 136.11719 139.00079 144.72119 150.44159 153.71399 156.53819 160.66559 166.08899 169.92839 175.38779 180.99118 184.65327 190.05867 198.81207 207.51508 209.97118 215.66458 221.26797 224.15158 231.46858 233.92468 237.46709 243.16049 245.9847 249.7701 255.4635 259.00589 264.3663 266.8287 275.8251 278.64929 283.32748 286.98956 292.39496 298.08835 302.77374 308.17914 312.86453 316.40692 318.86932 324.32874 330.02213 335.42752 337.88992 340.71411 346.71802 352.05951 357.7529 362.43829 368.13168 371.97107 377.37198 383.07346 385.53586 390.25726 395.66266 399.20505 401.60175 407.06204 412.75543 415.63901 421.2757 426.61719 430.15958 435.51999 441.21338 445.89877 448.36118 453.82059 459.51398 464.19937 466.54117 470.68118 473.50537 478.96478 482.12918 484.95337 488.49576 494.18915 499.54956">the chapter Chapter 16, “Programming with Intel® Transactional Synchronization Extensions,” of the </tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" font-style="italic" class="cAFCCD1DD c9256B18F c0F4078D5"><tspan y="-454.97971" x="502.32001 506.09821 511.78439 515.31958 520.67279 523.12799 532.11719 534.94141 540.6546 546.4173">Intel® 64 </tspan><tspan y="-443.99969" x="46.019989 51.425388 57.11879 62.722191 65.546387 69.331787 75.475189 79.557587 85.277985 90.998383 93.881981 100.02538 103.86478 108.55019 114.24358 116.70599 120.24838 125.60878 130.29417 133.83658 139.52998 143.36938 148.72978 153.41518 156.29878 162.45119 167.91058 171.07498 174.61739 181.97578 187.38118 191.22058 196.58098 199.40518 206.29558 211.65598 216.97137 222.33177 224.79417 230.25357 235.85696 241.21736 245.05676 247.47417 252.15956 254.98376 262.56717 267.97256 273.66595 279.30804 284.71344 287.17584 290.44824 293.27243 299.41583 304.87524 307.33765 313.03104 321.72952 327.13223 329.95642">and IA-32 Architectures Software Developer’s Manual, Volume 1</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-443.99969" x="335.57971">.</tspan><tspan y="-428.99939" x="46.019989 51.555889 57.244789 62.600689 65.484291 67.880989 73.582497 79.181396 84.823502 88.361404 91.245003 95.079903 100.43581 106.03471 108.49261 113.17351 116.71141 122.06731 125.90221 128.78581 133.46671 138.9216 144.6105 148.14841 153.5493 155.946 161.6349 166.3158 169.19939 171.65729 177.29939 180.45929 185.91418 189.74908 198.49799 203.89888 207.43678 209.89468 215.29558 220.98448 223.86807 228.54898 234.23788 238.91879 244.5609 247.44449 252.84538 257.52628 260.35049 263.8884 269.5773 274.98001 277.80423 283.40314 287.23804 292.64075 295.76465 301.16736 305.00946 308.79126 314.19397 319.79288 322.67648 328.07739 333.7168 337.2547 339.71259 348.46149 350.91937 355.63626 360.99216 366.59106 369.47467 374.15558 377.69348 383.09439 386.63229 391.98819 394.8718 398.4097 404.0986 409.4545 412.27872 417.87762 421.71252 427.11343 431.85373 437.20963 441.89053 446.57144 452.02634 455.86124 458.68546 463.36636 469.05527 474.51016 480.19907 482.65695 488.25586 491.08008 496.48279 502.12488 505.72488 511.06729 514.90222 517.72644 523.12732 527.80823">The input register contains information such as the preferred optimized state the processor should enter as </tspan><tspan y="-417.95908" x="46.019989 51.626091 56.989189 61.677288 66.365387 70.207489 72.672592 78.278694 83.641792 89.247894 92.131493 94.528198 100.2297 103.1133 106.65839 112.30049 117.66359 120.48779 123.65488 129.11699 131.58209 133.97879 139.44089 146.80199 149.26709 154.90919 160.51529 163.33949 166.8846 172.29269 177.89879 180.36389 185.72699 189.00209 191.82629 197.99939 200.46449 204.0096 208.69769 211.5813 216.98219 220.5219 226.218 231.5811 235.4232 238.24741 241.79251 247.48862 252.89671 258.5928 261.41702 267.02313 269.48822 273.03333 275.8197 281.53922 284.36343 289.76794 293.60645 298.96594 301.79016 305.62866 310.98816 315.67267 321.03217 324.87067 330.09244 335.45193 341.05444 343.87866 349.28317 354.97568 360.57819 363.46179 370.81931 373.28079 375.74228 378.13898 381.02258 384.86108 390.22058 394.90509 400.5976 403.05908 406.60059 409.4248 411.88629 417.5788 420.40302 427.76053 434.73102 440.1535 443.03711 445.43381 448.61801 451.50162 457.14371 462.604 468.29651 472.19531 476.8717 482.21411 486.05261 491.45352">described in the following table. Bits other than bit 0 are reserved and will result in #GP if non-zero.</tspan><tspan y="-291.95908" x="46.020004 51.558605 57.250206 62.608807 65.433014 67.829712 73.531212 78.214813 81.755417 85.593018 91.284615 95.968216 99.50882 101.96942 107.42702 113.11862 115.88252 121.24112 126.46292 131.82152 136.50511 142.19672 145.73732 148.19792 153.65552 159.34712 162.11102 169.36772 174.77132 179.99312 185.39581 190.07941 192.84331 198.53491 204.13651 206.96071 214.27771 219.97922 225.33781 231.02942 233.85362 237.39423 243.03633 248.39493 251.15883 254.69943 257.16003 265.91162 271.27023 275.35083 280.03442 283.57501 288.97861 297.73019 303.33179 306.05969 310.7388 316.19189 321.879 327.5661 331.1022 336.4563 340.2894 343.11362 346.94672 352.30081 357.69992 362.37903 368.06613 373.42023 378.09933 380.92355 386.37665 390.20975 392.97366 398.32776 403.64587 408.32498 413.67908 419.03317 424.63028 429.30939 432.13361 435.66971 441.35681 446.71091 449.47482 451.93091 460.67801 466.27512 468.7312 471.18729 475.86639 478.32248 481.85858 484.6225 490.3006 497.14511 503.3002 507.37631 513.05438 519.2005 525.35559 528.11945 533.83356 539.59625 543.67236 549.26947 551.72559 555.26166">The instruction execution wakes up when the time-stamp counter reaches or exceeds the implicit EDX:EAX 64-bit </tspan><tspan y="-280.97906" x="46.019989 48.46439 54.13979 59.725189 65.400589 69.000587 71.824791 76.986298 82.389893 84.786591 90.488091 95.890793">input value.</tspan><tspan y="-264.95908" x="46.019989 51.43169 55.259392 57.710091 63.157791 66.985489 69.809692 73.340393 78.788094 81.6717 87.020401 92.242203 97.590904 102.2646 107.9463 111.47701 113.9277 119.60941 125.2488 128.073 131.6037 137.2854 142.63409 145.51768 151.04639 156.26639 162.40709 168.9798 175.1637 180.8004 183.68399 186.13469 191.81639 196.4901 200.0208 203.8485 209.52029 214.20389 217.74449 220.20509 225.66269 231.35429 234.62489 237.5085 242.91209 248.6037 251.4279 256.8855 262.48709 267.8898 271.55188 276.95547 280.49606 282.95667 288.59875 294.20035 297.02454 301.70813 307.03073 311.71432 315.25491 320.61353 329.36511 332.1893 340.94089 346.28418 351.60678 354.43097 359.11456 364.71616 370.07477 374.75836 377.21896 380.38156 385.70416 388.58774 392.12833 397.81992 403.17853 406.00272 414.7543 420.1579 425.4805 427.9411 436.69269 442.38428 451.13586 453.96005 459.56165 464.92026 467.38086 472.66476 477.98737 480.87094 483.26675 486.80646 489.69003 495.09363 497.55423 499.95004 505.41034 512.76697 517.45056 520.27478 523.81537 529.50696 534.86554">Prior to executing the TPAUSE instruction, an operating system may specify the maximum delay it allows the </tspan><tspan y="-253.97908" x="46.019989 51.62159 55.45919 60.91679 65.600388 70.958984 75.642586 80.326187 85.783791 89.621391 92.50589 96.046494 101.5041 104.32919 109.01279 114.70439 119.38799 124.98959 130.39319 136.03619 141.63779 144.46288 146.92348 150.46408 155.14767 158.03217 163.43396 169.07425 174.43285 178.09584 183.49944 187.04004 189.50064 194.95824 200.64984 203.92044 206.80493 210.58853 214.12914 216.95422 221.63782 227.04141 232.73302 235.61751 241.21912 246.67671 249.5018 254.18539 259.64301 262.5275 268.12909 273.45169 276.27679 283.63339 287.47098 289.86859 293.40918 295.86978 301.56137 307.16296 310.04745 315.50687 321.63138 327.69019 331.7699 337.37149 343.06308 348.46667 354.10965 357.65024 363.05383 365.93832 371.10074 376.50522 378.90283 384.60522 389.96384 392.84833 396.38892 401.84653 404.67163 408.21222 413.90381 419.26242 422.14691 425.30951 430.76712 433.16473 435.62173 441.07935 448.43594 450.83356 456.53595 462.13754 465.02203 470.74063 476.45923 480.53983 486.14142 488.53903 492.13992 494.96503 502.54663 508.69724 514.94684">processor to suspend its operation. It can do so by writing TSC-quanta value to the following 32-bit MSR </tspan><tspan y="-242.99908" x="46.019989 50.08889 53.86079 59.999691 65.76239 71.469292 77.176193 83.747093 91.316994 100.0191 106.158 109.9299 115.4568 121.21951 127.48441 134.55031 141.26521 146.79211 153.08942 160.10852 165.15211 167.9763 173.36821 176.89711 179.7807 187.3506 193.5345 199.7724 202.59659 205.04549 210.72539 216.31529 221.66219 227.00368 229.82787 235.49876 241.20566 247.98175 252.06055">(IA32_UMWAIT_CONTROL at MSR index E1H):</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="13.98" class="c226444D3 c9DBAE658"><tspan y="-228" x="46.02">•</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-228" x="63 66.777298 72.961197 78.6735 84.385803 90.098106 96.674408 104.24971 112.95181 119.09611 122.87341 128.4516 134.15399 140.42429 147.49559 154.2753 159.7932 166.0365 173.1078 178.1091 182.1834 187.94609 193.64848 197.72278 203.43507 207.50937 209.79356 218.78186 221.06606 227.99336 233.39606 236.93036 242.28265 246.11395 254.85925 257.25598 262.95749 268.30978 272.98709 275.2713 278.8056 284.49091 289.8432 292.06711 300.81241 306.20972 311.52603 313.98035 322.72565 328.41095 337.15625 339.38016 342.91446 345.36877 354.11407 359.46637 361.75058 364.14639 369.8479 372.13211 377.59061 383.77451 389.77209 393.85089 399.4903 405.1918 410.58911 416.27441 419.80872 425.27261 427.49652 431.03082 436.71613 442.11343 445.64774 447.87164 451.40594 457.09125 462.44354 464.72775 470.32306 474.15436 479.60565 484.28296 489.63525 494.31256 498.98987 504.44116 508.27246 510.55667 515.23395 520.63123 526.31653 528.54047 532.37177 537.72406 542.40137 544.85565 550.49506 555.83746">IA32_UMWAIT_CONTROL[31:2] — Determines the maximum time in TSC-quanta that the processor can reside </tspan><tspan y="-216.9597" x="63 65.447098 71.125198 73.949394 79.294495 81.741592 85.268692 90.946793 96.291893 100.11599 102.99959 109.26269 115.02539 118.28249 123.98759 126.87119 132.31529 136.13939 138.96358 145.26178 150.96417 154.22127 159.98396 163.24106 166.12465 172.26175 175.14534 179.76144 185.16414 188.98824 194.43234 197.25653 202.41803 207.83969 210.23639 215.9379 221.29649 224.12068 226.58128 232.27289 237.87448 240.33508 245.01868 250.42227 253.96288 259.32147 264.00507 266.88867 272.53076 277.99106 280.87466 289.57764 295.04153 300.32364 302.77975 311.53134 317.22293 325.9259 328.80951 332.3501 334.7468 343.49838 348.85699 352.12759 355.0112 360.5498 366.24139 371.60001 374.42422 383.17581 388.57941 393.90201 396.36261 405.06558 410.76706 419.51865 422.34286 425.88345 428.34406 437.09564 442.45425 445.33786 450.43997 455.84357 458.30417 463.99576 469.35437 472.23798 474.63467 479.31467 482.19827 487.60187 490.42609 496.14468 501.86328 505.94388 511.54547 514.00604 517.54663 520.37085 525.53235 530.93597 533.39655 539.08813 544.44672">in either C0.1 or C0.2. A zero value indicates no maximum time. The maximum time value is a 32-bit value </tspan><tspan y="-205.97971" x="63 70.365601 76.007698 81.375298 85.221901 90.5895 93.413704 96.963303 102.6639 108.0315 110.85571 116.5563 122.16691 127.77751 133.14511 136.99171 139.81592 145.54352 151.27112 154.09532 159.70592 162.10262 165.65222 170.34482 173.22842 177.92102 183.38762 192.14822 197.51582 200.34003 203.51163 207.35823 212.82483 221.58543 224.40964 227.95924 233.65985 236.12946 240.72031 243.54451 246.70531 249.16411 254.5209 256.97971 262.5795 265.40369 270.80548 276.49527 282.09506 284.91925 288.45804 294.14783 299.50464 302.38821 304.78491 310.24521 317.60001 322.95682 326.7926 329.67618 333.21497 340.56976 346.02557 348.84976 354.44955 356.90836 360.44714 365.12894 367.95312 373.35492 377.1907 382.54752 385.43109 390.1489 395.50571 399.34149 404.6821">where the upper 30 bits come from this field and the lower two bits are zero.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="13.98" class="c226444D3 c9DBAE658"><tspan y="-190.98" x="46.02">•</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-190.98" x="63 66.772797 72.956696 78.664497 84.372299 90.080101 96.651901 104.2227 112.9248 119.0646 122.83739 128.41559 134.11798 140.38377 147.45058 154.23029 159.74818 165.98698 173.05379 178.05058 182.12038 187.88307 191.96187 194.78606 203.76985 206.59404 212.65105 217.99344 222.66624 228.01404 231.84084 237.15263 242.50043 248.09123">IA32_UMWAIT_CONTROL[1] — Reserved.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="13.98" class="c226444D3 c9DBAE658"><tspan y="-175.98" x="46.02">•</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-175.98" x="63 66.775497 72.959396 78.669899 84.380402 90.090904 96.665405 104.23891 112.941 119.0835 122.859 128.43719 134.13959 140.40808 147.47758 154.25729 159.77519 166.01669 173.0862 178.08569 182.15819 187.92088 191.99968 194.82387 203.81036 206.63455 212.90305 218.61354 221.91563 227.61803 230.44221 232.89471 237.57022 240.45381 246.13731 251.58681 255.11931 258.0029 263.39841 265.85092 268.24765 273.70795 281.05646 286.40695 292.00046 294.88406 300.47757 305.79208 308.6163 312.1488 317.83231 323.1828 326.06641 333.13589 339.19919 342.50131 345.32553 351.02881 356.49271 358.88943 364.59094 369.94144 372.82504 378.27454 381.42905 384.31265 388.43015 394.14066 398.25815 401.08237 409.82587 415.17636 420.57187 426.25537 430.93088 433.81448 439.20999 441.60672 444.05923 446.94284 453.21133 458.92184 462.22397 467.92639 470.81 474.6395 479.98999 485.5835 491.267 496.61749 501.293 504.8255 509.50101 512.38464 516.21417 521.5647 526.7865 532.18921 536.01874 539.55121 542.37543 545.9079 551.35742">IA32_UMWAIT_CONTROL[0] — C0.2 is not allowed by the OS. Value of “1” means all C0.2 requests revert to </tspan><tspan y="-165" x="63 69.279297 75.000595 78.242393 84.005089">C0.1.</tspan><tspan y="-149.99969" x="46.019699 49.806 52.971298 55.256397 58.799698 64.442696 69.803993 72.089088 77.69339 81.533691 86.993988 91.68029 97.041588 101.72789 106.41419 111.8745 115.7148 117.99989 121.54319 127.23749 132.64378 136.18709 138.47218 143.83348 149.05618 154.41748 159.10378 164.74678 168.28738 173.64868 179.25298 181.53807 186.94437 189.22946 194.77077 199.99167 206.14497 212.73027 218.88358 224.56888 226.85397 229.25157 234.95398 239.64027 243.18358 247.02388 252.71819 257.40448 260.94778 263.41107 268.87137 274.56567 276.8508 284.1084 289.51291 294.7356 300.07889 304.7652 307.05032 312.65463 318.29764 323.65894 325.94406 329.48737 334.94766 337.23279 340.77609 346.4191 351.7804 354.06552 359.42682 364.75211 370.35641 372.8197 376.4827 381.88721 385.43051 387.8938 393.3541 399.0484 401.33353 406.73532 409.92044 412.20557 415.74887 421.44318 426.80447 429.0896 434.5499 440.15421 445.5155 449.1785 454.58481 458.12811 460.5914 466.28571 471.89001 474.17514 478.86145 484.18674 488.87305 492.41635 497.77765 506.53195 508.81708 512.36035 514.82367 523.52753 528.93115 533.01447 535.41211 537.87543 546.6297 549.09302 552.63629 555.90961">If the processor that executed a TPAUSE instruction wakes due to the expiration of the operating system time-limit, </tspan><tspan y="-138.9594" x="46.019699 49.556698 55.244698 60.599697 63.423897 65.880898 71.568901 76.248901 79.785904 83.619904 89.307907 93.987907 97.52491 99.981911 105.43591 111.07802 115.75802 118.64162 123.32162 128.67662 132.21362 136.89362 139.77722 146.02322 151.18922 156.19322 162.34023 169.30623 175.36954 178.63654 184.90953 189.83253 193.91133 196.73553 202.18953 205.72653 211.41454 216.76953 220.60353 227.95653 230.35323 235.09354 240.44853 243.71553 246.59914 250.13614 255.82414 261.22415 264.76114 267.58533 270.74432 273.20132 278.60132 284.19931 287.0235 289.4805 294.16049 297.04407 301.72406 304.12076 309.52347 314.92706 318.76108 324.11609 329.71408">the instructions sets RFLAGS.CF; otherwise, that flag is cleared.</tspan><tspan y="-123.9591" x="46.019699 51.554699 57.242699 62.597698 65.002495 68.161499 73.615501 76.072502 78.4701 83.924103 91.2771 93.7341 99.422104 105.0624 107.4672 112.8672 118.4652 124.1055 126.5031 130.0401 132.4971 137.9511 143.6391 149.03909 151.49609 153.90089 159.25589 164.47859 169.88219 175.58459 179.1216 183.80161 186.20641 190.88641 196.28641 201.97441 206.65442 212.00941 214.41422 217.95122 223.63922 228.99422 231.39902 237.03932 240.88232 246.33632 251.01633 256.37134 261.05133 265.73132 271.18533 275.01935 277.42413 280.96112 286.41513 288.81992 294.17493 299.45972 301.91492 305.4501 307.854 311.38919 317.07538 322.42859 324.83249 327.28769 336.03387 341.63007 344.08527 349.43848 358.18469 363.5379 369.22409 372.75928 378.15747 381.69266 384.14786 389.60007 395.28625 399.36145 404.95764 410.31085 415.90704 421.30975 427.01123 432.60742 437.96063 443.64682 447.18201 449.58591 455.03812 460.63431 464.16949 466.62469 475.37091 477.82611 482.4422 487.84491 493.4411 495.845 500.52319 504.05838 509.45657 512.99176 518.39447 522.47327 524.8772 530.27539 532.67932 537.35754 540.89276 546.34497 550.17719 555.5304">The following additional events cause the processor to exit the implementation-dependent optimized state: a store </tspan><tspan y="-112.9791" x="46.019714 49.564816 55.026917 57.851116 61.396217 67.092316 72.455414 75.339012 79.181114 84.544212 89.952316 95.558418 99.643517 104.33162 109.69472 113.23981 116.06401 119.72611 125.12971 130.82582 136.43192 141.79501 144.61922 151.98032 154.44542 157.99052 163.63263 166.09773 171.79384 174.61804 178.16315 183.85925 189.22235 192.04655 195.59166 199.25377 204.66187 210.35797 215.04607 220.45416 225.14226 228.68736 231.15247 236.61456 242.31067 247.71877 250.18387 253.00807 256.85016 262.21326 267.81937 270.21606 275.67816 281.37427 284.64935 287.47357 292.88168 298.49942 301.32361 308.0484 315.6282 319.41 322.23419 327.69 331.52579 334.40936 340.55817 348.13797 351.91977 355.18857 358.01276 363.41455 366.29813 371.89792 377.25473 382.85452 388.54431 394.1441 396.96829 402.371 407.5928 412.2746 417.63141 423.2312 426.76999 429.22879 434.6846 440.37439 443.64319 446.46738 451.86917 454.69336 463.44315 468.84494 473.52673 479.21652 481.67532 487.36511 492.72192 495.54611 500.22791 505.91769 511.3204 516.00043 521.32123 524.20483 529.56165 534.78345 539.46527 544.82208 550.42188">to the read-set range within the transactional region, an NMI or SMI, a debug exception, a machine check excep-</tspan><tspan y="-101.99909" x="46.019714 49.558514 52.017315 57.418213 63.119713 66.388512 69.212708 72.751511 78.441315 83.798111 86.681709 92.848511 96.63031 103.35511 107.13691 112.67371 120.0285 122.8527 127.5345 129.9933 135.59311 141.28291 146.68471 149.14351 152.41231 155.29591 158.83472 164.52452 169.88132 172.70552 176.48732 183.21213 186.99393 192.53073 199.88553 202.76913 207.45093 209.90973 215.50952 221.19933 226.60112 228.99782 232.26662 235.09082 240.49261 246.18242 251.78223 254.60643 258.14523 263.83502 269.19183 272.07541 278.32321 284.004 290.1528 295.83359 301.37039 308.72519 311.60876 316.29056 318.74936 324.34915 330.03894 335.44073 337.89954">tion, the BINIT# signal, the INIT# signal, and the RESET# signal.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cD0BE81C2"><tspan y="-700.97876" x="49.860016 55.839615 60.901215 64.860313 69.899414 74.961014 80.004616 82.284317">Opcode /</tspan><tspan y="-691.01843" x="49.860016 52.258514 57.420013 61.619415 65.220314 68.491814 73.653313 77.752815 81.339317 83.584816 88.620316">Instruction</tspan><tspan y="-700.97876" x="207.83972 213.78873 218.88904 222.30003">Op/ </tspan><tspan y="-691.01843" x="207.83972 212.81853">En</tspan><tspan y="-700.97876" x="232.56003 238.13823 243.65613 247.08243 252.60573 258.12903 260.40875 265.45505 267.69336 271.27267">64/32 bit </tspan><tspan y="-691.01843" x="232.56003 239.50443 244.55882 249.59883 254.63792">Mode </tspan><tspan y="-680.99872" x="232.56003 237.57753 242.74803 247.81053 252.87303 257.91754 261.19803">Support</tspan><tspan y="-700.9787" x="280.44003 285.36304 290.83502 296.89563 299.29504 305.10904">CPUID </tspan><tspan y="-691.01837" x="280.44003 285.05884 290.09793 294.89584 298.49677 303.65466 306.71646 311.75555">Feature </tspan><tspan y="-680.99866" x="280.44003 285.41162 287.64722 292.4118">Flag</tspan><tspan y="-700.97864" x="326.99973 332.83353 337.87534 342.17014 346.27594 349.55374 351.80554 356.66556 360.26645 362.51825 367.56006">Description</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cAF7646FE"><tspan y="-665.99835" x="49.860016 55.125916 60.345917 62.565315 67.831215 72.557114 74.776512 80.384415 85.110313 87.329712 90.462608">66 0F AE /6</tspan><tspan y="-652.01868" x="49.860016 55.048515 59.730316 65.18972 70.830917 75.614418 80.295319 82.514717 85.786217 91.006218 96.275719 98.107216 100.32661 105.36211 110.08261 114.70232 119.50022 124.53572 126.36722 128.58661 133.62212 138.34262 142.82011 147.55771">TPAUSE r32, &lt;edx&gt;, &lt;eax&gt;</tspan><tspan y="-665.99835" x="207.83972 232.55913 238.26064 241.40613 280.46704 287.42676 293.00677 295.11728 300.27609 305.41058 310.15088 327.01147 332.52936 334.49585 337.55765 342.28714 346.20663 349.59512 353.62262 355.84204 359.23053 363.97263 368.70212 370.92154 375.54126 378.66336 383.34427 387.24396 391.97345 396.00095 400.02844 404.70935 407.98984 410.20926 413.44925 418.19043 420.40985 425.09073 429.71313 433.10162 437.83112 441.07291 443.29233 447.77884 452.52094 454.74036 456.70685 463.60715 468.28265 470.22217 474.95166 481.85196 486.58145 491.20386 494.59235 498.85205 502.24054 504.16202 508.90051 513.64258">AV/VWAITPKGDirects the processor to enter an implementation-</tspan><tspan y="-655.01837" x="326.99973 331.65903 336.37231 341.03162 345.7449 350.52121 355.18051 359.8938 364.5162 367.88852 370.10794 374.83023 379.26993 382.64224 384.59253 391.53784 393.48813 397.50934 402.19022 406.84952 409.06894 412.97043 416.33014 420.64923 424.00894 428.72223 430.94165 435.71796 440.34036 443.71268 445.66296 447.58627 449.80569 453.17801 457.95432 462.6676 464.88702 470.06833 474.84464 479.56693 481.78635 484.90845 489.58932 494.05963 497.96292 502.73923 507.45251 511.46381 513.68317 517.05548 521.83179 526.5451 528.76447 533.20325 537.70233 539.62561 544.40192 549.11523">dependent optimized state until the TSC reaches the value </tspan><tspan y="-643.97809" x="326.99973 328.98154 333.72363 335.94302 340.65271 345.93033 351.57602 353.37781 358.08749 363.7269 369.37259">in EDX:EAX.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cD0BE81C2"><tspan y="-590.9978" x="57.899719 63.866718 68.915718 72.344719 77.382919 113.92112 118.83872 123.99572 129.04472 131.30373 185.96344 191.93044 196.97943 202.01044 205.13254 209.92053 215.07753 220.12653 222.34682 284.98502 290.98444 296.03345 301.06445 304.12625 308.92413 314.08115 319.13016 321.40985 384.10745 390.04657 395.09558 400.12659 403.18839 407.98627 413.14328 418.19229 420.47198 485.09018 491.0293 496.07831 501.10931 504.17111 508.96899 514.12598 519.17499 521.45471">Op/EnTupleOperand 1Operand 2Operand 3Operand 4</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cAF7646FE"><tspan y="-574.97778" x="67.43972 119.45972 125.28091 180.12062 186.66092 191.40211 196.08121 201.4812 208.0215 209.8233 213.06509 216.18361 223.14421 225.36362 227.94302 231.18481 300.24362 306.06482 399.3642 405.24481 500.34421 506.22479">ANAModRM:r/m (r)NANANA</tspan></text><clipPath><path transform="matrix(1,0,0,-1,0,792)" d="M 46.02,97.26 H 557.94 V 85.86 H 46.02 Z" inkscape:connector-curvature="0" class="cC2A381AD" /></clipPath><g clip-path="url(#cp377)"><clipPath><path transform="matrix(1,0,0,-1,0,792)" d="M 0,792.03 H 612 V 0.0300293 H 0 Z" inkscape:connector-curvature="0" /></clipPath><g clip-path="url(#cp378)"><path transform="matrix(1,0,0,-1,46.02,697.02)" d="M 0,0 V 0.48" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.02,94.98 h 144.24001 v 0.480018 H 46.02 Z" inkscape:connector-curvature="0" /></g></g><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-79.860001" x="46.02 51.729599 60.431702 65.961304 71.643906 76.993507 80.177711 87.750313 93.198914 98.791512 101.97572 105.12932 107.58092 112.93052 115.38212 120.97472 124.15892 129.60751 132.76111 135.9453 139.4769 145.1595 150.50909 153.69328 161.26588 166.71448 172.30708 178.60439 182.67598 190.24858 193.43277 199.02538 204.33897 207.87057 213.27327 216.39716 225.13976 230.82236 235.49696 239.02856 242.21275 247.89536 253.17924 258.49286 263.84247 267.02667 272.12878 277.53238 279.98398 285.66656 291.01617 294.20038 299.90997 305.61957 311.77917">1.The Mod field of the ModR/M byte must have value 11B.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9.96" class="cC28FA1AE cD0BE81C2 c209E837B"><tspan y="-391.32001" x="189.72 194.87729 200.15511 205.76657 208.29044 213.88197 216.40184 222.54118 225.63277 231.77211 237.91145 240.32576 242.84563 245.30574 251.02676 256.60834 262.90704 269.56827 275.12994 280.68164 283.14175 285.81503 291.54602 297.15747 302.88846 306.87643 309.3963 315.57449 321.15408 326.76553 329.26947 333.94867 337.96951 343.56107 347.20044 349.72031 356.02896 358.5329 362.52087 364.98099 371.44901 376.90808 380.80643 383.31036 389.04135 391.54529 395.53326 398.0372 403.62875 409.35974">Table 4-25.  TPAUSE Input Register Bit Definitions</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cD0BE81C2"><tspan y="-375.95999" x="50.759998 56.436298 58.674599 62.253899 64.533592 69.934494 74.732399 76.988701 82.142998 118.4427 123.1812 126.7605 131.54579 135.12509 140.1534 142.43309 148.63139 153.41669 160.87498 190.09439 197.595 202.3929 206.892 211.93111 217.0854 222.1317 224.35199 229.49728 231.73558 239.19388 273.63327 279.03418 283.95358 291.09329 296.13239 299.3967 301.67642 306.67773 311.46304 316.35635 318.59467 323.74896 328.79526 363.77466 369.77405 373.35336 378.50766 383.53595 386.80026 389.07999 394.75629 399.78458 404.93887 409.79797 413.29626 415.53458 419.11389">Bit ValueState NameWakeup TimePower SavingsOther Benefits</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cAF7646FE"><tspan y="-360.00031" x="50.759998 55.395897 57.377697 60.726597 63.463497 68.7024 71.439301 73.658699 78.820198 81.039597 118.4202 123.16139 128.4003 130.1409 190.0809 194.8833 196.7832 201.34441 208.18442 212.92471 273.64682 278.0856 282.58469 285.64648 290.28238 295.02271 363.78452 365.8851 372.8457 377.52481 380.58661 385.14783 389.64691 394.32782 398.34995 400.38934 405.02524 409.76556 413.00647 416.18527 420.92648 424.16827 431.12888 435.56857 440.37097 444.27069 448.9606 451 455.56122 458.92001 460.95941 464.30832 469.06122 473.80154 475.84094 480.34186 483.70157 488.45447 493.19479 496.4357 498.4751 503.2775 509.81778 514.97571 517.01514 520.36401 525.16644 528.22827 532.96857 537.41547 542.0946 544.66052 548.68262 551.24854">bit[0] = 0C0.2SlowerLargerImproves performance of the other SMT thread(s) </tspan><tspan y="-348.95999" x="363.78 368.51309 373.3002 375.51962 378.90271 383.64481 388.3689 390.58832 394.61041 399.05011 406.0062 410.68707 412.90649 416.56589 421.30707 424.36887 429.04974">on the same core.</tspan><tspan y="-333.00031" x="50.76001 55.395908 57.377708 60.726608 63.463509 68.702408 71.439308 73.658707 78.820206 81.039604 118.4202 123.1614 128.4003 130.1409 190.0809 194.8221 199.269 203.1705 206.59052 211.27141 273.67291 278.41501 285.37561 289.81531 291.71521 293.69611 298.38602 363.78812 369.66873">bit[0] = 1C0.1FasterSmallerNA</tspan><tspan y="-316.98032" x="50.76001 55.404011 57.385811 60.742813 64.738815 67.483818 72.73082 77.977821 79.714821 84.961823 118.38062 124.21262 190.03232 195.86432 273.62433 279.45633 363.75571 369.0351 373.77539 377.77139 382.46939 385.71838 390.2175 394.95779">bits[31:1]NANANAReserved</tspan></text><path transform="matrix(1,0,0,-1,0,792)" d="m 46.62,638.22 h 0.47998 v 71.52 H 46.62 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 204.6,637.74 h 0.48002 v 72.48 H 204.6 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 229.32,637.74 h 0.48002 v 72.48 H 229.32 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 277.2,637.74 h 0.48 v 72.48 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 323.76,637.74 h 0.48 v 72.48 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 556.86,638.22 h 0.47999 v 71.52 H 556.86 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.62,709.74 h 182.64 v 0.48 H 46.62 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 229.8,709.74 h 93.96 v 0.48 H 229.8 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 324.24,709.74 h 233.09999 v 0.48 H 324.24 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.62,674.76 h 510.72 v 0.48 H 46.62 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.62,637.74 h 510.72 v 0.48 H 46.62 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.8,570.24 h 0.48001 v 31.5 H 46.8 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 93.18,569.76 h 0.48 v 32.46006 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 156.66,569.76 h 0.48002 v 32.46006 H 156.66 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 256.74,569.76 h 0.48 v 32.46006 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 354.72,569.76 h 0.48 v 32.46006 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 454.92,569.76 h 0.48 v 32.46006 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 556.68,570.24 h 0.48006 v 31.5 H 556.68 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.8,601.74 h 46.38 v 0.48 H 46.8 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 93.66,601.74 h 63 v 0.48 h -63 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 157.14,601.74 h 400.02 v 0.48 H 157.14 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.8,585.78 h 46.86 v 0.48 H 46.8 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 93.18,585.78 h 63.96 v 0.48 H 93.18 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 156.66,585.78 h 400.50006 v 0.48 H 156.66 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.8,569.76 h 46.38 v 0.48 H 46.8 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 93.66,569.76 h 63 v 0.48 h -63 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 157.14,569.76 h 400.02 v 0.48 H 157.14 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.5,312.24 h 0.47998 v 74.51999 H 46.5 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 114.18,311.76 h 0.48 v 75.48003 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 185.82,311.76 h 0.48002 v 75.48003 H 185.82 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 269.4,311.76 h 0.48 v 75.48003 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 359.58,311.76 h 0.48 v 75.48003 h -0.48 z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 556.98,312.24 h 0.47999 v 74.51999 H 556.98 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.5,386.76 h 510.95999 v 0.48 H 46.5 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.5,370.74 h 510.95999 v 0.48 H 46.5 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.5,343.74 h 510.95999 v 0.48 H 46.5 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.5,327.72 h 510.95999 v 0.48 H 46.5 Z" inkscape:connector-curvature="0" /><path transform="matrix(1,0,0,-1,0,792)" d="m 46.5,311.76 h 510.95999 v 0.48 H 46.5 Z" inkscape:connector-curvature="0" /></g></svg><br/><br/><svg xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:cc="http://creativecommons.org/ns#" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:svg="http://www.w3.org/2000/svg" xmlns="http://www.w3.org/2000/svg" xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape" version="1.1" width="510.74902pt" height="510.58023pt" viewBox="0 0 510.74902 510.58023" sodipodi:docname="1416.svg" inkscape:version="0.92.5 (2060ec1f9f, 2020-04-08)"><metadata><rdf:RDF><cc:Work rdf:about=""><dc:format>image/svg+xml</dc:format><dc:type rdf:resource="http://purl.org/dc/dcmitype/StillImage" /></cc:Work></rdf:RDF></metadata><defs /><sodipodi:namedview pagecolor="#ffffff" bordercolor="#666666" borderopacity="1" objecttolerance="10" gridtolerance="10" guidetolerance="10" inkscape:pageopacity="0" inkscape:pageshadow="2" inkscape:window-width="640" inkscape:window-height="480" showgrid="false" inkscape:zoom="0.22348485" inkscape:cx="347.84" inkscape:cy="245.01648" inkscape:window-x="0" inkscape:window-y="0" inkscape:window-maximized="0" inkscape:current-layer="svg96" /><g transform="translate(-45.119999,-69.182129)" class="c9D877B2B"><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-715.97998" x="45.119999 52.1922 55.727402 61.413601 66.7668 70.598999 73.423203 75.878403 84.624603 90.220802 92.676003 98.029205 106.77541 112.12861 117.81481 121.35001 126.74821 130.28342 132.73862 138.19081 143.87701 147.95221 153.54842 158.90161 164.49782 169.90051 175.60202 181.19823 186.55142 192.23763 195.77283 198.59703 203.99973 209.22153 214.57472 220.26093 223.79613 228.47433 231.35794 240.10414 245.50233 250.81953 253.64374 258.32193 263.72012 269.40631 274.0845 279.48721 282.3114 285.84659 291.53278 296.88599 299.76956 305.36575 309.11969 314.58179 319.2699 324.633 329.32111 334.00922 339.47131 343.31342 346.19702 349.74213 355.20422 358.02844 363.39154 368.71863 371.18372 374.72882 377.55304 381.09814 386.79425 392.15735 395.04095 397.50604 406.20905 411.81516 414.21185 419.57495 428.27795 433.64105 439.28317 442.82828 448.29218 451.83728 454.23398 459.69608 465.39218 469.47729 475.0834 480.4465 486.05261 491.41571 497.11182 502.71793 508.08102 513.72308 517.32306 520.14728 525.60938 531.21545 534.76056 537.22565">Other implementation-dependent events may cause the processor to exit the implementation-dependent opti-</tspan><tspan y="-705" x="45.119995 53.863495 56.260193 60.971695 66.322197 71.961594 74.365494 79.040993 82.573494 87.968994 91.501495 96.851997 99.3162 104.9097 108.7392 114.1887 118.8642 124.2147 129.6174 135.21091 137.66341 143.34691 148.98631 151.39021 154.92271 160.37221 162.77611 166.30861 171.99211 177.34261 179.80681 182.25931 187.94281 192.61832 196.15082 199.98032 205.66382 210.33932 213.87183 216.32433 221.77382 227.45732 229.86122 233.01572 238.46521 240.91771 243.31441 248.7639 256.1124 258.50912 264.21063 269.85004 272.25394 277.78442 283.00443 289.14691 295.72141 301.9053 307.54199 310.84412 313.2597 317.04691 322.7421 325.2063 330.61349 336.21869 341.82388 344.28809 347.83228 350.29648 355.75769 361.39978 364.67398 367.07788 372.48508 378.18027 380.58417 385.94638 391.27258 394.81677 400.17899 404.02017 409.71536 415.12256 417.51926 419.98346 422.38016 428.08163 431.62582 436.98804 440.82922 444.67041 450.3656 455.97079 459.51498 461.91888 466.60608 472.01328 477.70847 482.39566 487.75787 492.44507 494.90927 498.45346 504.09555 509.45776 511.86166 517.46686 521.30804 526.76923 531.45642 536.8186 541.5589 546.24609 551.70728 555.48907">mized state proceeding to the instruction following TPAUSE. In addition, an external interrupt causes the processor </tspan><tspan y="-694.02002" x="45.119995 48.661495 54.119995 56.944199 62.303699 67.627197 70.088699 73.630203 76.454399 79.995903 85.6884 91.047897 93.872093 96.333595 105.0366 110.6391 113.1006 118.4601 127.2126 132.5721 138.2646 141.80611 147.2106 150.75211 153.21361 158.6145 164.31601 168.39751 174 179.3595 184.96199 190.32149 196.01399 201.61649 206.97598 212.66849 216.20999 219.03419 224.49269 230.09518 233.63669 236.09819 244.85069 247.31219 251.9283 257.33102 262.93353 265.75775 270.49805 274.03775 279.44226 282.98376 288.34326 291.11969 294.95908 300.31949 305.92288 311.32828 315.16766 320.77106 323.23346 328.59387 333.27927 337.96466 340.84915 346.30856 349.47296 352.35745 359.71585 365.40924 370.76965 374.31204 379.95413 385.35684 389.19623 392.02133 400.77472 406.18011 410.86551 416.18991 421.59531 427.1987 429.6611 435.02151 439.10391 441.56631 447.2597 450.80209 456.16251 460.00189 463.84128 469.53467 475.13806 478.68045 483.36584 486.19095 491.59634 495.43573 500.79614 503.62125 506.08365 511.77704 517.47046 519.86627 525.46967 527.86639 531.40881 536.76923 542.37262">to exit the implementation-dependent optimized state regardless of whether maskable-interrupts are inhibited </tspan><tspan y="-682.97974" x="45.119995 49.200596 54.883198 60.052799 65.060402 71.210999 78.180603 84.243904 87.485703 91.269302 96.438904 99.322502 106.6791 112.4418 116.52239 119.79299 122.67659 126.46019 130.00079 132.825 137.50859 143.2002 148.65779 154.3494 156.74609 162.38548 165.20969 170.81128 176.16988 178.99408 184.68568 190.14328 193.68388 199.04248 204.64407 207.46828 211.00888 216.70049 222.10408 225.64468 228.46889 230.92949 234.09209 236.91629 245.66789 251.07149 255.75508 261.07767 266.48126 272.08286 274.54346 279.90207 283.98267 286.44327 292.13486 295.61969 300.9729 304.80511 308.63733 314.32352 319.91971 323.4549 328.13309 331.01666 336.41486 340.24707 345.60028 348.42447 350.87967 356.56586 362.25204 364.70724 370.30344 372.75864 376.29382 381.64703 387.24323 390.1268 395.48001 400.70181 406.05502 410.73322 416.4194 419.95459 422.40979 427.862 433.54819 436.37238 443.72357 446.12027 448.57547 451.03067 453.85486 459.49426 463.33636 468.78857 473.46677 478.86948 484.21188 489.80807 492.69165 496.22684 501.67905 504.50323 508.03842 513.72461 519.07782 521.96143 524.41663 530.10284 534.78107 538.31628 542.1485 547.83472 552.45447">(EFLAGS.IF =0). It should be noted that if maskable-interrupts are inhibited execution will proceed to the instruc-</tspan><tspan y="-671.99976" x="45.119995 48.653397 51.106796 56.557198 62.241596 65.125198 68.280602 73.681503 76.134903 78.588303 84.038704 91.388107 93.841507 99.525909 105.12031 108.00391 113.53532 118.75532 124.81862 131.41922 137.56262 143.23802">tion following TPAUSE.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9.96" class="cC28FA1AE cD0BE81C2 c209E837B"><tspan y="-646.31989" x="45.119999 51.730453 57.3708 62.945412 66.367668 71.673363 75.694214 78.181229 83.820587">Operation</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cAF7646FE"><tspan y="-630" x="45.119999 49.8009 53.822998 58.383297 63.051598 67.732498 72.231598 76.851295 78.772789 80.732086 85.47419 90.196487 92.415886 94.177185 99.304489 101.52389 106.71419 111.45629 116.18759 121.36889 123.96719 126.07049 131.68379 136.95509 142.17509 146.7363 153.32159 160.58189 166.19519 168.29849 173.4888 178.0491 182.73 188.4882 194.34451 199.53482 204.96812 210.66603 215.13634 217.90564 223.17694 228.44824 230.20955 235.48085 238.25015 243.22984 248.26895 253.54025">os_deadline := TSC+(IA32_MWAIT_CONTROL[31:2]&lt;&lt;2)</tspan><tspan y="-613.97998" x="45.119999 47.063099 51.832199 55.8363 59.201401 62.4585 67.002602 71.654701 76.360802 80.859901 85.479599 87.395699 89.377495 94.146591 98.852692 101.07209 102.81719 107.92829 110.14769 115.82579 117.91289 123.75299 128.92709 134.18219 139.43729 142.01939 146.7345 152.3127 157.96381 159.70891 164.42401 170.02112 175.67221">instr_deadline := UINT64(EDX:EAX)</tspan><tspan y="-586.97998" x="45.119999 47.2197 51.9006 54.119999 58.847698 62.864399 67.421097 72.040802 76.759506 81.235207 85.89991 87.828613 89.784317 94.566017 99.284714 101.50411 106.53781 108.75721 110.71291 115.49461 119.51131 122.88902 126.15871 130.65961 135.32431 140.04301 144.51871 149.13841 151.06711 153.02281 157.8045 162.52321">IF os_deadline &lt; instr_deadline:</tspan><tspan y="-571.02026" x="58.619999 63.294598 68.023201 72.462906 77.142006 79.080605 81.002106 85.793709 90.474609 92.694016 94.461617 99.595215 101.81462 106.49552 110.51762 115.08422 119.70392 124.43252 128.87222 133.54683 135.48543 137.45103 142.19313">deadline := os_deadline</tspan><tspan y="-555.00024" x="58.619999 63.422401 67.444504 69.369606 74.172005 78.806107 83.332207 88.073402 92.095505 96.621605 101.3007 106.04101 110.48071 115.15981 117.08131 119.00641 123.80881 128.4969 130.71631 132.44341 137.6049 139.82431">using_os_deadline := 1</tspan><tspan y="-538.98022" x="45.119999 49.804501 54.3036 59.042099 63.783302">ELSE:</tspan><tspan y="-522.96021" x="58.619999 63.299099 68.039398 72.487198 77.166298 79.067101 80.994904 85.797302 90.478203 92.697601 94.427399 99.588898 101.8083 103.7361 108.5385 112.5273 115.9473 119.18909 123.7179 128.35469 133.09499 137.54279 142.22188 144.12268 146.10448 150.85828">deadline := instr_deadline</tspan><tspan y="-507.00052" x="58.619999 63.422401 67.444504 69.369606 74.172005 78.806107 83.332207 88.073402 92.095505 96.621605 101.3007 106.04101 110.48071 115.15981 117.08131 119.00641 123.80881 128.4969 130.71631 132.44341 137.6049 139.82431">using_os_deadline := 0</tspan><tspan y="-480.00052" x="45.119999 52.394699 58.275299 60.3759 64.814705 69.555908 71.775307 76.92601 81.728409 86.420105 88.639503 93.678604 95.898003 100.5267 105.26701 109.7067 114.3858 116.2785 118.26031 123.006 127.74631">WHILE TSC &lt; deadline:</tspan><tspan y="-463.98053" x="58.619999 60.591 67.556999 72.176697 74.098198 78.832199 85.732506 90.466507 95.208603 98.601601 103.0413 106.4343 108.4053 113.0862 117.8886 122.46059 127.08029 131.81429 136.43398 141.16797 145.91006 150.59006 155.32405 160.06615 163.42586 167.99786 172.74086 177.36055 180.72026 182.69125 189.65726 191.57875 195.71965 200.45364 205.13364 209.63454 213.65663 217.04964 221.54063 224.93364 229.61453 232.22453 236.96663 241.70963 246.45172 249.73672 253.66072 258.34161 260.561 263.84601 268.52692 273.20691 275.12842 279.16043 282.55344 287.28745 290.52924 292.32834 294.54773 299.22772 303.96173 308.40143 313.08054 315.02454 316.94604 321.74304 326.42395 328.26895 330.48834 332.52954 338.16895 343.38895 348.66925 353.24124 358.94724 365.48752 372.80722 378.38721 380.48779 385.64658 390.20776 394.95078 400.64868 406.46988 411.68808 417.08807 422.78598 427.26797 430.04898 435.26898 438.0275">implementation_dependent_optimized_state(Source register, deadline, IA32_UMWAIT_CONTROL[0])</tspan><tspan y="-436.98053" x="45.119999 47.191799 51.891602 54.111 58.913399 62.935497 64.863297 69.665695 74.302498 78.831299 83.572495 87.594597 92.123398 96.802498 101.5428 105.9825 110.6616 112.5831 114.5109 119.3133 124.0041 126.2235 131.8053 137.6859 143.19569 145.4151 150.5739 155.3763 160.0761 162.2955 167.3013 169.52071 174.1998 178.88069 183.37979 187.99948 189.90028 191.88208 196.63588 201.37617">IF using_os_deadline AND TSC &gt; deadline:</tspan><tspan y="-420.96054" x="58.619999 64.068596 68.749496 73.2351 78.815102 84.110703 88.852798 90.584396 95.265297 100.01189 102.23129 103.97279 109.13429 111.35369">RFLAGS.CF := 1</tspan><tspan y="-405.00085" x="45.119999 49.804501 54.3036 59.042099 63.783302">ELSE:</tspan><tspan y="-388.98087" x="58.619999 64.068596 68.749496 73.2351 78.815102 84.110703 88.852798 90.584396 95.265297 100.01189 102.23129 103.97279 109.13429 111.35369">RFLAGS.CF := 0</tspan><tspan y="-361.98087" x="45.119999 50.519997 55.261196 59.699993 65.279999 70.571098 75.367195 77.047493 82.68689 87.36779 89.226288 94.327484 99.008385 100.85249 105.59458 110.33669 112.13579 117.33689 122.01779 123.86189 129.5598 134.3019 136.52129 138.29338 143.39459 145.61398">RFLAGS.AF,PF,SF,ZF,OF := 0</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cD0BE81C2 c209E837B"><tspan y="-339.00116" x="45.119999 47.509499 52.4874 56.064899 61.0914 63.345901 65.5662 70.493698 73.974899 78.902397 84.342896 89.783394 92.063095 96.990593 102.01709 109.47359 114.51809 116.79779 119.07839 124.10489 127.36739 129.64708 132.03658 137.01447 140.59196 143.85446 146.13416 151.29205 155.57155 157.85124 161.94174 164.16203 169.20023 174.24022 179.39272 181.62921 186.36951 191.1674 193.42191 198.44841 203.4263">Intel C/C++ Compiler Intrinsic Equivalent</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cAF7646FE"><tspan y="-324.00085" x="45.119999 50.278801 54.960602 60.360603 66.062103 70.804199 75.545395 77.764793 82.567192 84.488693 89.113792 92.473495 97.753792 102.31499 105.6747 107.8941 112.4553 115.815 120.4941 124.9338 129.73621 133.69801 138.43832 141.01772 145.82013 147.74164 152.36674 155.72644 161.00674 166.28705 170.78795 174.20795 176.42735 180.02646 184.76767 189.39278 192.75247 195.86557 200.54648 202.46797 204.32646 206.54587 211.28798 213.26978 217.89488 221.25458 226.53488 231.75488 236.31609 239.67578 241.89519 245.5546 250.29581 255.03792 259.66034 263.08035 267.76126 271.00305 273.64188">TPAUSE uint8_t _tpause(uint32_t control, uint64_t counter);</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9.96" class="cC28FA1AE cD0BE81C2 c209E837B"><tspan y="-298.32001" x="45.119999 52.011322 57.747288 66.033012 71.629539 75.273903 77.734024 82.294708 84.81459 90.371277 95.65406 100.09323 105.67283 111.1329 115.09399 117.60292 123.19945 128.93541">Numeric Exceptions</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-282" x="45.119999 51.843899 57.298798 62.987698 68.343597">None.</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9.96" class="cC28FA1AE cD0BE81C2 c209E837B"><tspan y="-256.32001" x="45.119999 50.67469 55.957478 60.396652 65.976242 71.436317 75.397415 77.90435 83.498886 89.232857 94.00071 96.520592 99.73468 106.09415 108.621 111.14786 113.66774 120.29811 125.91257 131.5071 134.92935 140.25496 144.24593 146.75285 152.48683 158.10129 160.62117 168.3073 173.90182 179.51628 185.11081 189.87866">Exceptions (All Operating Modes)</tspan></text><text xml:space="preserve" transform="translate(0,792)" font-size="9" class="c9256B18F cECB6486A"><tspan y="-241.98" x="45.119999 52.470299 59.433601 64.8489 68.923203 74.635506 137.21431 140.99161 144.1479 146.97209 151.6494 155.4807 160.158 164.2323 169.995 175.69739 179.77168 185.48398 189.55827 192.44186 195.97617 203.32646 206.21005 211.92235">#GP(0)If src[31:1] != 0.</tspan><tspan y="-228.00029" x="137.2197 140.99159 144.14249 146.96667 153.23157 159.46947 165.17636 168.47845 173.93695 180.12085 187.04276 189.86694 197.21184 200.03603 205.79872 208.62291 214.01482 219.69472 225.28462 228.16821 234.43311 239.8925 244.8884 247.77199 251.30089 258.64578 261.52939 267.2363">If CR4.TSD = 1 and CPL != 0.</tspan><tspan y="-213.9603" x="45.119995 52.477493 59.060993 65.995491 137.2197 141.0042 144.16769 146.99188 153.26938 158.69188 165.27538 169.05988 175.78467 179.02647 184.78917 188.03098 193.75047 197.83197 203.51547 209.79297 215.95348 219.22498 227.86678 234.05067 237.83517 243.37468 248.79718 255.02968 262.00018 266.0817 271.6842 274.0809 277.62241 280.50601 286.22552 290.30704 297.66455 303.38406 306.65558">#UD If CPUID.7.0:ECX.WAITPKG[bit 5]=0. </tspan></text></g></svg>     <hr />     <p class="not_instruction_page">         This <b>UNOFFICIAL</b> reference was generated from the official <a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> by a dumb script.         There is no guarantee that some parts aren't mangled or broken and is distributed <b>WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE</b>.     </p> </body>  </html>
