{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639047206489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639047206499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 17:53:26 2021 " "Processing started: Thu Dec 09 17:53:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639047206499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047206499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047206499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639047207012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639047207012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft .v 8 8 " "Found 8 design units, including 8 entities, in source file fft .v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "2 butterfly " "Found entity 2: butterfly" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "4 general_register " "Found entity 4: general_register" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder_32bit " "Found entity 5: adder_32bit" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder_3bit " "Found entity 6: adder_3bit" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder " "Found entity 7: adder" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1 " "Found entity 8: mux4_1" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex_mult " "Found entity 1: complex_mult" {  } { { "complex_mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Adder.v(8) " "Verilog HDL Declaration information at Adder.v(8): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.v(26) " "Verilog HDL Declaration information at Adder.v(26): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.v(51) " "Verilog HDL Declaration information at Adder.v(51): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cin Cin Adder.v(73) " "Verilog HDL Declaration information at Adder.v(73): object \"cin\" differs only in case from object \"Cin\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.v(73) " "Verilog HDL Declaration information at Adder.v(73): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G Adder.v(73) " "Verilog HDL Declaration information at Adder.v(73): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 4 4 " "Found 4 design units, including 4 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_block_4bits " "Found entity 2: carry_block_4bits" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA_4bits " "Found entity 3: FA_4bits" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder " "Found entity 4: Adder" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047217842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A Mult.v(2) " "Verilog HDL Declaration information at Mult.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "Mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Mult.v(2) " "Verilog HDL Declaration information at Mult.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047217850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047217850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_tb " "Found entity 1: FFT_tb" {  } { { "fft_tb.sv" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/fft_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047217850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047217850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639047218012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register general_register:point0 " "Elaborating entity \"general_register\" for hierarchy \"general_register:point0\"" {  } { { "FFT .v" "point0" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:stage1_0 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:stage1_0\"" {  } { { "FFT .v" "stage1_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex_mult butterfly:stage1_0\|complex_mult:temp " "Elaborating entity \"complex_mult\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\"" {  } { { "FFT .v" "temp" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult butterfly:stage1_0\|complex_mult:temp\|Mult:M_0 " "Elaborating entity \"Mult\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\"" {  } { { "complex_mult.v" "M_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta " "Elaborating entity \"Adder\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\"" {  } { { "Mult.v" "converta" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4bits butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0 " "Elaborating entity \"FA_4bits\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\"" {  } { { "Adder.v" "block0" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|full_adder_1_bit:FA_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|full_adder_1_bit:FA_0\"" {  } { { "Adder.v" "FA_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block_4bits butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0 " "Elaborating entity \"carry_block_4bits\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0\"" {  } { { "Adder.v" "CLA_4bits_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047218252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit butterfly:stage1_0\|adder_32bit:even " "Elaborating entity \"adder_32bit\" for hierarchy \"butterfly:stage1_0\|adder_32bit:even\"" {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047221582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder butterfly:stage1_0\|adder_32bit:even\|adder:a0 " "Elaborating entity \"adder\" for hierarchy \"butterfly:stage1_0\|adder_32bit:even\|adder:a0\"" {  } { { "FFT .v" "a0" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047221605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "FFT .v" "control" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047231261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FFT .v(101) " "Verilog HDL assignment warning at FFT .v(101): truncated value with size 32 to match size of target (3)" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639047231277 "|FFT|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_3bit controller:control\|adder_3bit:sub " "Elaborating entity \"adder_3bit\" for hierarchy \"controller:control\|adder_3bit:sub\"" {  } { { "FFT .v" "sub" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047231277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 controller:control\|mux4_1:data " "Elaborating entity \"mux4_1\" for hierarchy \"controller:control\|mux4_1:data\"" {  } { { "FFT .v" "data" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047231293 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin odd 32 1 " "Port \"imag_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233256 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin odd 32 1 " "Port \"real_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233256 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin even 32 1 " "Port \"imag_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233256 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin even 32 1 " "Port \"real_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233256 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_1 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233256 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_1 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233256 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233280 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233280 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233280 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233280 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233280 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233280 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233304 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233304 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233304 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233304 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233304 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233304 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233312 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233312 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233312 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233312 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233320 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233320 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233320 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233320 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233320 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233320 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233328 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233328 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233328 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233328 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233328 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233328 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233336 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233336 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233336 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233336 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233336 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233336 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233344 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233344 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233344 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233344 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233344 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233344 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233360 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233360 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233360 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233360 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233360 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233360 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233368 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233368 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233368 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233368 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233368 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233368 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233376 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233376 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233376 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233376 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233376 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233376 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233384 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233384 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233384 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233384 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233384 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233392 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233392 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233392 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233392 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233392 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233400 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233400 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233400 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233400 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233400 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233400 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233424 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233424 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233424 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233424 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233424 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233424 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233432 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233432 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233432 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233432 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_0 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233456 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_0 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233456 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233504 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233504 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233504 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233504 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233504 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233504 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233512 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233512 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233512 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233512 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233512 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233520 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233530 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233530 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233530 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233530 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233538 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233538 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233538 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233538 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233538 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233538 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233546 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233546 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233554 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233554 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233554 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233554 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233562 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233562 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233562 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233562 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233562 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233562 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233570 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233570 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233570 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233570 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233570 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233570 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233578 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233578 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233578 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233578 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233578 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233578 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233586 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233586 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233586 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233586 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233586 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233586 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233594 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233594 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233594 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233594 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233594 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233594 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233602 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233602 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233602 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233602 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233602 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233602 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233610 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233610 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233610 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233610 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233618 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233618 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233618 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233618 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233618 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233618 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233626 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233626 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233636 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233636 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233639 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233639 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233639 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233639 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin odd 32 1 " "Port \"imag_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233665 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin odd 32 1 " "Port \"real_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233665 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin even 32 1 " "Port \"imag_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233665 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin even 32 1 " "Port \"real_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233665 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_1 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233675 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_1 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233675 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233675 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233675 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233675 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233675 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233683 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233691 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233691 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233691 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233691 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233699 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233699 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233702 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233702 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233711 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233712 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233714 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233715 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233718 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233718 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233722 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233722 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233722 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233722 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233722 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233722 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233730 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233730 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233730 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233730 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233738 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233738 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233738 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233738 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233758 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233758 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233758 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233758 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233758 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233766 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233769 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233769 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233769 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233769 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233779 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233779 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233779 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233779 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233787 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233787 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233790 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233790 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233790 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233790 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233790 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233790 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233798 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233798 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233798 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233798 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233798 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233798 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233806 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233806 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233806 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233806 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233806 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233806 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233822 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233822 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233822 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233822 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233830 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233830 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233830 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233830 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233830 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233830 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233854 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233854 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233854 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233854 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233854 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233854 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233862 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233862 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233870 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233870 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233870 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233870 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_0 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233880 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_0 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233880 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233888 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233888 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233890 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233890 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233890 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233890 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233890 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233898 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233900 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233900 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233900 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233900 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233900 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233900 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233908 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233908 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233912 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233912 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233912 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233912 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233920 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233920 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233922 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233922 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233922 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233922 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233932 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233932 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233932 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233932 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233932 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233932 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233940 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233940 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233940 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233940 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233949 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233949 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233949 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233949 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233949 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233949 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233957 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233957 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233960 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233960 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233960 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233960 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233960 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233960 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233968 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233968 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233971 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233971 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233971 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233971 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233981 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233981 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233981 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233981 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233981 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233981 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233994 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047233994 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234002 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234002 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234002 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234002 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234002 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234002 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234010 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234010 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234010 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234010 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234018 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234018 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234018 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234018 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234026 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234026 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234026 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234026 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234034 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234034 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234034 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234034 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234042 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234042 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234042 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234042 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234042 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234042 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234050 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234050 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234054 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234054 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234054 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234054 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234054 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234054 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234062 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234064 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234064 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234064 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234064 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234064 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234072 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234072 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234072 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234072 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234072 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234072 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234080 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234080 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234080 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234080 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234088 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234088 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234090 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234090 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234090 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234090 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234098 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234098 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin odd 32 1 " "Port \"imag_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234124 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin odd 32 1 " "Port \"real_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234124 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin even 32 1 " "Port \"imag_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234124 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin even 32 1 " "Port \"real_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234124 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_1 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234132 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_1 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234132 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234132 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234132 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234140 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234140 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234142 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234142 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234142 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234142 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234142 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234142 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234152 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234152 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234152 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234152 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234152 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234152 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234160 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234160 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234160 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234160 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234160 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234160 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234168 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234168 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234168 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234168 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234168 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234168 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234176 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234176 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234176 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234176 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234184 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234184 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234184 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234184 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234184 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234184 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234192 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234192 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234194 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234194 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234194 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234194 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234202 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234202 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234204 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234204 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234210 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234211 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234214 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234214 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234217 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234217 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234220 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234220 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234223 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234223 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234225 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234225 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234225 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234225 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234238 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234238 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234238 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234238 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234246 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234246 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234246 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234246 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234246 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234246 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234254 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234254 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234254 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234254 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234254 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234254 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234277 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234277 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234277 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234277 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234277 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234277 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234288 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234298 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234298 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234298 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234298 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234298 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234298 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234306 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234306 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234309 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234309 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234309 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234309 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234317 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234317 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234319 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234319 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234319 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234319 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234327 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234327 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234330 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234330 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_0 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234338 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_0 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234338 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234343 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234343 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234343 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234343 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234343 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234343 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234351 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234351 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234351 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234351 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234351 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234351 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234359 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234359 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234359 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234359 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234359 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234359 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234367 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234367 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234367 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234367 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234375 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234375 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234379 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234379 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234382 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234382 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234391 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234392 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234394 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234394 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234404 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234404 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234406 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234406 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234406 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234406 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234406 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234406 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234416 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234426 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234426 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234426 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234426 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234434 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234434 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234436 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234436 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234446 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234446 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234446 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234446 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234446 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234446 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234454 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234454 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234458 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234458 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234458 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234458 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234458 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234458 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234466 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234466 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234476 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234478 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234478 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234478 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234478 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234478 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234486 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234486 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234486 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234486 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234494 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234494 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234494 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234494 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234502 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234502 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234505 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234505 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234509 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234509 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234514 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234515 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234518 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234518 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234521 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234521 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234532 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234535 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234535 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234535 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234535 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234535 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234543 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234543 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234583 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234583 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234583 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234583 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234591 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234591 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234591 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234591 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234599 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234599 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234599 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234599 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234603 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234603 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234603 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234603 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234603 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234603 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234613 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234613 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234613 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234613 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234613 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234613 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234621 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234621 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234623 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234623 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234623 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234623 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234631 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234631 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234633 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234633 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234633 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234633 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234641 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234641 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234643 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234643 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234643 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234643 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234651 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234651 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234669 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234669 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234669 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234669 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234669 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234669 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234680 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234680 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234690 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234690 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234690 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234690 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234690 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234690 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234710 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234710 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234710 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234710 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234710 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234710 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234718 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234718 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234720 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234720 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234720 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234720 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234720 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234720 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234728 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234728 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234728 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234728 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234728 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234728 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234736 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234736 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234736 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234736 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234744 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234744 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234746 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234767 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234767 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234767 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234767 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234767 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234767 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234775 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234775 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234777 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234777 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234777 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234777 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234795 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234795 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234797 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234797 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234802 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234802 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234805 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234805 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234808 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234809 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234814 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234815 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234817 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234823 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234823 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234826 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234826 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234838 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234846 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234858 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234858 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234858 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234858 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234858 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234858 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234866 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234866 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234866 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234866 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234882 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234882 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234882 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047234882 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639047246269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] GND " "Pin \"address\[1\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] GND " "Pin \"address\[3\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[10\] GND " "Pin \"address\[10\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[11\] GND " "Pin \"address\[11\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[12\] GND " "Pin \"address\[12\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[13\] GND " "Pin \"address\[13\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[14\] GND " "Pin \"address\[14\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[15\] GND " "Pin \"address\[15\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[16\] GND " "Pin \"address\[16\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[17\] GND " "Pin \"address\[17\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[18\] GND " "Pin \"address\[18\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[19\] GND " "Pin \"address\[19\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[20\] GND " "Pin \"address\[20\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[21\] GND " "Pin \"address\[21\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[22\] VCC " "Pin \"address\[22\]\" is stuck at VCC" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[23\] GND " "Pin \"address\[23\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[24\] GND " "Pin \"address\[24\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[25\] GND " "Pin \"address\[25\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[26\] GND " "Pin \"address\[26\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[27\] GND " "Pin \"address\[27\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[28\] GND " "Pin \"address\[28\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[29\] GND " "Pin \"address\[29\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[30\] GND " "Pin \"address\[30\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[31\] GND " "Pin \"address\[31\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047246830 "|FFT|address[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639047246830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639047246942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/fastft/output_files/fft.map.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/fastft/output_files/fft.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047251700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639047255331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047255331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1195 " "Implemented 1195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639047255629 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639047255629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "998 " "Implemented 998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639047255629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639047255629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 986 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 986 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639047255705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 17:54:15 2021 " "Processing ended: Thu Dec 09 17:54:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639047255705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639047255705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639047255705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047255705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639047257475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639047257483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 17:54:16 2021 " "Processing started: Thu Dec 09 17:54:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639047257483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639047257483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fft -c fft " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639047257483 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639047258481 ""}
{ "Info" "0" "" "Project  = fft" {  } {  } 0 0 "Project  = fft" 0 0 "Fitter" 0 0 1639047258481 ""}
{ "Info" "0" "" "Revision = fft" {  } {  } 0 0 "Revision = fft" 0 0 "Fitter" 0 0 1639047258481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639047258729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639047258729 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fft 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"fft\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639047258745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639047258809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639047258809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639047259401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639047259489 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639047259817 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "197 197 " "No exact pin location assignment(s) for 197 pins of 197 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639047260081 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639047269056 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 131 global CLKCTRL_G10 " "clk~inputCLKENA0 with 131 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639047270189 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 131 global CLKCTRL_G8 " "reset~inputCLKENA0 with 131 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639047270189 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639047270189 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639047270189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639047270229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639047270229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639047270229 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639047270229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639047270229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639047270237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fft.sdc " "Synopsys Design Constraints File file not found: 'fft.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639047271348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639047271356 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639047271364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639047271364 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639047271364 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639047271404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639047271404 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639047271404 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639047271643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639047277931 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1639047278379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639047281982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639047286068 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639047291666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639047291666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639047293782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "G:/VLSI_ASIC_IC_designs/fastft/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639047300739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639047300739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639047302531 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639047302531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639047302539 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639047307196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639047307244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639047308108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639047308108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639047309640 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639047314311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/fastft/output_files/fft.fit.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/fastft/output_files/fft.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639047314823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6854 " "Peak virtual memory: 6854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639047316012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 17:55:16 2021 " "Processing ended: Thu Dec 09 17:55:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639047316012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639047316012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639047316012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639047316012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639047317672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639047317680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 17:55:17 2021 " "Processing started: Thu Dec 09 17:55:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639047317680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639047317680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fft -c fft " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639047317680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639047318731 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639047328077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639047328581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 17:55:28 2021 " "Processing ended: Thu Dec 09 17:55:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639047328581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639047328581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639047328581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639047328581 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639047329301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639047329970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639047329978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 17:55:29 2021 " "Processing started: Thu Dec 09 17:55:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639047329978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639047329978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fft -c fft " "Command: quartus_sta fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639047329978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639047330114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639047330925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639047330925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047330973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047330973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fft.sdc " "Synopsys Design Constraints File file not found: 'fft.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639047331685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047331693 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639047331693 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639047331693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639047331693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639047331693 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639047331701 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639047331717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639047331733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639047331733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.527 " "Worst-case setup slack is -0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527              -1.470 clk  " "   -0.527              -1.470 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047331741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.604 " "Worst-case hold slack is 0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 clk  " "    0.604               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047331741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047331749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047331749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -146.377 clk  " "   -0.724            -146.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047331757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047331757 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639047331773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639047331829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639047333986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639047334170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639047334178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639047334178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.630 " "Worst-case setup slack is -0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630              -1.733 clk  " "   -0.630              -1.733 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047334186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.636 " "Worst-case hold slack is 0.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 clk  " "    0.636               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047334186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047334194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047334194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -146.623 clk  " "   -0.724            -146.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047334202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047334202 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639047334210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639047334466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639047335736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639047335848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.325 " "Worst-case setup slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk  " "    0.325               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047335856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047335872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047335872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047335880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639047335880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639047335880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087             -10.795 clk  " "   -0.087             -10.795 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047335896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047335896 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639047335904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639047336096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.378 " "Worst-case setup slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047336104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk  " "    0.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047336120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047336120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1639047336128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639047336128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639047336128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -10.919 clk  " "   -0.089             -10.919 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639047336128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639047336128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639047338105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639047338121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639047338218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 17:55:38 2021 " "Processing ended: Thu Dec 09 17:55:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639047338218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639047338218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639047338218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639047338218 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 998 s " "Quartus Prime Full Compilation was successful. 0 errors, 998 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639047339026 ""}
