{"sha": "89fdc743cc79aa02f247cbfa99ba41b4774ed6f8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODlmZGM3NDNjYzc5YWEwMmYyNDdjYmZhOTliYTQxYjQ3NzRlZDZmOA==", "commit": {"author": {"name": "Ian Bolton", "email": "ian.bolton@arm.com", "date": "2013-07-26T10:54:59Z"}, "committer": {"name": "Ian Bolton", "email": "ibolton@gcc.gnu.org", "date": "2013-07-26T10:54:59Z"}, "message": "AArch64 support for NEG in vector registers for DI and SI mode (part 2)\n\nFrom-SVN: r201263", "tree": {"sha": "0329c4017c5deee26e3940936a60eaa08d3d49ac", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0329c4017c5deee26e3940936a60eaa08d3d49ac"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8/comments", "author": null, "committer": null, "parents": [{"sha": "ee3bf4ae586b6bf6320336999e6e8fd778975b71", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ee3bf4ae586b6bf6320336999e6e8fd778975b71", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ee3bf4ae586b6bf6320336999e6e8fd778975b71"}], "stats": {"total": 7, "additions": 7, "deletions": 0}, "files": [{"sha": "7d980b383b455dde515ba9550a0a85237302b422", "filename": "gcc/ChangeLog", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=89fdc743cc79aa02f247cbfa99ba41b4774ed6f8", "patch": "@@ -2,6 +2,7 @@\n \n \t* config/aarch64/aarch64.md (neg<mode>2): Offer alternative that\n \tuses vector registers.\n+\t* config/aarch64/iterators.md: Add attributes rtn and vas.\n \n 2013-07-26  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n             Richard Earnshaw  <richard.earnshaw@arm.com>"}, {"sha": "3ec889f28fd8d6a9169792cd81737be71e77c768", "filename": "gcc/config/aarch64/iterators.md", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8/gcc%2Fconfig%2Faarch64%2Fiterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/89fdc743cc79aa02f247cbfa99ba41b4774ed6f8/gcc%2Fconfig%2Faarch64%2Fiterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Fiterators.md?ref=89fdc743cc79aa02f247cbfa99ba41b4774ed6f8", "patch": "@@ -283,6 +283,12 @@\n \t\t    (V2DI \"\") (V2SF \"\")\n \t\t    (V4SF \"\") (V2DF \"\")])\n \n+;; Register Type Name and Vector Arrangement Specifier for when\n+;; we are doing scalar for DI and SIMD for SI (ignoring all but\n+;; lane 0).\n+(define_mode_attr rtn [(DI \"d\") (SI \"\")])\n+(define_mode_attr vas [(DI \"\") (SI \".2s\")])\n+\n ;; Map a floating point mode to the appropriate register name prefix\n (define_mode_attr s [(SF \"s\") (DF \"d\")])\n "}]}