RESPONSE_ADDRESS	ENABLE_SCL	1.0
RESPONSE_ADDRESS	next_state_tx	2.0
RESPONSE_ADDRESS	next_state_rx	2.0
RESPONSE_ADDRESS	ENABLE_SDA	1.0
RESPONSE_ADDRESS	SDA	1.0
SDA_OUT_RX	SDA_OUT_RX	1.0
SDA_OUT_RX	next_state_rx	1.0
SDA_OUT_RX	SDA	1.0
next_state_rx	state_rx	1.0
count_rx	next_state_rx	10.0
count_rx	count_rx	12.0
BR_CLK_O_RX	SCL	1.0
BR_CLK_O_RX	next_state_rx	1.0
BR_CLK_O_RX	BR_CLK_O_RX	1.0
count_receive_data	count_receive_data	122.0
count_receive_data	SDA_OUT	3.0
count_receive_data	next_state_rx	86.0
count_receive_data	fifo_rx_data_in	68.0
count_receive_data	count_rx	4.0
next_state_tx	state_tx	1.0
STOP	next_state_tx	2.0
STOP	next_state_rx	2.0
fifo_tx_data_out	SDA_OUT	130.0
ADDRESS_3	next_state_tx	2.0
ADDRESS_3	next_state_rx	2.0
fifo_tx_f_full	next_state_tx	7.0
fifo_tx_f_full	SDA_OUT	8.0
fifo_tx_f_full	count_send_data	8.0
fifo_tx_f_full	BR_CLK_O	5.0
fifo_rx_data_in	next_state_rx	4.0
PRESETn	fifo_tx_rd_en	21.0
PRESETn	SDA_OUT_RX	3.0
PRESETn	fifo_rx_data_in	34.0
PRESETn	state_rx	118.0
PRESETn	count_send_data	169.0
PRESETn	BR_CLK_O_RX	3.0
PRESETn	count_timeout	3.0
PRESETn	fifo_rx_wr_en	4.0
PRESETn	count_receive_data	85.0
PRESETn	count_rx	5.0
PRESETn	SDA_OUT	146.0
PRESETn	count_tx	10.0
PRESETn	RESPONSE	13.0
PRESETn	state_tx	170.0
PRESETn	BR_CLK_O	119.0
RESPONSE_DATA0_1	ENABLE_SCL	1.0
RESPONSE_DATA0_1	next_state_tx	2.0
RESPONSE_DATA0_1	next_state_rx	3.0
RESPONSE_DATA0_1	ENABLE_SDA	1.0
RESPONSE_DATA0_1	SDA	1.0
RESPONSE_DATA1_1	ENABLE_SCL	1.0
RESPONSE_DATA1_1	next_state_tx	2.0
RESPONSE_DATA1_1	next_state_rx	1.0
RESPONSE_DATA1_1	ENABLE_SDA	1.0
RESPONSE_DATA1_1	SDA	1.0
CONTROLIN_8	next_state_tx	2.0
CONTROLIN_8	next_state_rx	2.0
SCL	fifo_rx_data_in	33.0
SCL	count_timeout	1.0
SCL	BR_CLK_O_RX	1.0
TIMEOUT_TX	next_state_tx	1.0
TIMEOUT_TX	count_timeout	2.0
ADDRESS_8	next_state_tx	2.0
ADDRESS_8	next_state_rx	2.0
CONTROLIN_1	next_state_tx	3.0
CONTROLIN_1	next_state_rx	2.0
CONTROLIN_2	next_state_tx	2.0
CONTROLIN_2	next_state_rx	2.0
CONTROLIN_3	next_state_tx	2.0
CONTROLIN_3	next_state_rx	2.0
CONTROLIN_4	next_state_tx	2.0
CONTROLIN_4	next_state_rx	2.0
CONTROLIN_5	next_state_tx	2.0
CONTROLIN_5	next_state_rx	2.0
CONTROLIN_6	next_state_tx	2.0
CONTROLIN_6	next_state_rx	2.0
CONTROLIN_7	next_state_tx	2.0
CONTROLIN_7	next_state_rx	2.0
fifo_rx_f_empty	count_receive_data	4.0
fifo_rx_f_empty	SDA_OUT_RX	4.0
fifo_rx_f_empty	RX_EMPTY	1.0
fifo_rx_f_empty	BR_CLK_O_RX	4.0
IDLE	next_state_tx	4.0
IDLE	next_state_rx	5.0
IDLE	state_rx	1.0
IDLE	count_timeout	2.0
IDLE	state_tx	1.0
NACK	next_state_tx	5.0
NACK	next_state_rx	4.0
DELAY_BYTES	next_state_tx	5.0
DELAY_BYTES	next_state_rx	5.0
DATA_CONFIG_REG	SCL	1.0
DATA_CONFIG_REG	SDA_OUT_RX	2.0
DATA_CONFIG_REG	next_state_rx	98.0
DATA_CONFIG_REG	SDA_OUT	166.0
DATA_CONFIG_REG	count_send_data	176.0
DATA_CONFIG_REG	BR_CLK_O_RX	2.0
DATA_CONFIG_REG	next_state_tx	102.0
DATA_CONFIG_REG	fifo_tx_rd_en	1.0
DATA_CONFIG_REG	count_receive_data	83.0
DATA_CONFIG_REG	fifo_rx_data_in	102.0
DATA_CONFIG_REG	SDA	1.0
DATA_CONFIG_REG	count_rx	4.0
DATA_CONFIG_REG	ERROR	1.0
DATA_CONFIG_REG	count_tx	9.0
DATA_CONFIG_REG	RESPONSE	12.0
DATA_CONFIG_REG	BR_CLK_O	453.0
DATA0_3	next_state_tx	2.0
DATA0_3	next_state_rx	2.0
count_send_data	fifo_tx_rd_en	1.0
count_send_data	SDA_OUT	151.0
count_send_data	count_send_data	281.0
count_send_data	next_state_tx	90.0
count_send_data	count_tx	9.0
count_send_data	RESPONSE	12.0
count_send_data	BR_CLK_O	373.0
RESPONSE_CIN	ENABLE_SCL	1.0
RESPONSE_CIN	next_state_tx	2.0
RESPONSE_CIN	next_state_rx	2.0
RESPONSE_CIN	ENABLE_SDA	1.0
RESPONSE_CIN	SDA	1.0
ADDRESS_4	next_state_tx	2.0
ADDRESS_4	next_state_rx	2.0
START	next_state_tx	2.0
START	next_state_rx	2.0
ADDRESS_6	next_state_tx	2.0
ADDRESS_6	next_state_rx	2.0
ADDRESS_7	next_state_tx	2.0
ADDRESS_7	next_state_rx	2.0
DATA0_6	next_state_tx	2.0
DATA0_6	next_state_rx	2.0
DATA0_7	next_state_tx	2.0
DATA0_7	next_state_rx	2.0
DATA0_4	next_state_tx	2.0
DATA0_4	next_state_rx	2.0
DATA0_5	next_state_tx	2.0
DATA0_5	next_state_rx	2.0
state_rx	SDA_OUT_RX	2.0
state_rx	next_state_rx	91.0
state_rx	BR_CLK_O_RX	2.0
state_rx	fifo_rx_wr_en	3.0
state_rx	ENABLE_SDA	1.0
state_rx	count_receive_data	84.0
state_rx	fifo_rx_data_in	34.0
state_rx	count_rx	4.0
state_rx	ENABLE_SCL	1.0
DATA0_8	next_state_tx	2.0
DATA0_8	next_state_rx	2.0
fifo_tx_f_empty	next_state_tx	6.0
fifo_tx_f_empty	SDA_OUT	6.0
fifo_tx_f_empty	count_send_data	6.0
fifo_tx_f_empty	TX_EMPTY	1.0
fifo_tx_f_empty	BR_CLK_O	4.0
count_tx	next_state_tx	20.0
count_tx	count_tx	23.0
count_tx	SDA_OUT	16.0
count_tx	count_rx	1.0
RESPONSE	next_state_tx	12.0
RESPONSE	next_state_rx	12.0
BR_CLK_O	SCL	1.0
DATA0_2	next_state_tx	2.0
DATA0_2	next_state_rx	2.0
DATA1_8	next_state_tx	2.0
DATA1_8	next_state_rx	2.0
SDA_OUT	SDA	1.0
fifo_rx_f_full	count_receive_data	4.0
fifo_rx_f_full	SDA_OUT_RX	4.0
fifo_rx_f_full	BR_CLK_O_RX	4.0
ADDRESS_5	next_state_tx	2.0
ADDRESS_5	next_state_rx	2.0
DATA1_3	next_state_tx	2.0
DATA1_3	next_state_rx	2.0
DATA1_2	next_state_tx	2.0
DATA1_2	next_state_rx	2.0
DATA1_1	next_state_tx	3.0
DATA1_1	next_state_rx	2.0
count_timeout	next_state_tx	1.0
count_timeout	count_timeout	3.0
DATA1_6	next_state_tx	2.0
DATA1_6	next_state_rx	2.0
DATA1_5	next_state_tx	2.0
DATA1_5	next_state_rx	2.0
DATA1_4	next_state_tx	2.0
DATA1_4	next_state_rx	2.0
ADDRESS_2	next_state_tx	2.0
ADDRESS_2	next_state_rx	2.0
DATA0_1	next_state_tx	3.0
DATA0_1	next_state_rx	2.0
SDA	SDA_OUT_RX	1.0
SDA	fifo_rx_data_in	33.0
SDA	count_timeout	1.0
SDA	RESPONSE	10.0
DATA1_7	next_state_tx	2.0
DATA1_7	next_state_rx	2.0
state_tx	fifo_tx_rd_en	20.0
state_tx	SDA_OUT	145.0
state_tx	count_send_data	168.0
state_tx	next_state_tx	95.0
state_tx	ENABLE_SDA	1.0
state_tx	count_timeout	2.0
state_tx	SDA	1.0
state_tx	ENABLE_SCL	1.0
state_tx	count_tx	9.0
state_tx	RESPONSE	12.0
state_tx	BR_CLK_O	118.0
ADDRESS_1	next_state_tx	3.0
ADDRESS_1	next_state_rx	2.0