
Nucleo-H7A3ZIQ_Test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006944  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006c74  08006c74  00016c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006c7c  08006c7c  00016c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006c80  08006c80  00016c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  24000000  08006c84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000056c  24000074  08006cf8  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240005e0  08006cf8  000205e0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016cbe  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002a53  00000000  00000000  00036d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010c8  00000000  00000000  000397b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000f88  00000000  00000000  0003a880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031d3a  00000000  00000000  0003b808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017da2  00000000  00000000  0006d542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013fd67  00000000  00000000  000852e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001c504b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004908  00000000  00000000  001c509c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000074 	.word	0x24000074
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08006bdc 	.word	0x08006bdc

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000078 	.word	0x24000078
 80002ec:	08006bdc 	.word	0x08006bdc

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b974 	b.w	80006a0 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	4604      	mov	r4, r0
 80003d8:	468e      	mov	lr, r1
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d14d      	bne.n	800047a <__udivmoddi4+0xaa>
 80003de:	428a      	cmp	r2, r1
 80003e0:	4694      	mov	ip, r2
 80003e2:	d969      	bls.n	80004b8 <__udivmoddi4+0xe8>
 80003e4:	fab2 f282 	clz	r2, r2
 80003e8:	b152      	cbz	r2, 8000400 <__udivmoddi4+0x30>
 80003ea:	fa01 f302 	lsl.w	r3, r1, r2
 80003ee:	f1c2 0120 	rsb	r1, r2, #32
 80003f2:	fa20 f101 	lsr.w	r1, r0, r1
 80003f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003fa:	ea41 0e03 	orr.w	lr, r1, r3
 80003fe:	4094      	lsls	r4, r2
 8000400:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000404:	0c21      	lsrs	r1, r4, #16
 8000406:	fbbe f6f8 	udiv	r6, lr, r8
 800040a:	fa1f f78c 	uxth.w	r7, ip
 800040e:	fb08 e316 	mls	r3, r8, r6, lr
 8000412:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000416:	fb06 f107 	mul.w	r1, r6, r7
 800041a:	4299      	cmp	r1, r3
 800041c:	d90a      	bls.n	8000434 <__udivmoddi4+0x64>
 800041e:	eb1c 0303 	adds.w	r3, ip, r3
 8000422:	f106 30ff 	add.w	r0, r6, #4294967295
 8000426:	f080 811f 	bcs.w	8000668 <__udivmoddi4+0x298>
 800042a:	4299      	cmp	r1, r3
 800042c:	f240 811c 	bls.w	8000668 <__udivmoddi4+0x298>
 8000430:	3e02      	subs	r6, #2
 8000432:	4463      	add	r3, ip
 8000434:	1a5b      	subs	r3, r3, r1
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb3 f0f8 	udiv	r0, r3, r8
 800043c:	fb08 3310 	mls	r3, r8, r0, r3
 8000440:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000444:	fb00 f707 	mul.w	r7, r0, r7
 8000448:	42a7      	cmp	r7, r4
 800044a:	d90a      	bls.n	8000462 <__udivmoddi4+0x92>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 33ff 	add.w	r3, r0, #4294967295
 8000454:	f080 810a 	bcs.w	800066c <__udivmoddi4+0x29c>
 8000458:	42a7      	cmp	r7, r4
 800045a:	f240 8107 	bls.w	800066c <__udivmoddi4+0x29c>
 800045e:	4464      	add	r4, ip
 8000460:	3802      	subs	r0, #2
 8000462:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000466:	1be4      	subs	r4, r4, r7
 8000468:	2600      	movs	r6, #0
 800046a:	b11d      	cbz	r5, 8000474 <__udivmoddi4+0xa4>
 800046c:	40d4      	lsrs	r4, r2
 800046e:	2300      	movs	r3, #0
 8000470:	e9c5 4300 	strd	r4, r3, [r5]
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	428b      	cmp	r3, r1
 800047c:	d909      	bls.n	8000492 <__udivmoddi4+0xc2>
 800047e:	2d00      	cmp	r5, #0
 8000480:	f000 80ef 	beq.w	8000662 <__udivmoddi4+0x292>
 8000484:	2600      	movs	r6, #0
 8000486:	e9c5 0100 	strd	r0, r1, [r5]
 800048a:	4630      	mov	r0, r6
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	fab3 f683 	clz	r6, r3
 8000496:	2e00      	cmp	r6, #0
 8000498:	d14a      	bne.n	8000530 <__udivmoddi4+0x160>
 800049a:	428b      	cmp	r3, r1
 800049c:	d302      	bcc.n	80004a4 <__udivmoddi4+0xd4>
 800049e:	4282      	cmp	r2, r0
 80004a0:	f200 80f9 	bhi.w	8000696 <__udivmoddi4+0x2c6>
 80004a4:	1a84      	subs	r4, r0, r2
 80004a6:	eb61 0303 	sbc.w	r3, r1, r3
 80004aa:	2001      	movs	r0, #1
 80004ac:	469e      	mov	lr, r3
 80004ae:	2d00      	cmp	r5, #0
 80004b0:	d0e0      	beq.n	8000474 <__udivmoddi4+0xa4>
 80004b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004b6:	e7dd      	b.n	8000474 <__udivmoddi4+0xa4>
 80004b8:	b902      	cbnz	r2, 80004bc <__udivmoddi4+0xec>
 80004ba:	deff      	udf	#255	; 0xff
 80004bc:	fab2 f282 	clz	r2, r2
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	f040 8092 	bne.w	80005ea <__udivmoddi4+0x21a>
 80004c6:	eba1 010c 	sub.w	r1, r1, ip
 80004ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ce:	fa1f fe8c 	uxth.w	lr, ip
 80004d2:	2601      	movs	r6, #1
 80004d4:	0c20      	lsrs	r0, r4, #16
 80004d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004da:	fb07 1113 	mls	r1, r7, r3, r1
 80004de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e2:	fb0e f003 	mul.w	r0, lr, r3
 80004e6:	4288      	cmp	r0, r1
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x12c>
 80004ea:	eb1c 0101 	adds.w	r1, ip, r1
 80004ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x12a>
 80004f4:	4288      	cmp	r0, r1
 80004f6:	f200 80cb 	bhi.w	8000690 <__udivmoddi4+0x2c0>
 80004fa:	4643      	mov	r3, r8
 80004fc:	1a09      	subs	r1, r1, r0
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb1 f0f7 	udiv	r0, r1, r7
 8000504:	fb07 1110 	mls	r1, r7, r0, r1
 8000508:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800050c:	fb0e fe00 	mul.w	lr, lr, r0
 8000510:	45a6      	cmp	lr, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x156>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f100 31ff 	add.w	r1, r0, #4294967295
 800051c:	d202      	bcs.n	8000524 <__udivmoddi4+0x154>
 800051e:	45a6      	cmp	lr, r4
 8000520:	f200 80bb 	bhi.w	800069a <__udivmoddi4+0x2ca>
 8000524:	4608      	mov	r0, r1
 8000526:	eba4 040e 	sub.w	r4, r4, lr
 800052a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x9a>
 8000530:	f1c6 0720 	rsb	r7, r6, #32
 8000534:	40b3      	lsls	r3, r6
 8000536:	fa22 fc07 	lsr.w	ip, r2, r7
 800053a:	ea4c 0c03 	orr.w	ip, ip, r3
 800053e:	fa20 f407 	lsr.w	r4, r0, r7
 8000542:	fa01 f306 	lsl.w	r3, r1, r6
 8000546:	431c      	orrs	r4, r3
 8000548:	40f9      	lsrs	r1, r7
 800054a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800054e:	fa00 f306 	lsl.w	r3, r0, r6
 8000552:	fbb1 f8f9 	udiv	r8, r1, r9
 8000556:	0c20      	lsrs	r0, r4, #16
 8000558:	fa1f fe8c 	uxth.w	lr, ip
 800055c:	fb09 1118 	mls	r1, r9, r8, r1
 8000560:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000564:	fb08 f00e 	mul.w	r0, r8, lr
 8000568:	4288      	cmp	r0, r1
 800056a:	fa02 f206 	lsl.w	r2, r2, r6
 800056e:	d90b      	bls.n	8000588 <__udivmoddi4+0x1b8>
 8000570:	eb1c 0101 	adds.w	r1, ip, r1
 8000574:	f108 3aff 	add.w	sl, r8, #4294967295
 8000578:	f080 8088 	bcs.w	800068c <__udivmoddi4+0x2bc>
 800057c:	4288      	cmp	r0, r1
 800057e:	f240 8085 	bls.w	800068c <__udivmoddi4+0x2bc>
 8000582:	f1a8 0802 	sub.w	r8, r8, #2
 8000586:	4461      	add	r1, ip
 8000588:	1a09      	subs	r1, r1, r0
 800058a:	b2a4      	uxth	r4, r4
 800058c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000590:	fb09 1110 	mls	r1, r9, r0, r1
 8000594:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000598:	fb00 fe0e 	mul.w	lr, r0, lr
 800059c:	458e      	cmp	lr, r1
 800059e:	d908      	bls.n	80005b2 <__udivmoddi4+0x1e2>
 80005a0:	eb1c 0101 	adds.w	r1, ip, r1
 80005a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80005a8:	d26c      	bcs.n	8000684 <__udivmoddi4+0x2b4>
 80005aa:	458e      	cmp	lr, r1
 80005ac:	d96a      	bls.n	8000684 <__udivmoddi4+0x2b4>
 80005ae:	3802      	subs	r0, #2
 80005b0:	4461      	add	r1, ip
 80005b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005b6:	fba0 9402 	umull	r9, r4, r0, r2
 80005ba:	eba1 010e 	sub.w	r1, r1, lr
 80005be:	42a1      	cmp	r1, r4
 80005c0:	46c8      	mov	r8, r9
 80005c2:	46a6      	mov	lr, r4
 80005c4:	d356      	bcc.n	8000674 <__udivmoddi4+0x2a4>
 80005c6:	d053      	beq.n	8000670 <__udivmoddi4+0x2a0>
 80005c8:	b15d      	cbz	r5, 80005e2 <__udivmoddi4+0x212>
 80005ca:	ebb3 0208 	subs.w	r2, r3, r8
 80005ce:	eb61 010e 	sbc.w	r1, r1, lr
 80005d2:	fa01 f707 	lsl.w	r7, r1, r7
 80005d6:	fa22 f306 	lsr.w	r3, r2, r6
 80005da:	40f1      	lsrs	r1, r6
 80005dc:	431f      	orrs	r7, r3
 80005de:	e9c5 7100 	strd	r7, r1, [r5]
 80005e2:	2600      	movs	r6, #0
 80005e4:	4631      	mov	r1, r6
 80005e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	40d8      	lsrs	r0, r3
 80005f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005f4:	fa21 f303 	lsr.w	r3, r1, r3
 80005f8:	4091      	lsls	r1, r2
 80005fa:	4301      	orrs	r1, r0
 80005fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000600:	fa1f fe8c 	uxth.w	lr, ip
 8000604:	fbb3 f0f7 	udiv	r0, r3, r7
 8000608:	fb07 3610 	mls	r6, r7, r0, r3
 800060c:	0c0b      	lsrs	r3, r1, #16
 800060e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000612:	fb00 f60e 	mul.w	r6, r0, lr
 8000616:	429e      	cmp	r6, r3
 8000618:	fa04 f402 	lsl.w	r4, r4, r2
 800061c:	d908      	bls.n	8000630 <__udivmoddi4+0x260>
 800061e:	eb1c 0303 	adds.w	r3, ip, r3
 8000622:	f100 38ff 	add.w	r8, r0, #4294967295
 8000626:	d22f      	bcs.n	8000688 <__udivmoddi4+0x2b8>
 8000628:	429e      	cmp	r6, r3
 800062a:	d92d      	bls.n	8000688 <__udivmoddi4+0x2b8>
 800062c:	3802      	subs	r0, #2
 800062e:	4463      	add	r3, ip
 8000630:	1b9b      	subs	r3, r3, r6
 8000632:	b289      	uxth	r1, r1
 8000634:	fbb3 f6f7 	udiv	r6, r3, r7
 8000638:	fb07 3316 	mls	r3, r7, r6, r3
 800063c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000640:	fb06 f30e 	mul.w	r3, r6, lr
 8000644:	428b      	cmp	r3, r1
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x28a>
 8000648:	eb1c 0101 	adds.w	r1, ip, r1
 800064c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000650:	d216      	bcs.n	8000680 <__udivmoddi4+0x2b0>
 8000652:	428b      	cmp	r3, r1
 8000654:	d914      	bls.n	8000680 <__udivmoddi4+0x2b0>
 8000656:	3e02      	subs	r6, #2
 8000658:	4461      	add	r1, ip
 800065a:	1ac9      	subs	r1, r1, r3
 800065c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000660:	e738      	b.n	80004d4 <__udivmoddi4+0x104>
 8000662:	462e      	mov	r6, r5
 8000664:	4628      	mov	r0, r5
 8000666:	e705      	b.n	8000474 <__udivmoddi4+0xa4>
 8000668:	4606      	mov	r6, r0
 800066a:	e6e3      	b.n	8000434 <__udivmoddi4+0x64>
 800066c:	4618      	mov	r0, r3
 800066e:	e6f8      	b.n	8000462 <__udivmoddi4+0x92>
 8000670:	454b      	cmp	r3, r9
 8000672:	d2a9      	bcs.n	80005c8 <__udivmoddi4+0x1f8>
 8000674:	ebb9 0802 	subs.w	r8, r9, r2
 8000678:	eb64 0e0c 	sbc.w	lr, r4, ip
 800067c:	3801      	subs	r0, #1
 800067e:	e7a3      	b.n	80005c8 <__udivmoddi4+0x1f8>
 8000680:	4646      	mov	r6, r8
 8000682:	e7ea      	b.n	800065a <__udivmoddi4+0x28a>
 8000684:	4620      	mov	r0, r4
 8000686:	e794      	b.n	80005b2 <__udivmoddi4+0x1e2>
 8000688:	4640      	mov	r0, r8
 800068a:	e7d1      	b.n	8000630 <__udivmoddi4+0x260>
 800068c:	46d0      	mov	r8, sl
 800068e:	e77b      	b.n	8000588 <__udivmoddi4+0x1b8>
 8000690:	3b02      	subs	r3, #2
 8000692:	4461      	add	r1, ip
 8000694:	e732      	b.n	80004fc <__udivmoddi4+0x12c>
 8000696:	4630      	mov	r0, r6
 8000698:	e709      	b.n	80004ae <__udivmoddi4+0xde>
 800069a:	4464      	add	r4, ip
 800069c:	3802      	subs	r0, #2
 800069e:	e742      	b.n	8000526 <__udivmoddi4+0x156>

080006a0 <__aeabi_idiv0>:
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop

080006a4 <Button_Process>:

#if 0

#else
void Button_Process (void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
    uint8_t currentlybtnstate = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	71fb      	strb	r3, [r7, #7]
    
    currentlybtnstate = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80006ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b2:	4810      	ldr	r0, [pc, #64]	; (80006f4 <Button_Process+0x50>)
 80006b4:	f001 f858 	bl	8001768 <HAL_GPIO_ReadPin>
 80006b8:	4603      	mov	r3, r0
 80006ba:	71fb      	strb	r3, [r7, #7]

    if (prvbtnstate != currentlybtnstate)
 80006bc:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <Button_Process+0x54>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	79fa      	ldrb	r2, [r7, #7]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	d011      	beq.n	80006ea <Button_Process+0x46>
    {
        prvbtnstate = currentlybtnstate;
 80006c6:	4a0c      	ldr	r2, [pc, #48]	; (80006f8 <Button_Process+0x54>)
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	7013      	strb	r3, [r2, #0]

        sprintf(uart3_tx_buf, "Button Toggle.\r\n");
 80006cc:	490b      	ldr	r1, [pc, #44]	; (80006fc <Button_Process+0x58>)
 80006ce:	480c      	ldr	r0, [pc, #48]	; (8000700 <Button_Process+0x5c>)
 80006d0:	f005 fe16 	bl	8006300 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *) uart3_tx_buf, strlen(uart3_tx_buf), HAL_MAX_DELAY);
 80006d4:	480a      	ldr	r0, [pc, #40]	; (8000700 <Button_Process+0x5c>)
 80006d6:	f7ff fe0b 	bl	80002f0 <strlen>
 80006da:	4603      	mov	r3, r0
 80006dc:	b29a      	uxth	r2, r3
 80006de:	f04f 33ff 	mov.w	r3, #4294967295
 80006e2:	4907      	ldr	r1, [pc, #28]	; (8000700 <Button_Process+0x5c>)
 80006e4:	4807      	ldr	r0, [pc, #28]	; (8000704 <Button_Process+0x60>)
 80006e6:	f004 fbbb 	bl	8004e60 <HAL_UART_Transmit>
    }
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	58020800 	.word	0x58020800
 80006f8:	24000090 	.word	0x24000090
 80006fc:	08006bf4 	.word	0x08006bf4
 8000700:	240001cc 	.word	0x240001cc
 8000704:	24000130 	.word	0x24000130

08000708 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_HS_ID
     PA11   ------> USB_OTG_HS_DM
     PA12   ------> USB_OTG_HS_DP
*/
void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08e      	sub	sp, #56	; 0x38
 800070c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071e:	4b80      	ldr	r3, [pc, #512]	; (8000920 <MX_GPIO_Init+0x218>)
 8000720:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000724:	4a7e      	ldr	r2, [pc, #504]	; (8000920 <MX_GPIO_Init+0x218>)
 8000726:	f043 0304 	orr.w	r3, r3, #4
 800072a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800072e:	4b7c      	ldr	r3, [pc, #496]	; (8000920 <MX_GPIO_Init+0x218>)
 8000730:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000734:	f003 0304 	and.w	r3, r3, #4
 8000738:	623b      	str	r3, [r7, #32]
 800073a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800073c:	4b78      	ldr	r3, [pc, #480]	; (8000920 <MX_GPIO_Init+0x218>)
 800073e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000742:	4a77      	ldr	r2, [pc, #476]	; (8000920 <MX_GPIO_Init+0x218>)
 8000744:	f043 0320 	orr.w	r3, r3, #32
 8000748:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800074c:	4b74      	ldr	r3, [pc, #464]	; (8000920 <MX_GPIO_Init+0x218>)
 800074e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000752:	f003 0320 	and.w	r3, r3, #32
 8000756:	61fb      	str	r3, [r7, #28]
 8000758:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075a:	4b71      	ldr	r3, [pc, #452]	; (8000920 <MX_GPIO_Init+0x218>)
 800075c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000760:	4a6f      	ldr	r2, [pc, #444]	; (8000920 <MX_GPIO_Init+0x218>)
 8000762:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000766:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800076a:	4b6d      	ldr	r3, [pc, #436]	; (8000920 <MX_GPIO_Init+0x218>)
 800076c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000774:	61bb      	str	r3, [r7, #24]
 8000776:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000778:	4b69      	ldr	r3, [pc, #420]	; (8000920 <MX_GPIO_Init+0x218>)
 800077a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800077e:	4a68      	ldr	r2, [pc, #416]	; (8000920 <MX_GPIO_Init+0x218>)
 8000780:	f043 0302 	orr.w	r3, r3, #2
 8000784:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000788:	4b65      	ldr	r3, [pc, #404]	; (8000920 <MX_GPIO_Init+0x218>)
 800078a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800078e:	f003 0302 	and.w	r3, r3, #2
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000796:	4b62      	ldr	r3, [pc, #392]	; (8000920 <MX_GPIO_Init+0x218>)
 8000798:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800079c:	4a60      	ldr	r2, [pc, #384]	; (8000920 <MX_GPIO_Init+0x218>)
 800079e:	f043 0308 	orr.w	r3, r3, #8
 80007a2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80007a6:	4b5e      	ldr	r3, [pc, #376]	; (8000920 <MX_GPIO_Init+0x218>)
 80007a8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007ac:	f003 0308 	and.w	r3, r3, #8
 80007b0:	613b      	str	r3, [r7, #16]
 80007b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007b4:	4b5a      	ldr	r3, [pc, #360]	; (8000920 <MX_GPIO_Init+0x218>)
 80007b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007ba:	4a59      	ldr	r2, [pc, #356]	; (8000920 <MX_GPIO_Init+0x218>)
 80007bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007c0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80007c4:	4b56      	ldr	r3, [pc, #344]	; (8000920 <MX_GPIO_Init+0x218>)
 80007c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	4b53      	ldr	r3, [pc, #332]	; (8000920 <MX_GPIO_Init+0x218>)
 80007d4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007d8:	4a51      	ldr	r2, [pc, #324]	; (8000920 <MX_GPIO_Init+0x218>)
 80007da:	f043 0301 	orr.w	r3, r3, #1
 80007de:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80007e2:	4b4f      	ldr	r3, [pc, #316]	; (8000920 <MX_GPIO_Init+0x218>)
 80007e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007e8:	f003 0301 	and.w	r3, r3, #1
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f0:	4b4b      	ldr	r3, [pc, #300]	; (8000920 <MX_GPIO_Init+0x218>)
 80007f2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80007f6:	4a4a      	ldr	r2, [pc, #296]	; (8000920 <MX_GPIO_Init+0x218>)
 80007f8:	f043 0310 	orr.w	r3, r3, #16
 80007fc:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000800:	4b47      	ldr	r3, [pc, #284]	; (8000920 <MX_GPIO_Init+0x218>)
 8000802:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000806:	f003 0310 	and.w	r3, r3, #16
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000814:	4843      	ldr	r0, [pc, #268]	; (8000924 <MX_GPIO_Init+0x21c>)
 8000816:	f000 ffbf 	bl	8001798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f244 0101 	movw	r1, #16385	; 0x4001
 8000820:	4841      	ldr	r0, [pc, #260]	; (8000928 <MX_GPIO_Init+0x220>)
 8000822:	f000 ffb9 	bl	8001798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2102      	movs	r1, #2
 800082a:	4840      	ldr	r0, [pc, #256]	; (800092c <MX_GPIO_Init+0x224>)
 800082c:	f000 ffb4 	bl	8001798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000830:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000836:	2300      	movs	r3, #0
 8000838:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800083e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000842:	4619      	mov	r1, r3
 8000844:	483a      	ldr	r0, [pc, #232]	; (8000930 <MX_GPIO_Init+0x228>)
 8000846:	f000 fddf 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 800084a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000850:	2301      	movs	r3, #1
 8000852:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000860:	4619      	mov	r1, r3
 8000862:	4830      	ldr	r0, [pc, #192]	; (8000924 <MX_GPIO_Init+0x21c>)
 8000864:	f000 fdd0 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000868:	f244 0301 	movw	r3, #16385	; 0x4001
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086e:	2301      	movs	r3, #1
 8000870:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000876:	2300      	movs	r3, #0
 8000878:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800087a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800087e:	4619      	mov	r1, r3
 8000880:	4829      	ldr	r0, [pc, #164]	; (8000928 <MX_GPIO_Init+0x220>)
 8000882:	f000 fdc1 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000886:	2380      	movs	r3, #128	; 0x80
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800088a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800088e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000898:	4619      	mov	r1, r3
 800089a:	4826      	ldr	r0, [pc, #152]	; (8000934 <MX_GPIO_Init+0x22c>)
 800089c:	f000 fdb4 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 80008a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a6:	2300      	movs	r3, #0
 80008a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008b2:	4619      	mov	r1, r3
 80008b4:	4820      	ldr	r0, [pc, #128]	; (8000938 <MX_GPIO_Init+0x230>)
 80008b6:	f000 fda7 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 80008ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c0:	2302      	movs	r3, #2
 80008c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	2300      	movs	r3, #0
 80008ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 80008cc:	230a      	movs	r3, #10
 80008ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d4:	4619      	mov	r1, r3
 80008d6:	4818      	ldr	r0, [pc, #96]	; (8000938 <MX_GPIO_Init+0x230>)
 80008d8:	f000 fd96 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 80008dc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	2300      	movs	r3, #0
 80008ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008f2:	4619      	mov	r1, r3
 80008f4:	4810      	ldr	r0, [pc, #64]	; (8000938 <MX_GPIO_Init+0x230>)
 80008f6:	f000 fd87 	bl	8001408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008fa:	2302      	movs	r3, #2
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fe:	2301      	movs	r3, #1
 8000900:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2300      	movs	r3, #0
 8000908:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800090e:	4619      	mov	r1, r3
 8000910:	4806      	ldr	r0, [pc, #24]	; (800092c <MX_GPIO_Init+0x224>)
 8000912:	f000 fd79 	bl	8001408 <HAL_GPIO_Init>

}
 8000916:	bf00      	nop
 8000918:	3738      	adds	r7, #56	; 0x38
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	58024400 	.word	0x58024400
 8000924:	58021400 	.word	0x58021400
 8000928:	58020400 	.word	0x58020400
 800092c:	58021000 	.word	0x58021000
 8000930:	58020800 	.word	0x58020800
 8000934:	58021800 	.word	0x58021800
 8000938:	58020000 	.word	0x58020000

0800093c <LED_Process>:
    HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
}
#else
void LED_Process (void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  if (TIM1_CNT > 499) // 1ms period Timer2 Counter.
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <LED_Process+0x44>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000948:	d30c      	bcc.n	8000964 <LED_Process+0x28>
  {
    TIM1_CNT = 0;
 800094a:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <LED_Process+0x44>)
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]

    HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8000950:	2101      	movs	r1, #1
 8000952:	480c      	ldr	r0, [pc, #48]	; (8000984 <LED_Process+0x48>)
 8000954:	f000 ff39 	bl	80017ca <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8000958:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800095c:	4809      	ldr	r0, [pc, #36]	; (8000984 <LED_Process+0x48>)
 800095e:	f000 ff34 	bl	80017ca <HAL_GPIO_TogglePin>
  else if (TIM2_CNT > 9) // 100ms period Timer2 Counter.
  {
    TIM2_CNT = 0;
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
  }
}
 8000962:	e00a      	b.n	800097a <LED_Process+0x3e>
  else if (TIM2_CNT > 9) // 100ms period Timer2 Counter.
 8000964:	4b08      	ldr	r3, [pc, #32]	; (8000988 <LED_Process+0x4c>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b09      	cmp	r3, #9
 800096a:	d906      	bls.n	800097a <LED_Process+0x3e>
    TIM2_CNT = 0;
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <LED_Process+0x4c>)
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000972:	2102      	movs	r1, #2
 8000974:	4805      	ldr	r0, [pc, #20]	; (800098c <LED_Process+0x50>)
 8000976:	f000 ff28 	bl	80017ca <HAL_GPIO_TogglePin>
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	240001c4 	.word	0x240001c4
 8000984:	58020400 	.word	0x58020400
 8000988:	240001c8 	.word	0x240001c8
 800098c:	58021000 	.word	0x58021000

08000990 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000994:	f000 fb96 	bl	80010c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000998:	f000 f81a 	bl	80009d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800099c:	f7ff feb4 	bl	8000708 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009a0:	f000 faa8 	bl	8000ef4 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 80009a4:	f000 fb5c 	bl	8001060 <MX_USB_OTG_HS_USB_Init>
  MX_TIM1_Init();
 80009a8:	f000 f9ba 	bl	8000d20 <MX_TIM1_Init>
  MX_TIM2_Init();
 80009ac:	f000 fa0c 	bl	8000dc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80009b0:	4805      	ldr	r0, [pc, #20]	; (80009c8 <main+0x38>)
 80009b2:	f003 fd75 	bl	80044a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80009b6:	4805      	ldr	r0, [pc, #20]	; (80009cc <main+0x3c>)
 80009b8:	f003 fd72 	bl	80044a0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    LED_Process();
 80009bc:	f7ff ffbe 	bl	800093c <LED_Process>
    Button_Process();
 80009c0:	f7ff fe70 	bl	80006a4 <Button_Process>
    LED_Process();
 80009c4:	e7fa      	b.n	80009bc <main+0x2c>
 80009c6:	bf00      	nop
 80009c8:	24000098 	.word	0x24000098
 80009cc:	240000e4 	.word	0x240000e4

080009d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b09c      	sub	sp, #112	; 0x70
 80009d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009da:	224c      	movs	r2, #76	; 0x4c
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f005 fc86 	bl	80062f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	2220      	movs	r2, #32
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f005 fc80 	bl	80062f0 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80009f0:	4b30      	ldr	r3, [pc, #192]	; (8000ab4 <SystemClock_Config+0xe4>)
 80009f2:	f04f 32ff 	mov.w	r2, #4294967295
 80009f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80009fa:	2004      	movs	r0, #4
 80009fc:	f000 ff00 	bl	8001800 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a00:	2300      	movs	r3, #0
 8000a02:	603b      	str	r3, [r7, #0]
 8000a04:	4b2c      	ldr	r3, [pc, #176]	; (8000ab8 <SystemClock_Config+0xe8>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	4a2b      	ldr	r2, [pc, #172]	; (8000ab8 <SystemClock_Config+0xe8>)
 8000a0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a0e:	6193      	str	r3, [r2, #24]
 8000a10:	4b29      	ldr	r3, [pc, #164]	; (8000ab8 <SystemClock_Config+0xe8>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a1c:	bf00      	nop
 8000a1e:	4b26      	ldr	r3, [pc, #152]	; (8000ab8 <SystemClock_Config+0xe8>)
 8000a20:	699b      	ldr	r3, [r3, #24]
 8000a22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a2a:	d1f8      	bne.n	8000a1e <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000a2c:	2321      	movs	r3, #33	; 0x21
 8000a2e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a30:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a36:	2301      	movs	r3, #1
 8000a38:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a42:	2301      	movs	r3, #1
 8000a44:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 8000a46:	2346      	movs	r3, #70	; 0x46
 8000a48:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a4e:	2304      	movs	r3, #4
 8000a50:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a52:	2302      	movs	r3, #2
 8000a54:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a56:	230c      	movs	r3, #12
 8000a58:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 ff24 	bl	80018b4 <HAL_RCC_OscConfig>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a72:	f000 f823 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a76:	233f      	movs	r3, #63	; 0x3f
 8000a78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a86:	2340      	movs	r3, #64	; 0x40
 8000a88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a8a:	2340      	movs	r3, #64	; 0x40
 8000a8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a92:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a94:	2340      	movs	r3, #64	; 0x40
 8000a96:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2107      	movs	r1, #7
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 fb3b 	bl	8002118 <HAL_RCC_ClockConfig>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000aa8:	f000 f808 	bl	8000abc <Error_Handler>
  }
}
 8000aac:	bf00      	nop
 8000aae:	3770      	adds	r7, #112	; 0x70
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	58024400 	.word	0x58024400
 8000ab8:	58024800 	.word	0x58024800

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <Error_Handler+0x8>
	...

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <HAL_MspInit+0x30>)
 8000ad0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ad4:	4a08      	ldr	r2, [pc, #32]	; (8000af8 <HAL_MspInit+0x30>)
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000ade:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <HAL_MspInit+0x30>)
 8000ae0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ae4:	f003 0302 	and.w	r3, r3, #2
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	58024400 	.word	0x58024400

08000afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <NMI_Handler+0x4>

08000b02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <HardFault_Handler+0x4>

08000b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b0c:	e7fe      	b.n	8000b0c <MemManage_Handler+0x4>

08000b0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b12:	e7fe      	b.n	8000b12 <BusFault_Handler+0x4>

08000b14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <UsageFault_Handler+0x4>

08000b1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b48:	f000 fb2e 	bl	80011a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b54:	4802      	ldr	r0, [pc, #8]	; (8000b60 <TIM1_UP_IRQHandler+0x10>)
 8000b56:	f003 fd1b 	bl	8004590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	24000098 	.word	0x24000098

08000b64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b68:	4802      	ldr	r0, [pc, #8]	; (8000b74 <TIM2_IRQHandler+0x10>)
 8000b6a:	f003 fd11 	bl	8004590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	240000e4 	.word	0x240000e4

08000b78 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) // 1ms period Timer1 Counter.
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a0c      	ldr	r2, [pc, #48]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d105      	bne.n	8000b96 <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
    TIM1_CNT++;
 8000b8a:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000b92:	6013      	str	r3, [r2, #0]
  }
  else if (htim->Instance == TIM2) // 100ms period Timer1 Counter.
  {
    TIM2_CNT++;
  }
}
 8000b94:	e009      	b.n	8000baa <HAL_TIM_PeriodElapsedCallback+0x32>
  else if (htim->Instance == TIM2) // 100ms period Timer1 Counter.
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b9e:	d104      	bne.n	8000baa <HAL_TIM_PeriodElapsedCallback+0x32>
    TIM2_CNT++;
 8000ba0:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	4a06      	ldr	r2, [pc, #24]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000ba8:	6013      	str	r3, [r2, #0]
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	40010000 	.word	0x40010000
 8000bbc:	240001c4 	.word	0x240001c4
 8000bc0:	240001c8 	.word	0x240001c8

08000bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bcc:	4a14      	ldr	r2, [pc, #80]	; (8000c20 <_sbrk+0x5c>)
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <_sbrk+0x60>)
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd8:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <_sbrk+0x64>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <_sbrk+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d207      	bcs.n	8000c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf4:	f005 fb52 	bl	800629c <__errno>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	e009      	b.n	8000c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <_sbrk+0x64>)
 8000c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c16:	68fb      	ldr	r3, [r7, #12]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	24100000 	.word	0x24100000
 8000c24:	00000400 	.word	0x00000400
 8000c28:	24000094 	.word	0x24000094
 8000c2c:	240005e0 	.word	0x240005e0

08000c30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c34:	4b32      	ldr	r3, [pc, #200]	; (8000d00 <SystemInit+0xd0>)
 8000c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3a:	4a31      	ldr	r2, [pc, #196]	; (8000d00 <SystemInit+0xd0>)
 8000c3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c44:	4b2f      	ldr	r3, [pc, #188]	; (8000d04 <SystemInit+0xd4>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f003 030f 	and.w	r3, r3, #15
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d807      	bhi.n	8000c60 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c50:	4b2c      	ldr	r3, [pc, #176]	; (8000d04 <SystemInit+0xd4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f023 030f 	bic.w	r3, r3, #15
 8000c58:	4a2a      	ldr	r2, [pc, #168]	; (8000d04 <SystemInit+0xd4>)
 8000c5a:	f043 0303 	orr.w	r3, r3, #3
 8000c5e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c60:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <SystemInit+0xd8>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a28      	ldr	r2, [pc, #160]	; (8000d08 <SystemInit+0xd8>)
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c6c:	4b26      	ldr	r3, [pc, #152]	; (8000d08 <SystemInit+0xd8>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c72:	4b25      	ldr	r3, [pc, #148]	; (8000d08 <SystemInit+0xd8>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	4924      	ldr	r1, [pc, #144]	; (8000d08 <SystemInit+0xd8>)
 8000c78:	4b24      	ldr	r3, [pc, #144]	; (8000d0c <SystemInit+0xdc>)
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c7e:	4b21      	ldr	r3, [pc, #132]	; (8000d04 <SystemInit+0xd4>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f003 030c 	and.w	r3, r3, #12
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d007      	beq.n	8000c9a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c8a:	4b1e      	ldr	r3, [pc, #120]	; (8000d04 <SystemInit+0xd4>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f023 030f 	bic.w	r3, r3, #15
 8000c92:	4a1c      	ldr	r2, [pc, #112]	; (8000d04 <SystemInit+0xd4>)
 8000c94:	f043 0303 	orr.w	r3, r3, #3
 8000c98:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <SystemInit+0xd8>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <SystemInit+0xd8>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <SystemInit+0xd8>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <SystemInit+0xd8>)
 8000cae:	4a18      	ldr	r2, [pc, #96]	; (8000d10 <SystemInit+0xe0>)
 8000cb0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <SystemInit+0xd8>)
 8000cb4:	4a17      	ldr	r2, [pc, #92]	; (8000d14 <SystemInit+0xe4>)
 8000cb6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cb8:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <SystemInit+0xd8>)
 8000cba:	4a17      	ldr	r2, [pc, #92]	; (8000d18 <SystemInit+0xe8>)
 8000cbc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cbe:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <SystemInit+0xd8>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000cc4:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <SystemInit+0xd8>)
 8000cc6:	4a14      	ldr	r2, [pc, #80]	; (8000d18 <SystemInit+0xe8>)
 8000cc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000cca:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <SystemInit+0xd8>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000cd0:	4b0d      	ldr	r3, [pc, #52]	; (8000d08 <SystemInit+0xd8>)
 8000cd2:	4a11      	ldr	r2, [pc, #68]	; (8000d18 <SystemInit+0xe8>)
 8000cd4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <SystemInit+0xd8>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cdc:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <SystemInit+0xd8>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a09      	ldr	r2, [pc, #36]	; (8000d08 <SystemInit+0xd8>)
 8000ce2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ce8:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <SystemInit+0xd8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000cee:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <SystemInit+0xec>)
 8000cf0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000cf4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00
 8000d04:	52002000 	.word	0x52002000
 8000d08:	58024400 	.word	0x58024400
 8000d0c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d10:	02020200 	.word	0x02020200
 8000d14:	01ff0000 	.word	0x01ff0000
 8000d18:	01010280 	.word	0x01010280
 8000d1c:	52004000 	.word	0x52004000

08000d20 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d26:	f107 0310 	add.w	r3, r7, #16
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d3e:	4b20      	ldr	r3, [pc, #128]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d40:	4a20      	ldr	r2, [pc, #128]	; (8000dc4 <MX_TIM1_Init+0xa4>)
 8000d42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 279;
 8000d44:	4b1e      	ldr	r3, [pc, #120]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d46:	f240 1217 	movw	r2, #279	; 0x117
 8000d4a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d4c:	4b1c      	ldr	r3, [pc, #112]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000d52:	4b1b      	ldr	r3, [pc, #108]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5a:	4b19      	ldr	r3, [pc, #100]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d60:	4b17      	ldr	r3, [pc, #92]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d66:	4b16      	ldr	r3, [pc, #88]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d6c:	4814      	ldr	r0, [pc, #80]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d6e:	f003 fb3f 	bl	80043f0 <HAL_TIM_Base_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000d78:	f7ff fea0 	bl	8000abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d80:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d82:	f107 0310 	add.w	r3, r7, #16
 8000d86:	4619      	mov	r1, r3
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000d8a:	f003 fd09 	bl	80047a0 <HAL_TIM_ConfigClockSource>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000d94:	f7ff fe92 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <MX_TIM1_Init+0xa0>)
 8000daa:	f003 ff5d 	bl	8004c68 <HAL_TIMEx_MasterConfigSynchronization>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000db4:	f7ff fe82 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	3720      	adds	r7, #32
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	24000098 	.word	0x24000098
 8000dc4:	40010000 	.word	0x40010000

08000dc8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dce:	f107 0310 	add.w	r3, r7, #16
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000de6:	4b1e      	ldr	r3, [pc, #120]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000de8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000dec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 279;
 8000dee:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000df0:	f240 1217 	movw	r2, #279	; 0x117
 8000df4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000dfe:	4a19      	ldr	r2, [pc, #100]	; (8000e64 <MX_TIM2_Init+0x9c>)
 8000e00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e02:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e08:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e0e:	4814      	ldr	r0, [pc, #80]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000e10:	f003 faee 	bl	80043f0 <HAL_TIM_Base_Init>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000e1a:	f7ff fe4f 	bl	8000abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e24:	f107 0310 	add.w	r3, r7, #16
 8000e28:	4619      	mov	r1, r3
 8000e2a:	480d      	ldr	r0, [pc, #52]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000e2c:	f003 fcb8 	bl	80047a0 <HAL_TIM_ConfigClockSource>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e36:	f7ff fe41 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	4619      	mov	r1, r3
 8000e46:	4806      	ldr	r0, [pc, #24]	; (8000e60 <MX_TIM2_Init+0x98>)
 8000e48:	f003 ff0e 	bl	8004c68 <HAL_TIMEx_MasterConfigSynchronization>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e52:	f7ff fe33 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	3720      	adds	r7, #32
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	240000e4 	.word	0x240000e4
 8000e64:	0001869f 	.word	0x0001869f

08000e68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a1d      	ldr	r2, [pc, #116]	; (8000eec <HAL_TIM_Base_MspInit+0x84>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d117      	bne.n	8000eaa <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ef0 <HAL_TIM_Base_MspInit+0x88>)
 8000e7c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000e80:	4a1b      	ldr	r2, [pc, #108]	; (8000ef0 <HAL_TIM_Base_MspInit+0x88>)
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8000e8a:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <HAL_TIM_Base_MspInit+0x88>)
 8000e8c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000e90:	f003 0301 	and.w	r3, r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
 8000e96:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	2019      	movs	r0, #25
 8000e9e:	f000 fa7e 	bl	800139e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000ea2:	2019      	movs	r0, #25
 8000ea4:	f000 fa95 	bl	80013d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000ea8:	e01b      	b.n	8000ee2 <HAL_TIM_Base_MspInit+0x7a>
  else if(tim_baseHandle->Instance==TIM2)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000eb2:	d116      	bne.n	8000ee2 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_TIM_Base_MspInit+0x88>)
 8000eb6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000eba:	4a0d      	ldr	r2, [pc, #52]	; (8000ef0 <HAL_TIM_Base_MspInit+0x88>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000ec4:	4b0a      	ldr	r3, [pc, #40]	; (8000ef0 <HAL_TIM_Base_MspInit+0x88>)
 8000ec6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	201c      	movs	r0, #28
 8000ed8:	f000 fa61 	bl	800139e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000edc:	201c      	movs	r0, #28
 8000ede:	f000 fa78 	bl	80013d2 <HAL_NVIC_EnableIRQ>
}
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40010000 	.word	0x40010000
 8000ef0:	58024400 	.word	0x58024400

08000ef4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ef8:	4b22      	ldr	r3, [pc, #136]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000efa:	4a23      	ldr	r2, [pc, #140]	; (8000f88 <MX_USART3_UART_Init+0x94>)
 8000efc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000efe:	4b21      	ldr	r3, [pc, #132]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f04:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f06:	4b1f      	ldr	r3, [pc, #124]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f12:	4b1c      	ldr	r3, [pc, #112]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f18:	4b1a      	ldr	r3, [pc, #104]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f1a:	220c      	movs	r2, #12
 8000f1c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f1e:	4b19      	ldr	r3, [pc, #100]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f24:	4b17      	ldr	r3, [pc, #92]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f2a:	4b16      	ldr	r3, [pc, #88]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f36:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f3c:	4811      	ldr	r0, [pc, #68]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f3e:	f003 ff3f 	bl	8004dc0 <HAL_UART_Init>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f48:	f7ff fdb8 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	480d      	ldr	r0, [pc, #52]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f50:	f005 f8d9 	bl	8006106 <HAL_UARTEx_SetTxFifoThreshold>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f5a:	f7ff fdaf 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4808      	ldr	r0, [pc, #32]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f62:	f005 f90e 	bl	8006182 <HAL_UARTEx_SetRxFifoThreshold>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f6c:	f7ff fda6 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <MX_USART3_UART_Init+0x90>)
 8000f72:	f005 f88f 	bl	8006094 <HAL_UARTEx_DisableFifoMode>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f7c:	f7ff fd9e 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	24000130 	.word	0x24000130
 8000f88:	40004800 	.word	0x40004800

08000f8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b0ba      	sub	sp, #232	; 0xe8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fa4:	f107 0310 	add.w	r3, r7, #16
 8000fa8:	22c0      	movs	r2, #192	; 0xc0
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f005 f99f 	bl	80062f0 <memset>
  if(uartHandle->Instance==USART3)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a27      	ldr	r2, [pc, #156]	; (8001054 <HAL_UART_MspInit+0xc8>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d146      	bne.n	800104a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fbc:	f04f 0202 	mov.w	r2, #2
 8000fc0:	f04f 0300 	mov.w	r3, #0
 8000fc4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fce:	f107 0310 	add.w	r3, r7, #16
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f001 fc2c 	bl	8002830 <HAL_RCCEx_PeriphCLKConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000fde:	f7ff fd6d 	bl	8000abc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <HAL_UART_MspInit+0xcc>)
 8000fe4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000fe8:	4a1b      	ldr	r2, [pc, #108]	; (8001058 <HAL_UART_MspInit+0xcc>)
 8000fea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fee:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000ff2:	4b19      	ldr	r3, [pc, #100]	; (8001058 <HAL_UART_MspInit+0xcc>)
 8000ff4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000ff8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001000:	4b15      	ldr	r3, [pc, #84]	; (8001058 <HAL_UART_MspInit+0xcc>)
 8001002:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001006:	4a14      	ldr	r2, [pc, #80]	; (8001058 <HAL_UART_MspInit+0xcc>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <HAL_UART_MspInit+0xcc>)
 8001012:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800101e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001022:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001026:	2302      	movs	r3, #2
 8001028:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2300      	movs	r3, #0
 8001034:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001038:	2307      	movs	r3, #7
 800103a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800103e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <HAL_UART_MspInit+0xd0>)
 8001046:	f000 f9df 	bl	8001408 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800104a:	bf00      	nop
 800104c:	37e8      	adds	r7, #232	; 0xe8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40004800 	.word	0x40004800
 8001058:	58024400 	.word	0x58024400
 800105c:	58020c00 	.word	0x58020c00

08001060 <MX_USB_OTG_HS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_USB_Init(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
	...

08001070 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001070:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001074:	f7ff fddc 	bl	8000c30 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001078:	480c      	ldr	r0, [pc, #48]	; (80010ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800107a:	490d      	ldr	r1, [pc, #52]	; (80010b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800107c:	4a0d      	ldr	r2, [pc, #52]	; (80010b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800107e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001080:	e002      	b.n	8001088 <LoopCopyDataInit>

08001082 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001082:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001084:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001086:	3304      	adds	r3, #4

08001088 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001088:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800108a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800108c:	d3f9      	bcc.n	8001082 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800108e:	4a0a      	ldr	r2, [pc, #40]	; (80010b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001090:	4c0a      	ldr	r4, [pc, #40]	; (80010bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001094:	e001      	b.n	800109a <LoopFillZerobss>

08001096 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001096:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001098:	3204      	adds	r2, #4

0800109a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800109a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800109c:	d3fb      	bcc.n	8001096 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800109e:	f005 f903 	bl	80062a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010a2:	f7ff fc75 	bl	8000990 <main>
  bx  lr
 80010a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010a8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80010ac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80010b0:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 80010b4:	08006c84 	.word	0x08006c84
  ldr r2, =_sbss
 80010b8:	24000074 	.word	0x24000074
  ldr r4, =_ebss
 80010bc:	240005e0 	.word	0x240005e0

080010c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010c0:	e7fe      	b.n	80010c0 <ADC_IRQHandler>
	...

080010c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ca:	2003      	movs	r0, #3
 80010cc:	f000 f95c 	bl	8001388 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80010d0:	f001 f9d8 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 80010d4:	4602      	mov	r2, r0
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <HAL_Init+0x68>)
 80010d8:	699b      	ldr	r3, [r3, #24]
 80010da:	0a1b      	lsrs	r3, r3, #8
 80010dc:	f003 030f 	and.w	r3, r3, #15
 80010e0:	4913      	ldr	r1, [pc, #76]	; (8001130 <HAL_Init+0x6c>)
 80010e2:	5ccb      	ldrb	r3, [r1, r3]
 80010e4:	f003 031f 	and.w	r3, r3, #31
 80010e8:	fa22 f303 	lsr.w	r3, r2, r3
 80010ec:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80010ee:	4b0f      	ldr	r3, [pc, #60]	; (800112c <HAL_Init+0x68>)
 80010f0:	699b      	ldr	r3, [r3, #24]
 80010f2:	f003 030f 	and.w	r3, r3, #15
 80010f6:	4a0e      	ldr	r2, [pc, #56]	; (8001130 <HAL_Init+0x6c>)
 80010f8:	5cd3      	ldrb	r3, [r2, r3]
 80010fa:	f003 031f 	and.w	r3, r3, #31
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	fa22 f303 	lsr.w	r3, r2, r3
 8001104:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <HAL_Init+0x70>)
 8001106:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001108:	4a0b      	ldr	r2, [pc, #44]	; (8001138 <HAL_Init+0x74>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800110e:	2000      	movs	r0, #0
 8001110:	f000 f814 	bl	800113c <HAL_InitTick>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e002      	b.n	8001124 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800111e:	f7ff fcd3 	bl	8000ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001122:	2300      	movs	r3, #0
}
 8001124:	4618      	mov	r0, r3
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	58024400 	.word	0x58024400
 8001130:	08006c08 	.word	0x08006c08
 8001134:	24000004 	.word	0x24000004
 8001138:	24000000 	.word	0x24000000

0800113c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <HAL_InitTick+0x60>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d101      	bne.n	8001150 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	e021      	b.n	8001194 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001150:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <HAL_InitTick+0x64>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <HAL_InitTick+0x60>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f941 	bl	80013ee <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e00e      	b.n	8001194 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b0f      	cmp	r3, #15
 800117a:	d80a      	bhi.n	8001192 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117c:	2200      	movs	r2, #0
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	f000 f90b 	bl	800139e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001188:	4a06      	ldr	r2, [pc, #24]	; (80011a4 <HAL_InitTick+0x68>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	2400000c 	.word	0x2400000c
 80011a0:	24000000 	.word	0x24000000
 80011a4:	24000008 	.word	0x24000008

080011a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_IncTick+0x20>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_IncTick+0x24>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <HAL_IncTick+0x24>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	2400000c 	.word	0x2400000c
 80011cc:	240005cc 	.word	0x240005cc

080011d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <HAL_GetTick+0x14>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	240005cc 	.word	0x240005cc

080011e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f8:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <__NVIC_SetPriorityGrouping+0x40>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001204:	4013      	ands	r3, r2
 8001206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <__NVIC_SetPriorityGrouping+0x44>)
 8001212:	4313      	orrs	r3, r2
 8001214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001216:	4a04      	ldr	r2, [pc, #16]	; (8001228 <__NVIC_SetPriorityGrouping+0x40>)
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	60d3      	str	r3, [r2, #12]
}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	.word	0xe000ed00
 800122c:	05fa0000 	.word	0x05fa0000

08001230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <__NVIC_GetPriorityGrouping+0x18>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	f003 0307 	and.w	r3, r3, #7
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800125a:	2b00      	cmp	r3, #0
 800125c:	db0b      	blt.n	8001276 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	f003 021f 	and.w	r2, r3, #31
 8001264:	4907      	ldr	r1, [pc, #28]	; (8001284 <__NVIC_EnableIRQ+0x38>)
 8001266:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	2001      	movs	r0, #1
 800126e:	fa00 f202 	lsl.w	r2, r0, r2
 8001272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100

08001288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0a      	blt.n	80012b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	490c      	ldr	r1, [pc, #48]	; (80012d4 <__NVIC_SetPriority+0x4c>)
 80012a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012a6:	0112      	lsls	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	440b      	add	r3, r1
 80012ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b0:	e00a      	b.n	80012c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4908      	ldr	r1, [pc, #32]	; (80012d8 <__NVIC_SetPriority+0x50>)
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	3b04      	subs	r3, #4
 80012c0:	0112      	lsls	r2, r2, #4
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	440b      	add	r3, r1
 80012c6:	761a      	strb	r2, [r3, #24]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	; 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f1c3 0307 	rsb	r3, r3, #7
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	bf28      	it	cs
 80012fa:	2304      	movcs	r3, #4
 80012fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3304      	adds	r3, #4
 8001302:	2b06      	cmp	r3, #6
 8001304:	d902      	bls.n	800130c <NVIC_EncodePriority+0x30>
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3b03      	subs	r3, #3
 800130a:	e000      	b.n	800130e <NVIC_EncodePriority+0x32>
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43da      	mvns	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001324:	f04f 31ff 	mov.w	r1, #4294967295
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	43d9      	mvns	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	4313      	orrs	r3, r2
         );
}
 8001336:	4618      	mov	r0, r3
 8001338:	3724      	adds	r7, #36	; 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3b01      	subs	r3, #1
 8001350:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001354:	d301      	bcc.n	800135a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001356:	2301      	movs	r3, #1
 8001358:	e00f      	b.n	800137a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800135a:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <SysTick_Config+0x40>)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3b01      	subs	r3, #1
 8001360:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001362:	210f      	movs	r1, #15
 8001364:	f04f 30ff 	mov.w	r0, #4294967295
 8001368:	f7ff ff8e 	bl	8001288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800136c:	4b05      	ldr	r3, [pc, #20]	; (8001384 <SysTick_Config+0x40>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <SysTick_Config+0x40>)
 8001374:	2207      	movs	r2, #7
 8001376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	e000e010 	.word	0xe000e010

08001388 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ff29 	bl	80011e8 <__NVIC_SetPriorityGrouping>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	4603      	mov	r3, r0
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]
 80013aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013ac:	f7ff ff40 	bl	8001230 <__NVIC_GetPriorityGrouping>
 80013b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	68b9      	ldr	r1, [r7, #8]
 80013b6:	6978      	ldr	r0, [r7, #20]
 80013b8:	f7ff ff90 	bl	80012dc <NVIC_EncodePriority>
 80013bc:	4602      	mov	r2, r0
 80013be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013c2:	4611      	mov	r1, r2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff5f 	bl	8001288 <__NVIC_SetPriority>
}
 80013ca:	bf00      	nop
 80013cc:	3718      	adds	r7, #24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff33 	bl	800124c <__NVIC_EnableIRQ>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff ffa4 	bl	8001344 <SysTick_Config>
 80013fc:	4603      	mov	r3, r0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001408:	b480      	push	{r7}
 800140a:	b089      	sub	sp, #36	; 0x24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001412:	2300      	movs	r3, #0
 8001414:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001416:	4b89      	ldr	r3, [pc, #548]	; (800163c <HAL_GPIO_Init+0x234>)
 8001418:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800141a:	e194      	b.n	8001746 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	2101      	movs	r1, #1
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	fa01 f303 	lsl.w	r3, r1, r3
 8001428:	4013      	ands	r3, r2
 800142a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	2b00      	cmp	r3, #0
 8001430:	f000 8186 	beq.w	8001740 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f003 0303 	and.w	r3, r3, #3
 800143c:	2b01      	cmp	r3, #1
 800143e:	d005      	beq.n	800144c <HAL_GPIO_Init+0x44>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f003 0303 	and.w	r3, r3, #3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d130      	bne.n	80014ae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	2203      	movs	r2, #3
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	43db      	mvns	r3, r3
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	4013      	ands	r3, r2
 8001462:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	68da      	ldr	r2, [r3, #12]
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001482:	2201      	movs	r2, #1
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	4013      	ands	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	091b      	lsrs	r3, r3, #4
 8001498:	f003 0201 	and.w	r2, r3, #1
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d017      	beq.n	80014ea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	2203      	movs	r2, #3
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43db      	mvns	r3, r3
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	4013      	ands	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d123      	bne.n	800153e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	08da      	lsrs	r2, r3, #3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	3208      	adds	r2, #8
 80014fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001502:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	220f      	movs	r2, #15
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43db      	mvns	r3, r3
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	4013      	ands	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	691a      	ldr	r2, [r3, #16]
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	f003 0307 	and.w	r3, r3, #7
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4313      	orrs	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	08da      	lsrs	r2, r3, #3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3208      	adds	r2, #8
 8001538:	69b9      	ldr	r1, [r7, #24]
 800153a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	2203      	movs	r2, #3
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f003 0203 	and.w	r2, r3, #3
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4313      	orrs	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 80e0 	beq.w	8001740 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001580:	4b2f      	ldr	r3, [pc, #188]	; (8001640 <HAL_GPIO_Init+0x238>)
 8001582:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001586:	4a2e      	ldr	r2, [pc, #184]	; (8001640 <HAL_GPIO_Init+0x238>)
 8001588:	f043 0302 	orr.w	r3, r3, #2
 800158c:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001590:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <HAL_GPIO_Init+0x238>)
 8001592:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800159e:	4a29      	ldr	r2, [pc, #164]	; (8001644 <HAL_GPIO_Init+0x23c>)
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	089b      	lsrs	r3, r3, #2
 80015a4:	3302      	adds	r3, #2
 80015a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	220f      	movs	r2, #15
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4013      	ands	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a20      	ldr	r2, [pc, #128]	; (8001648 <HAL_GPIO_Init+0x240>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d052      	beq.n	8001670 <HAL_GPIO_Init+0x268>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a1f      	ldr	r2, [pc, #124]	; (800164c <HAL_GPIO_Init+0x244>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d031      	beq.n	8001636 <HAL_GPIO_Init+0x22e>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a1e      	ldr	r2, [pc, #120]	; (8001650 <HAL_GPIO_Init+0x248>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d02b      	beq.n	8001632 <HAL_GPIO_Init+0x22a>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a1d      	ldr	r2, [pc, #116]	; (8001654 <HAL_GPIO_Init+0x24c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d025      	beq.n	800162e <HAL_GPIO_Init+0x226>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <HAL_GPIO_Init+0x250>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d01f      	beq.n	800162a <HAL_GPIO_Init+0x222>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a1b      	ldr	r2, [pc, #108]	; (800165c <HAL_GPIO_Init+0x254>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d019      	beq.n	8001626 <HAL_GPIO_Init+0x21e>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a1a      	ldr	r2, [pc, #104]	; (8001660 <HAL_GPIO_Init+0x258>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d013      	beq.n	8001622 <HAL_GPIO_Init+0x21a>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a19      	ldr	r2, [pc, #100]	; (8001664 <HAL_GPIO_Init+0x25c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00d      	beq.n	800161e <HAL_GPIO_Init+0x216>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a18      	ldr	r2, [pc, #96]	; (8001668 <HAL_GPIO_Init+0x260>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d007      	beq.n	800161a <HAL_GPIO_Init+0x212>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a17      	ldr	r2, [pc, #92]	; (800166c <HAL_GPIO_Init+0x264>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d101      	bne.n	8001616 <HAL_GPIO_Init+0x20e>
 8001612:	2309      	movs	r3, #9
 8001614:	e02d      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 8001616:	230a      	movs	r3, #10
 8001618:	e02b      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 800161a:	2308      	movs	r3, #8
 800161c:	e029      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 800161e:	2307      	movs	r3, #7
 8001620:	e027      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 8001622:	2306      	movs	r3, #6
 8001624:	e025      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 8001626:	2305      	movs	r3, #5
 8001628:	e023      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 800162a:	2304      	movs	r3, #4
 800162c:	e021      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 800162e:	2303      	movs	r3, #3
 8001630:	e01f      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 8001632:	2302      	movs	r3, #2
 8001634:	e01d      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 8001636:	2301      	movs	r3, #1
 8001638:	e01b      	b.n	8001672 <HAL_GPIO_Init+0x26a>
 800163a:	bf00      	nop
 800163c:	58000080 	.word	0x58000080
 8001640:	58024400 	.word	0x58024400
 8001644:	58000400 	.word	0x58000400
 8001648:	58020000 	.word	0x58020000
 800164c:	58020400 	.word	0x58020400
 8001650:	58020800 	.word	0x58020800
 8001654:	58020c00 	.word	0x58020c00
 8001658:	58021000 	.word	0x58021000
 800165c:	58021400 	.word	0x58021400
 8001660:	58021800 	.word	0x58021800
 8001664:	58021c00 	.word	0x58021c00
 8001668:	58022000 	.word	0x58022000
 800166c:	58022400 	.word	0x58022400
 8001670:	2300      	movs	r3, #0
 8001672:	69fa      	ldr	r2, [r7, #28]
 8001674:	f002 0203 	and.w	r2, r2, #3
 8001678:	0092      	lsls	r2, r2, #2
 800167a:	4093      	lsls	r3, r2
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4313      	orrs	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001682:	4938      	ldr	r1, [pc, #224]	; (8001764 <HAL_GPIO_Init+0x35c>)
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	089b      	lsrs	r3, r3, #2
 8001688:	3302      	adds	r3, #2
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001690:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	43db      	mvns	r3, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4013      	ands	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80016b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80016be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	43db      	mvns	r3, r3
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	4013      	ands	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80016e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d003      	beq.n	8001710 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	3301      	adds	r3, #1
 8001744:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	fa22 f303 	lsr.w	r3, r2, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	f47f ae63 	bne.w	800141c <HAL_GPIO_Init+0x14>
  }
}
 8001756:	bf00      	nop
 8001758:	bf00      	nop
 800175a:	3724      	adds	r7, #36	; 0x24
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	58000400 	.word	0x58000400

08001768 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	691a      	ldr	r2, [r3, #16]
 8001778:	887b      	ldrh	r3, [r7, #2]
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d002      	beq.n	8001786 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001780:	2301      	movs	r3, #1
 8001782:	73fb      	strb	r3, [r7, #15]
 8001784:	e001      	b.n	800178a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	807b      	strh	r3, [r7, #2]
 80017a4:	4613      	mov	r3, r2
 80017a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017a8:	787b      	ldrb	r3, [r7, #1]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d003      	beq.n	80017b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80017b4:	e003      	b.n	80017be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	041a      	lsls	r2, r3, #16
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	619a      	str	r2, [r3, #24]
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b085      	sub	sp, #20
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
 80017d2:	460b      	mov	r3, r1
 80017d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017dc:	887a      	ldrh	r2, [r7, #2]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4013      	ands	r3, r2
 80017e2:	041a      	lsls	r2, r3, #16
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	43d9      	mvns	r1, r3
 80017e8:	887b      	ldrh	r3, [r7, #2]
 80017ea:	400b      	ands	r3, r1
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	619a      	str	r2, [r3, #24]
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
	...

08001800 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001808:	4b29      	ldr	r3, [pc, #164]	; (80018b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	2b06      	cmp	r3, #6
 8001812:	d00a      	beq.n	800182a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001814:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	429a      	cmp	r2, r3
 8001820:	d001      	beq.n	8001826 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e040      	b.n	80018a8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e03e      	b.n	80018a8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800182a:	4b21      	ldr	r3, [pc, #132]	; (80018b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001832:	491f      	ldr	r1, [pc, #124]	; (80018b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4313      	orrs	r3, r2
 8001838:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800183a:	f7ff fcc9 	bl	80011d0 <HAL_GetTick>
 800183e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001840:	e009      	b.n	8001856 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001842:	f7ff fcc5 	bl	80011d0 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001850:	d901      	bls.n	8001856 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e028      	b.n	80018a8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001856:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800185e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001862:	d1ee      	bne.n	8001842 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b1e      	cmp	r3, #30
 8001868:	d008      	beq.n	800187c <HAL_PWREx_ConfigSupply+0x7c>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b2e      	cmp	r3, #46	; 0x2e
 800186e:	d005      	beq.n	800187c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b1d      	cmp	r3, #29
 8001874:	d002      	beq.n	800187c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b2d      	cmp	r3, #45	; 0x2d
 800187a:	d114      	bne.n	80018a6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800187c:	f7ff fca8 	bl	80011d0 <HAL_GetTick>
 8001880:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001882:	e009      	b.n	8001898 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001884:	f7ff fca4 	bl	80011d0 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001892:	d901      	bls.n	8001898 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e007      	b.n	80018a8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a4:	d1ee      	bne.n	8001884 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	58024800 	.word	0x58024800

080018b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08c      	sub	sp, #48	; 0x30
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d102      	bne.n	80018c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	f000 bc1f 	b.w	8002106 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80b3 	beq.w	8001a3c <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018d6:	4b95      	ldr	r3, [pc, #596]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80018de:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018e0:	4b92      	ldr	r3, [pc, #584]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80018e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80018e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e8:	2b10      	cmp	r3, #16
 80018ea:	d007      	beq.n	80018fc <HAL_RCC_OscConfig+0x48>
 80018ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ee:	2b18      	cmp	r3, #24
 80018f0:	d112      	bne.n	8001918 <HAL_RCC_OscConfig+0x64>
 80018f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f4:	f003 0303 	and.w	r3, r3, #3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d10d      	bne.n	8001918 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018fc:	4b8b      	ldr	r3, [pc, #556]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001904:	2b00      	cmp	r3, #0
 8001906:	f000 8098 	beq.w	8001a3a <HAL_RCC_OscConfig+0x186>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	f040 8093 	bne.w	8001a3a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e3f6      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001920:	d106      	bne.n	8001930 <HAL_RCC_OscConfig+0x7c>
 8001922:	4b82      	ldr	r3, [pc, #520]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a81      	ldr	r2, [pc, #516]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	e058      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d112      	bne.n	800195e <HAL_RCC_OscConfig+0xaa>
 8001938:	4b7c      	ldr	r3, [pc, #496]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a7b      	ldr	r2, [pc, #492]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800193e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	4b79      	ldr	r3, [pc, #484]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a78      	ldr	r2, [pc, #480]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800194a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	4b76      	ldr	r3, [pc, #472]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a75      	ldr	r2, [pc, #468]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800195a:	6013      	str	r3, [r2, #0]
 800195c:	e041      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001966:	d112      	bne.n	800198e <HAL_RCC_OscConfig+0xda>
 8001968:	4b70      	ldr	r3, [pc, #448]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a6f      	ldr	r2, [pc, #444]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800196e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001972:	6013      	str	r3, [r2, #0]
 8001974:	4b6d      	ldr	r3, [pc, #436]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a6c      	ldr	r2, [pc, #432]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800197a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	4b6a      	ldr	r3, [pc, #424]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a69      	ldr	r2, [pc, #420]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	e029      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001996:	d112      	bne.n	80019be <HAL_RCC_OscConfig+0x10a>
 8001998:	4b64      	ldr	r3, [pc, #400]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a63      	ldr	r2, [pc, #396]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 800199e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	4b61      	ldr	r3, [pc, #388]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a60      	ldr	r2, [pc, #384]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80019ae:	6013      	str	r3, [r2, #0]
 80019b0:	4b5e      	ldr	r3, [pc, #376]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a5d      	ldr	r2, [pc, #372]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	e011      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
 80019be:	4b5b      	ldr	r3, [pc, #364]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a5a      	ldr	r2, [pc, #360]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c8:	6013      	str	r3, [r2, #0]
 80019ca:	4b58      	ldr	r3, [pc, #352]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a57      	ldr	r2, [pc, #348]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	4b55      	ldr	r3, [pc, #340]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a54      	ldr	r2, [pc, #336]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 80019dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80019e0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d013      	beq.n	8001a12 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ea:	f7ff fbf1 	bl	80011d0 <HAL_GetTick>
 80019ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f2:	f7ff fbed 	bl	80011d0 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b64      	cmp	r3, #100	; 0x64
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e380      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a04:	4b49      	ldr	r3, [pc, #292]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x13e>
 8001a10:	e014      	b.n	8001a3c <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a12:	f7ff fbdd 	bl	80011d0 <HAL_GetTick>
 8001a16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a1a:	f7ff fbd9 	bl	80011d0 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	; 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e36c      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a2c:	4b3f      	ldr	r3, [pc, #252]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f0      	bne.n	8001a1a <HAL_RCC_OscConfig+0x166>
 8001a38:	e000      	b.n	8001a3c <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 808c 	beq.w	8001b62 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a4a:	4b38      	ldr	r3, [pc, #224]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a52:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a54:	4b35      	ldr	r3, [pc, #212]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a58:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d007      	beq.n	8001a70 <HAL_RCC_OscConfig+0x1bc>
 8001a60:	6a3b      	ldr	r3, [r7, #32]
 8001a62:	2b18      	cmp	r3, #24
 8001a64:	d137      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x222>
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d132      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a70:	4b2e      	ldr	r3, [pc, #184]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_RCC_OscConfig+0x1d4>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d101      	bne.n	8001a88 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e33e      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a88:	4b28      	ldr	r3, [pc, #160]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f023 0219 	bic.w	r2, r3, #25
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	4925      	ldr	r1, [pc, #148]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fb99 	bl	80011d0 <HAL_GetTick>
 8001a9e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fb95 	bl	80011d0 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e328      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0304 	and.w	r3, r3, #4
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	4917      	ldr	r1, [pc, #92]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ad4:	e045      	b.n	8001b62 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d028      	beq.n	8001b30 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ade:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f023 0219 	bic.w	r2, r3, #25
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	4910      	ldr	r1, [pc, #64]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7ff fb6e 	bl	80011d0 <HAL_GetTick>
 8001af4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af8:	f7ff fb6a 	bl	80011d0 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e2fd      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b0a:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b16:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	061b      	lsls	r3, r3, #24
 8001b24:	4901      	ldr	r1, [pc, #4]	; (8001b2c <HAL_RCC_OscConfig+0x278>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	604b      	str	r3, [r1, #4]
 8001b2a:	e01a      	b.n	8001b62 <HAL_RCC_OscConfig+0x2ae>
 8001b2c:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b30:	4b97      	ldr	r3, [pc, #604]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a96      	ldr	r2, [pc, #600]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001b36:	f023 0301 	bic.w	r3, r3, #1
 8001b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fb48 	bl	80011d0 <HAL_GetTick>
 8001b40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b44:	f7ff fb44 	bl	80011d0 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e2d7      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b56:	4b8e      	ldr	r3, [pc, #568]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0304 	and.w	r3, r3, #4
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0310 	and.w	r3, r3, #16
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d06a      	beq.n	8001c44 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b6e:	4b88      	ldr	r3, [pc, #544]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001b70:	691b      	ldr	r3, [r3, #16]
 8001b72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b76:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b78:	4b85      	ldr	r3, [pc, #532]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	2b08      	cmp	r3, #8
 8001b82:	d007      	beq.n	8001b94 <HAL_RCC_OscConfig+0x2e0>
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	2b18      	cmp	r3, #24
 8001b88:	d11b      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x30e>
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f003 0303 	and.w	r3, r3, #3
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d116      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b94:	4b7e      	ldr	r3, [pc, #504]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d005      	beq.n	8001bac <HAL_RCC_OscConfig+0x2f8>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	69db      	ldr	r3, [r3, #28]
 8001ba4:	2b80      	cmp	r3, #128	; 0x80
 8001ba6:	d001      	beq.n	8001bac <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e2ac      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bac:	4b78      	ldr	r3, [pc, #480]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	061b      	lsls	r3, r3, #24
 8001bba:	4975      	ldr	r1, [pc, #468]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bc0:	e040      	b.n	8001c44 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d023      	beq.n	8001c12 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001bca:	4b71      	ldr	r3, [pc, #452]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a70      	ldr	r2, [pc, #448]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd6:	f7ff fafb 	bl	80011d0 <HAL_GetTick>
 8001bda:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001bde:	f7ff faf7 	bl	80011d0 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e28a      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bf0:	4b67      	ldr	r3, [pc, #412]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d0f0      	beq.n	8001bde <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bfc:	4b64      	ldr	r3, [pc, #400]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	061b      	lsls	r3, r3, #24
 8001c0a:	4961      	ldr	r1, [pc, #388]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	60cb      	str	r3, [r1, #12]
 8001c10:	e018      	b.n	8001c44 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c12:	4b5f      	ldr	r3, [pc, #380]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a5e      	ldr	r2, [pc, #376]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fad7 	bl	80011d0 <HAL_GetTick>
 8001c22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c26:	f7ff fad3 	bl	80011d0 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e266      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c38:	4b55      	ldr	r3, [pc, #340]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f0      	bne.n	8001c26 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d036      	beq.n	8001cbe <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d019      	beq.n	8001c8c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c58:	4b4d      	ldr	r3, [pc, #308]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c5c:	4a4c      	ldr	r2, [pc, #304]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c64:	f7ff fab4 	bl	80011d0 <HAL_GetTick>
 8001c68:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c6c:	f7ff fab0 	bl	80011d0 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e243      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c7e:	4b44      	ldr	r3, [pc, #272]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <HAL_RCC_OscConfig+0x3b8>
 8001c8a:	e018      	b.n	8001cbe <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c8c:	4b40      	ldr	r3, [pc, #256]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c90:	4a3f      	ldr	r2, [pc, #252]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001c92:	f023 0301 	bic.w	r3, r3, #1
 8001c96:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c98:	f7ff fa9a 	bl	80011d0 <HAL_GetTick>
 8001c9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fa96 	bl	80011d0 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e229      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cb2:	4b37      	ldr	r3, [pc, #220]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0320 	and.w	r3, r3, #32
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d036      	beq.n	8001d38 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d019      	beq.n	8001d06 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cd2:	4b2f      	ldr	r3, [pc, #188]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a2e      	ldr	r2, [pc, #184]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001cd8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cdc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001cde:	f7ff fa77 	bl	80011d0 <HAL_GetTick>
 8001ce2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ce4:	e008      	b.n	8001cf8 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ce6:	f7ff fa73 	bl	80011d0 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e206      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001cf8:	4b25      	ldr	r3, [pc, #148]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f0      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x432>
 8001d04:	e018      	b.n	8001d38 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a21      	ldr	r2, [pc, #132]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001d0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d10:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d12:	f7ff fa5d 	bl	80011d0 <HAL_GetTick>
 8001d16:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d1a:	f7ff fa59 	bl	80011d0 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e1ec      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d2c:	4b18      	ldr	r3, [pc, #96]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1f0      	bne.n	8001d1a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80af 	beq.w	8001ea4 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d46:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <HAL_RCC_OscConfig+0x4e0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a12      	ldr	r2, [pc, #72]	; (8001d94 <HAL_RCC_OscConfig+0x4e0>)
 8001d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d52:	f7ff fa3d 	bl	80011d0 <HAL_GetTick>
 8001d56:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d5a:	f7ff fa39 	bl	80011d0 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b64      	cmp	r3, #100	; 0x64
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e1cc      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d6c:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_RCC_OscConfig+0x4e0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f0      	beq.n	8001d5a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d10b      	bne.n	8001d98 <HAL_RCC_OscConfig+0x4e4>
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d84:	4a02      	ldr	r2, [pc, #8]	; (8001d90 <HAL_RCC_OscConfig+0x4dc>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001d8c:	e05b      	b.n	8001e46 <HAL_RCC_OscConfig+0x592>
 8001d8e:	bf00      	nop
 8001d90:	58024400 	.word	0x58024400
 8001d94:	58024800 	.word	0x58024800
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d112      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x512>
 8001da0:	4b9d      	ldr	r3, [pc, #628]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da4:	4a9c      	ldr	r2, [pc, #624]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001da6:	f023 0301 	bic.w	r3, r3, #1
 8001daa:	6713      	str	r3, [r2, #112]	; 0x70
 8001dac:	4b9a      	ldr	r3, [pc, #616]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001db0:	4a99      	ldr	r2, [pc, #612]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001db2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001db6:	6713      	str	r3, [r2, #112]	; 0x70
 8001db8:	4b97      	ldr	r3, [pc, #604]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dbc:	4a96      	ldr	r2, [pc, #600]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dbe:	f023 0304 	bic.w	r3, r3, #4
 8001dc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc4:	e03f      	b.n	8001e46 <HAL_RCC_OscConfig+0x592>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2b05      	cmp	r3, #5
 8001dcc:	d112      	bne.n	8001df4 <HAL_RCC_OscConfig+0x540>
 8001dce:	4b92      	ldr	r3, [pc, #584]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd2:	4a91      	ldr	r2, [pc, #580]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dd4:	f043 0304 	orr.w	r3, r3, #4
 8001dd8:	6713      	str	r3, [r2, #112]	; 0x70
 8001dda:	4b8f      	ldr	r3, [pc, #572]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dde:	4a8e      	ldr	r2, [pc, #568]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001de0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001de4:	6713      	str	r3, [r2, #112]	; 0x70
 8001de6:	4b8c      	ldr	r3, [pc, #560]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dea:	4a8b      	ldr	r2, [pc, #556]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6713      	str	r3, [r2, #112]	; 0x70
 8001df2:	e028      	b.n	8001e46 <HAL_RCC_OscConfig+0x592>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b85      	cmp	r3, #133	; 0x85
 8001dfa:	d112      	bne.n	8001e22 <HAL_RCC_OscConfig+0x56e>
 8001dfc:	4b86      	ldr	r3, [pc, #536]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e00:	4a85      	ldr	r2, [pc, #532]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e02:	f043 0304 	orr.w	r3, r3, #4
 8001e06:	6713      	str	r3, [r2, #112]	; 0x70
 8001e08:	4b83      	ldr	r3, [pc, #524]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0c:	4a82      	ldr	r2, [pc, #520]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e12:	6713      	str	r3, [r2, #112]	; 0x70
 8001e14:	4b80      	ldr	r3, [pc, #512]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e18:	4a7f      	ldr	r2, [pc, #508]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e20:	e011      	b.n	8001e46 <HAL_RCC_OscConfig+0x592>
 8001e22:	4b7d      	ldr	r3, [pc, #500]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e26:	4a7c      	ldr	r2, [pc, #496]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e28:	f023 0301 	bic.w	r3, r3, #1
 8001e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2e:	4b7a      	ldr	r3, [pc, #488]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e32:	4a79      	ldr	r2, [pc, #484]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e34:	f023 0304 	bic.w	r3, r3, #4
 8001e38:	6713      	str	r3, [r2, #112]	; 0x70
 8001e3a:	4b77      	ldr	r3, [pc, #476]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e3e:	4a76      	ldr	r2, [pc, #472]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d015      	beq.n	8001e7a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e4e:	f7ff f9bf 	bl	80011d0 <HAL_GetTick>
 8001e52:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e54:	e00a      	b.n	8001e6c <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e56:	f7ff f9bb 	bl	80011d0 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e14c      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e6c:	4b6a      	ldr	r3, [pc, #424]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0ee      	beq.n	8001e56 <HAL_RCC_OscConfig+0x5a2>
 8001e78:	e014      	b.n	8001ea4 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7a:	f7ff f9a9 	bl	80011d0 <HAL_GetTick>
 8001e7e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e80:	e00a      	b.n	8001e98 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e82:	f7ff f9a5 	bl	80011d0 <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e136      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e98:	4b5f      	ldr	r3, [pc, #380]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1ee      	bne.n	8001e82 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 812b 	beq.w	8002104 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001eae:	4b5a      	ldr	r3, [pc, #360]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001eb6:	2b18      	cmp	r3, #24
 8001eb8:	f000 80bb 	beq.w	8002032 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	f040 8095 	bne.w	8001ff0 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec6:	4b54      	ldr	r3, [pc, #336]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a53      	ldr	r2, [pc, #332]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001ecc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed2:	f7ff f97d 	bl	80011d0 <HAL_GetTick>
 8001ed6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eda:	f7ff f979 	bl	80011d0 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e10c      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eec:	4b4a      	ldr	r3, [pc, #296]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1f0      	bne.n	8001eda <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ef8:	4b47      	ldr	r3, [pc, #284]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001efa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001efc:	4b47      	ldr	r3, [pc, #284]	; (800201c <HAL_RCC_OscConfig+0x768>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001f08:	0112      	lsls	r2, r2, #4
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	4942      	ldr	r1, [pc, #264]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	628b      	str	r3, [r1, #40]	; 0x28
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f20:	3b01      	subs	r3, #1
 8001f22:	025b      	lsls	r3, r3, #9
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	041b      	lsls	r3, r3, #16
 8001f30:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001f34:	431a      	orrs	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	061b      	lsls	r3, r3, #24
 8001f3e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001f42:	4935      	ldr	r1, [pc, #212]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001f48:	4b33      	ldr	r3, [pc, #204]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	4a32      	ldr	r2, [pc, #200]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f4e:	f023 0301 	bic.w	r3, r3, #1
 8001f52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f54:	4b30      	ldr	r3, [pc, #192]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f58:	4b31      	ldr	r3, [pc, #196]	; (8002020 <HAL_RCC_OscConfig+0x76c>)
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f60:	00d2      	lsls	r2, r2, #3
 8001f62:	492d      	ldr	r1, [pc, #180]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f68:	4b2b      	ldr	r3, [pc, #172]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6c:	f023 020c 	bic.w	r2, r3, #12
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	4928      	ldr	r1, [pc, #160]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f7a:	4b27      	ldr	r3, [pc, #156]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7e:	f023 0202 	bic.w	r2, r3, #2
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f86:	4924      	ldr	r1, [pc, #144]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f8c:	4b22      	ldr	r3, [pc, #136]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f90:	4a21      	ldr	r2, [pc, #132]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f96:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9c:	4a1e      	ldr	r2, [pc, #120]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001f9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001fa4:	4b1c      	ldr	r3, [pc, #112]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa8:	4a1b      	ldr	r2, [pc, #108]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001faa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001fb0:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb4:	4a18      	ldr	r2, [pc, #96]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fbc:	4b16      	ldr	r3, [pc, #88]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a15      	ldr	r2, [pc, #84]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001fc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7ff f902 	bl	80011d0 <HAL_GetTick>
 8001fcc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd0:	f7ff f8fe 	bl	80011d0 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e091      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fe2:	4b0d      	ldr	r3, [pc, #52]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x71c>
 8001fee:	e089      	b.n	8002104 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff0:	4b09      	ldr	r3, [pc, #36]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a08      	ldr	r2, [pc, #32]	; (8002018 <HAL_RCC_OscConfig+0x764>)
 8001ff6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ffa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f8e8 	bl	80011d0 <HAL_GetTick>
 8002000:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002002:	e00f      	b.n	8002024 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002004:	f7ff f8e4 	bl	80011d0 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d908      	bls.n	8002024 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e077      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
 8002016:	bf00      	nop
 8002018:	58024400 	.word	0x58024400
 800201c:	fffffc0c 	.word	0xfffffc0c
 8002020:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002024:	4b3a      	ldr	r3, [pc, #232]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1e9      	bne.n	8002004 <HAL_RCC_OscConfig+0x750>
 8002030:	e068      	b.n	8002104 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002032:	4b37      	ldr	r3, [pc, #220]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 8002034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002036:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002038:	4b35      	ldr	r3, [pc, #212]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 800203a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203c:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	2b01      	cmp	r3, #1
 8002044:	d031      	beq.n	80020aa <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	f003 0203 	and.w	r2, r3, #3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002050:	429a      	cmp	r2, r3
 8002052:	d12a      	bne.n	80020aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	091b      	lsrs	r3, r3, #4
 8002058:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002060:	429a      	cmp	r2, r3
 8002062:	d122      	bne.n	80020aa <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002070:	429a      	cmp	r2, r3
 8002072:	d11a      	bne.n	80020aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	0a5b      	lsrs	r3, r3, #9
 8002078:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002080:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002082:	429a      	cmp	r2, r3
 8002084:	d111      	bne.n	80020aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	0c1b      	lsrs	r3, r3, #16
 800208a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002092:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002094:	429a      	cmp	r2, r3
 8002096:	d108      	bne.n	80020aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	0e1b      	lsrs	r3, r3, #24
 800209c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d001      	beq.n	80020ae <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e02b      	b.n	8002106 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80020ae:	4b18      	ldr	r3, [pc, #96]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b2:	08db      	lsrs	r3, r3, #3
 80020b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80020b8:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d01f      	beq.n	8002104 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c8:	4a11      	ldr	r2, [pc, #68]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020ca:	f023 0301 	bic.w	r3, r3, #1
 80020ce:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80020d0:	f7ff f87e 	bl	80011d0 <HAL_GetTick>
 80020d4:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80020d6:	bf00      	nop
 80020d8:	f7ff f87a 	bl	80011d0 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d0f9      	beq.n	80020d8 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_RCC_OscConfig+0x860>)
 80020ea:	4013      	ands	r3, r2
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80020f0:	00d2      	lsls	r2, r2, #3
 80020f2:	4907      	ldr	r1, [pc, #28]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80020f8:	4b05      	ldr	r3, [pc, #20]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020fc:	4a04      	ldr	r2, [pc, #16]	; (8002110 <HAL_RCC_OscConfig+0x85c>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3730      	adds	r7, #48	; 0x30
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	58024400 	.word	0x58024400
 8002114:	ffff0007 	.word	0xffff0007

08002118 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d101      	bne.n	800212c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e19c      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800212c:	4b8a      	ldr	r3, [pc, #552]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 030f 	and.w	r3, r3, #15
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	d910      	bls.n	800215c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213a:	4b87      	ldr	r3, [pc, #540]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f023 020f 	bic.w	r2, r3, #15
 8002142:	4985      	ldr	r1, [pc, #532]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b83      	ldr	r3, [pc, #524]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e184      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d010      	beq.n	800218a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	691a      	ldr	r2, [r3, #16]
 800216c:	4b7b      	ldr	r3, [pc, #492]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002174:	429a      	cmp	r2, r3
 8002176:	d908      	bls.n	800218a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002178:	4b78      	ldr	r3, [pc, #480]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	4975      	ldr	r1, [pc, #468]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002186:	4313      	orrs	r3, r2
 8002188:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0308 	and.w	r3, r3, #8
 8002192:	2b00      	cmp	r3, #0
 8002194:	d010      	beq.n	80021b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	695a      	ldr	r2, [r3, #20]
 800219a:	4b70      	ldr	r3, [pc, #448]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d908      	bls.n	80021b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80021a6:	4b6d      	ldr	r3, [pc, #436]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	496a      	ldr	r1, [pc, #424]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d010      	beq.n	80021e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	699a      	ldr	r2, [r3, #24]
 80021c8:	4b64      	ldr	r3, [pc, #400]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80021ca:	69db      	ldr	r3, [r3, #28]
 80021cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d908      	bls.n	80021e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80021d4:	4b61      	ldr	r3, [pc, #388]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	495e      	ldr	r1, [pc, #376]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0320 	and.w	r3, r3, #32
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d010      	beq.n	8002214 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69da      	ldr	r2, [r3, #28]
 80021f6:	4b59      	ldr	r3, [pc, #356]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021fe:	429a      	cmp	r2, r3
 8002200:	d908      	bls.n	8002214 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002202:	4b56      	ldr	r3, [pc, #344]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002204:	6a1b      	ldr	r3, [r3, #32]
 8002206:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	4953      	ldr	r1, [pc, #332]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002210:	4313      	orrs	r3, r2
 8002212:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d010      	beq.n	8002242 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	4b4d      	ldr	r3, [pc, #308]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	429a      	cmp	r2, r3
 800222e:	d908      	bls.n	8002242 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002230:	4b4a      	ldr	r3, [pc, #296]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	f023 020f 	bic.w	r2, r3, #15
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	4947      	ldr	r1, [pc, #284]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800223e:	4313      	orrs	r3, r2
 8002240:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b00      	cmp	r3, #0
 800224c:	d055      	beq.n	80022fa <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800224e:	4b43      	ldr	r3, [pc, #268]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	4940      	ldr	r1, [pc, #256]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800225c:	4313      	orrs	r3, r2
 800225e:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d107      	bne.n	8002278 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002268:	4b3c      	ldr	r3, [pc, #240]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d121      	bne.n	80022b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e0f6      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b03      	cmp	r3, #3
 800227e:	d107      	bne.n	8002290 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002280:	4b36      	ldr	r3, [pc, #216]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d115      	bne.n	80022b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0ea      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d107      	bne.n	80022a8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002298:	4b30      	ldr	r3, [pc, #192]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d109      	bne.n	80022b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e0de      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022a8:	4b2c      	ldr	r3, [pc, #176]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e0d6      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022b8:	4b28      	ldr	r3, [pc, #160]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	f023 0207 	bic.w	r2, r3, #7
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4925      	ldr	r1, [pc, #148]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022ca:	f7fe ff81 	bl	80011d0 <HAL_GetTick>
 80022ce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d0:	e00a      	b.n	80022e8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d2:	f7fe ff7d 	bl	80011d0 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e0be      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e8:	4b1c      	ldr	r3, [pc, #112]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d1eb      	bne.n	80022d2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d010      	beq.n	8002328 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	4b14      	ldr	r3, [pc, #80]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	429a      	cmp	r2, r3
 8002314:	d208      	bcs.n	8002328 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002316:	4b11      	ldr	r3, [pc, #68]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	f023 020f 	bic.w	r2, r3, #15
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	490e      	ldr	r1, [pc, #56]	; (800235c <HAL_RCC_ClockConfig+0x244>)
 8002324:	4313      	orrs	r3, r2
 8002326:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 030f 	and.w	r3, r3, #15
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d214      	bcs.n	8002360 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 020f 	bic.w	r2, r3, #15
 800233e:	4906      	ldr	r1, [pc, #24]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b04      	ldr	r3, [pc, #16]	; (8002358 <HAL_RCC_ClockConfig+0x240>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d005      	beq.n	8002360 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e086      	b.n	8002466 <HAL_RCC_ClockConfig+0x34e>
 8002358:	52002000 	.word	0x52002000
 800235c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0304 	and.w	r3, r3, #4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d010      	beq.n	800238e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691a      	ldr	r2, [r3, #16]
 8002370:	4b3f      	ldr	r3, [pc, #252]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002378:	429a      	cmp	r2, r3
 800237a:	d208      	bcs.n	800238e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800237c:	4b3c      	ldr	r3, [pc, #240]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	691b      	ldr	r3, [r3, #16]
 8002388:	4939      	ldr	r1, [pc, #228]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 800238a:	4313      	orrs	r3, r2
 800238c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0308 	and.w	r3, r3, #8
 8002396:	2b00      	cmp	r3, #0
 8002398:	d010      	beq.n	80023bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695a      	ldr	r2, [r3, #20]
 800239e:	4b34      	ldr	r3, [pc, #208]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d208      	bcs.n	80023bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80023aa:	4b31      	ldr	r3, [pc, #196]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	492e      	ldr	r1, [pc, #184]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d010      	beq.n	80023ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	699a      	ldr	r2, [r3, #24]
 80023cc:	4b28      	ldr	r3, [pc, #160]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023ce:	69db      	ldr	r3, [r3, #28]
 80023d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d208      	bcs.n	80023ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80023d8:	4b25      	ldr	r3, [pc, #148]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	4922      	ldr	r1, [pc, #136]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0320 	and.w	r3, r3, #32
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d010      	beq.n	8002418 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69da      	ldr	r2, [r3, #28]
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002402:	429a      	cmp	r2, r3
 8002404:	d208      	bcs.n	8002418 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002406:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4917      	ldr	r1, [pc, #92]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 8002414:	4313      	orrs	r3, r2
 8002416:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002418:	f000 f834 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 800241c:	4602      	mov	r2, r0
 800241e:	4b14      	ldr	r3, [pc, #80]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	0a1b      	lsrs	r3, r3, #8
 8002424:	f003 030f 	and.w	r3, r3, #15
 8002428:	4912      	ldr	r1, [pc, #72]	; (8002474 <HAL_RCC_ClockConfig+0x35c>)
 800242a:	5ccb      	ldrb	r3, [r1, r3]
 800242c:	f003 031f 	and.w	r3, r3, #31
 8002430:	fa22 f303 	lsr.w	r3, r2, r3
 8002434:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <HAL_RCC_ClockConfig+0x358>)
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	4a0d      	ldr	r2, [pc, #52]	; (8002474 <HAL_RCC_ClockConfig+0x35c>)
 8002440:	5cd3      	ldrb	r3, [r2, r3]
 8002442:	f003 031f 	and.w	r3, r3, #31
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	fa22 f303 	lsr.w	r3, r2, r3
 800244c:	4a0a      	ldr	r2, [pc, #40]	; (8002478 <HAL_RCC_ClockConfig+0x360>)
 800244e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002450:	4a0a      	ldr	r2, [pc, #40]	; (800247c <HAL_RCC_ClockConfig+0x364>)
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002456:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <HAL_RCC_ClockConfig+0x368>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe fe6e 	bl	800113c <HAL_InitTick>
 8002460:	4603      	mov	r3, r0
 8002462:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002464:	7bfb      	ldrb	r3, [r7, #15]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	58024400 	.word	0x58024400
 8002474:	08006c08 	.word	0x08006c08
 8002478:	24000004 	.word	0x24000004
 800247c:	24000000 	.word	0x24000000
 8002480:	24000008 	.word	0x24000008

08002484 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002484:	b480      	push	{r7}
 8002486:	b089      	sub	sp, #36	; 0x24
 8002488:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800248a:	4bb3      	ldr	r3, [pc, #716]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002492:	2b18      	cmp	r3, #24
 8002494:	f200 8155 	bhi.w	8002742 <HAL_RCC_GetSysClockFreq+0x2be>
 8002498:	a201      	add	r2, pc, #4	; (adr r2, 80024a0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800249a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249e:	bf00      	nop
 80024a0:	08002505 	.word	0x08002505
 80024a4:	08002743 	.word	0x08002743
 80024a8:	08002743 	.word	0x08002743
 80024ac:	08002743 	.word	0x08002743
 80024b0:	08002743 	.word	0x08002743
 80024b4:	08002743 	.word	0x08002743
 80024b8:	08002743 	.word	0x08002743
 80024bc:	08002743 	.word	0x08002743
 80024c0:	0800252b 	.word	0x0800252b
 80024c4:	08002743 	.word	0x08002743
 80024c8:	08002743 	.word	0x08002743
 80024cc:	08002743 	.word	0x08002743
 80024d0:	08002743 	.word	0x08002743
 80024d4:	08002743 	.word	0x08002743
 80024d8:	08002743 	.word	0x08002743
 80024dc:	08002743 	.word	0x08002743
 80024e0:	08002531 	.word	0x08002531
 80024e4:	08002743 	.word	0x08002743
 80024e8:	08002743 	.word	0x08002743
 80024ec:	08002743 	.word	0x08002743
 80024f0:	08002743 	.word	0x08002743
 80024f4:	08002743 	.word	0x08002743
 80024f8:	08002743 	.word	0x08002743
 80024fc:	08002743 	.word	0x08002743
 8002500:	08002537 	.word	0x08002537
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002504:	4b94      	ldr	r3, [pc, #592]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0320 	and.w	r3, r3, #32
 800250c:	2b00      	cmp	r3, #0
 800250e:	d009      	beq.n	8002524 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002510:	4b91      	ldr	r3, [pc, #580]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	08db      	lsrs	r3, r3, #3
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	4a90      	ldr	r2, [pc, #576]	; (800275c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800251c:	fa22 f303 	lsr.w	r3, r2, r3
 8002520:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002522:	e111      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002524:	4b8d      	ldr	r3, [pc, #564]	; (800275c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002526:	61bb      	str	r3, [r7, #24]
      break;
 8002528:	e10e      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800252a:	4b8d      	ldr	r3, [pc, #564]	; (8002760 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800252c:	61bb      	str	r3, [r7, #24]
      break;
 800252e:	e10b      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002530:	4b8c      	ldr	r3, [pc, #560]	; (8002764 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002532:	61bb      	str	r3, [r7, #24]
      break;
 8002534:	e108      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002536:	4b88      	ldr	r3, [pc, #544]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002540:	4b85      	ldr	r3, [pc, #532]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002544:	091b      	lsrs	r3, r3, #4
 8002546:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800254a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800254c:	4b82      	ldr	r3, [pc, #520]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002556:	4b80      	ldr	r3, [pc, #512]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800255a:	08db      	lsrs	r3, r3, #3
 800255c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	fb02 f303 	mul.w	r3, r2, r3
 8002566:	ee07 3a90 	vmov	s15, r3
 800256a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800256e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80e1 	beq.w	800273c <HAL_RCC_GetSysClockFreq+0x2b8>
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	2b02      	cmp	r3, #2
 800257e:	f000 8083 	beq.w	8002688 <HAL_RCC_GetSysClockFreq+0x204>
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2b02      	cmp	r3, #2
 8002586:	f200 80a1 	bhi.w	80026cc <HAL_RCC_GetSysClockFreq+0x248>
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_RCC_GetSysClockFreq+0x114>
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d056      	beq.n	8002644 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002596:	e099      	b.n	80026cc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002598:	4b6f      	ldr	r3, [pc, #444]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d02d      	beq.n	8002600 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80025a4:	4b6c      	ldr	r3, [pc, #432]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	08db      	lsrs	r3, r3, #3
 80025aa:	f003 0303 	and.w	r3, r3, #3
 80025ae:	4a6b      	ldr	r2, [pc, #428]	; (800275c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
 80025b4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	ee07 3a90 	vmov	s15, r3
 80025bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	ee07 3a90 	vmov	s15, r3
 80025c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025ce:	4b62      	ldr	r3, [pc, #392]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025d6:	ee07 3a90 	vmov	s15, r3
 80025da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025de:	ed97 6a02 	vldr	s12, [r7, #8]
 80025e2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002768 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80025fe:	e087      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	ee07 3a90 	vmov	s15, r3
 8002606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800260a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800276c <HAL_RCC_GetSysClockFreq+0x2e8>
 800260e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002612:	4b51      	ldr	r3, [pc, #324]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800261a:	ee07 3a90 	vmov	s15, r3
 800261e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002622:	ed97 6a02 	vldr	s12, [r7, #8]
 8002626:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002768 <HAL_RCC_GetSysClockFreq+0x2e4>
 800262a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800262e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002632:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800263a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800263e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002642:	e065      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	ee07 3a90 	vmov	s15, r3
 800264a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800264e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002770 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002656:	4b40      	ldr	r3, [pc, #256]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800265e:	ee07 3a90 	vmov	s15, r3
 8002662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002666:	ed97 6a02 	vldr	s12, [r7, #8]
 800266a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002768 <HAL_RCC_GetSysClockFreq+0x2e4>
 800266e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002676:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800267a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800267e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002682:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002686:	e043      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	ee07 3a90 	vmov	s15, r3
 800268e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002692:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002774 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800269a:	4b2f      	ldr	r3, [pc, #188]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a2:	ee07 3a90 	vmov	s15, r3
 80026a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80026ae:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002768 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026ca:	e021      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	ee07 3a90 	vmov	s15, r3
 80026d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026d6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002770 <HAL_RCC_GetSysClockFreq+0x2ec>
 80026da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026de:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e6:	ee07 3a90 	vmov	s15, r3
 80026ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80026f2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002768 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800270e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	0a5b      	lsrs	r3, r3, #9
 8002716:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800271a:	3301      	adds	r3, #1
 800271c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	ee07 3a90 	vmov	s15, r3
 8002724:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002728:	edd7 6a07 	vldr	s13, [r7, #28]
 800272c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002730:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002734:	ee17 3a90 	vmov	r3, s15
 8002738:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800273a:	e005      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	61bb      	str	r3, [r7, #24]
      break;
 8002740:	e002      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002742:	4b07      	ldr	r3, [pc, #28]	; (8002760 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002744:	61bb      	str	r3, [r7, #24]
      break;
 8002746:	bf00      	nop
  }

  return sysclockfreq;
 8002748:	69bb      	ldr	r3, [r7, #24]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3724      	adds	r7, #36	; 0x24
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	58024400 	.word	0x58024400
 800275c:	03d09000 	.word	0x03d09000
 8002760:	003d0900 	.word	0x003d0900
 8002764:	007a1200 	.word	0x007a1200
 8002768:	46000000 	.word	0x46000000
 800276c:	4c742400 	.word	0x4c742400
 8002770:	4a742400 	.word	0x4a742400
 8002774:	4af42400 	.word	0x4af42400

08002778 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800277e:	f7ff fe81 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 8002782:	4602      	mov	r2, r0
 8002784:	4b10      	ldr	r3, [pc, #64]	; (80027c8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	0a1b      	lsrs	r3, r3, #8
 800278a:	f003 030f 	and.w	r3, r3, #15
 800278e:	490f      	ldr	r1, [pc, #60]	; (80027cc <HAL_RCC_GetHCLKFreq+0x54>)
 8002790:	5ccb      	ldrb	r3, [r1, r3]
 8002792:	f003 031f 	and.w	r3, r3, #31
 8002796:	fa22 f303 	lsr.w	r3, r2, r3
 800279a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800279c:	4b0a      	ldr	r3, [pc, #40]	; (80027c8 <HAL_RCC_GetHCLKFreq+0x50>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	f003 030f 	and.w	r3, r3, #15
 80027a4:	4a09      	ldr	r2, [pc, #36]	; (80027cc <HAL_RCC_GetHCLKFreq+0x54>)
 80027a6:	5cd3      	ldrb	r3, [r2, r3]
 80027a8:	f003 031f 	and.w	r3, r3, #31
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	fa22 f303 	lsr.w	r3, r2, r3
 80027b2:	4a07      	ldr	r2, [pc, #28]	; (80027d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80027b4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027b6:	4a07      	ldr	r2, [pc, #28]	; (80027d4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80027bc:	4b04      	ldr	r3, [pc, #16]	; (80027d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	58024400 	.word	0x58024400
 80027cc:	08006c08 	.word	0x08006c08
 80027d0:	24000004 	.word	0x24000004
 80027d4:	24000000 	.word	0x24000000

080027d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80027dc:	f7ff ffcc 	bl	8002778 <HAL_RCC_GetHCLKFreq>
 80027e0:	4602      	mov	r2, r0
 80027e2:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	091b      	lsrs	r3, r3, #4
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	4904      	ldr	r1, [pc, #16]	; (8002800 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027ee:	5ccb      	ldrb	r3, [r1, r3]
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	58024400 	.word	0x58024400
 8002800:	08006c08 	.word	0x08006c08

08002804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8002808:	f7ff ffb6 	bl	8002778 <HAL_RCC_GetHCLKFreq>
 800280c:	4602      	mov	r2, r0
 800280e:	4b06      	ldr	r3, [pc, #24]	; (8002828 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	0a1b      	lsrs	r3, r3, #8
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	4904      	ldr	r1, [pc, #16]	; (800282c <HAL_RCC_GetPCLK2Freq+0x28>)
 800281a:	5ccb      	ldrb	r3, [r1, r3]
 800281c:	f003 031f 	and.w	r3, r3, #31
 8002820:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002824:	4618      	mov	r0, r3
 8002826:	bd80      	pop	{r7, pc}
 8002828:	58024400 	.word	0x58024400
 800282c:	08006c08 	.word	0x08006c08

08002830 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002834:	b0c8      	sub	sp, #288	; 0x120
 8002836:	af00      	add	r7, sp, #0
 8002838:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800283c:	2300      	movs	r3, #0
 800283e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002842:	2300      	movs	r3, #0
 8002844:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002848:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800284c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002850:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8002854:	2500      	movs	r5, #0
 8002856:	ea54 0305 	orrs.w	r3, r4, r5
 800285a:	d049      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800285c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002860:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002862:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002866:	d02f      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002868:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800286c:	d828      	bhi.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800286e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002872:	d01a      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002874:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002878:	d822      	bhi.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800287e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002882:	d007      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002884:	e01c      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002886:	4ba7      	ldr	r3, [pc, #668]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288a:	4aa6      	ldr	r2, [pc, #664]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002892:	e01a      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002894:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002898:	3308      	adds	r3, #8
 800289a:	2102      	movs	r1, #2
 800289c:	4618      	mov	r0, r3
 800289e:	f001 fc43 	bl	8004128 <RCCEx_PLL2_Config>
 80028a2:	4603      	mov	r3, r0
 80028a4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80028a8:	e00f      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80028aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028ae:	3328      	adds	r3, #40	; 0x28
 80028b0:	2102      	movs	r1, #2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f001 fcea 	bl	800428c <RCCEx_PLL3_Config>
 80028b8:	4603      	mov	r3, r0
 80028ba:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80028be:	e004      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80028c6:	e000      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80028c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ca:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10a      	bne.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80028d2:	4b94      	ldr	r3, [pc, #592]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028d6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80028da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028e0:	4a90      	ldr	r2, [pc, #576]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028e2:	430b      	orrs	r3, r1
 80028e4:	6513      	str	r3, [r2, #80]	; 0x50
 80028e6:	e003      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028e8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80028ec:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80028f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80028fc:	f04f 0900 	mov.w	r9, #0
 8002900:	ea58 0309 	orrs.w	r3, r8, r9
 8002904:	d047      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002906:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800290a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800290c:	2b04      	cmp	r3, #4
 800290e:	d82a      	bhi.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002910:	a201      	add	r2, pc, #4	; (adr r2, 8002918 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002916:	bf00      	nop
 8002918:	0800292d 	.word	0x0800292d
 800291c:	0800293b 	.word	0x0800293b
 8002920:	08002951 	.word	0x08002951
 8002924:	0800296f 	.word	0x0800296f
 8002928:	0800296f 	.word	0x0800296f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800292c:	4b7d      	ldr	r3, [pc, #500]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	4a7c      	ldr	r2, [pc, #496]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002936:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002938:	e01a      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800293a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800293e:	3308      	adds	r3, #8
 8002940:	2100      	movs	r1, #0
 8002942:	4618      	mov	r0, r3
 8002944:	f001 fbf0 	bl	8004128 <RCCEx_PLL2_Config>
 8002948:	4603      	mov	r3, r0
 800294a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800294e:	e00f      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002950:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002954:	3328      	adds	r3, #40	; 0x28
 8002956:	2100      	movs	r1, #0
 8002958:	4618      	mov	r0, r3
 800295a:	f001 fc97 	bl	800428c <RCCEx_PLL3_Config>
 800295e:	4603      	mov	r3, r0
 8002960:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002964:	e004      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800296c:	e000      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800296e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002970:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002978:	4b6a      	ldr	r3, [pc, #424]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800297a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800297c:	f023 0107 	bic.w	r1, r3, #7
 8002980:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002986:	4a67      	ldr	r2, [pc, #412]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002988:	430b      	orrs	r3, r1
 800298a:	6513      	str	r3, [r2, #80]	; 0x50
 800298c:	e003      	b.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002992:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002996:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800299a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80029a2:	f04f 0b00 	mov.w	fp, #0
 80029a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80029aa:	d054      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 80029ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80029b6:	d036      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80029b8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80029bc:	d82f      	bhi.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80029be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029c2:	d032      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80029c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029c8:	d829      	bhi.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80029ca:	2bc0      	cmp	r3, #192	; 0xc0
 80029cc:	d02f      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 80029ce:	2bc0      	cmp	r3, #192	; 0xc0
 80029d0:	d825      	bhi.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80029d2:	2b80      	cmp	r3, #128	; 0x80
 80029d4:	d018      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80029d6:	2b80      	cmp	r3, #128	; 0x80
 80029d8:	d821      	bhi.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d002      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80029de:	2b40      	cmp	r3, #64	; 0x40
 80029e0:	d007      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 80029e2:	e01c      	b.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029e4:	4b4f      	ldr	r3, [pc, #316]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	4a4e      	ldr	r2, [pc, #312]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80029f0:	e01e      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029f6:	3308      	adds	r3, #8
 80029f8:	2100      	movs	r1, #0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f001 fb94 	bl	8004128 <RCCEx_PLL2_Config>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002a06:	e013      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a0c:	3328      	adds	r3, #40	; 0x28
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f001 fc3b 	bl	800428c <RCCEx_PLL3_Config>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002a1c:	e008      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002a24:	e004      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002a26:	bf00      	nop
 8002a28:	e002      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002a2a:	bf00      	nop
 8002a2c:	e000      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002a2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a30:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10a      	bne.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002a38:	4b3a      	ldr	r3, [pc, #232]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a3c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8002a40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a46:	4a37      	ldr	r2, [pc, #220]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	6513      	str	r3, [r2, #80]	; 0x50
 8002a4c:	e003      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a4e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002a52:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002a56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8002a62:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002a66:	2300      	movs	r3, #0
 8002a68:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002a6c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8002a70:	460b      	mov	r3, r1
 8002a72:	4313      	orrs	r3, r2
 8002a74:	d05c      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8002a76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a7c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002a80:	d03b      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002a82:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002a86:	d834      	bhi.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a8c:	d037      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8002a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a92:	d82e      	bhi.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002a94:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002a98:	d033      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002a9a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002a9e:	d828      	bhi.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002aa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aa4:	d01a      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8002aa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aaa:	d822      	bhi.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8002ab0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ab4:	d007      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002ab6:	e01c      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ab8:	4b1a      	ldr	r3, [pc, #104]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abc:	4a19      	ldr	r2, [pc, #100]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002abe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ac2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002ac4:	e01e      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ac6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002aca:	3308      	adds	r3, #8
 8002acc:	2100      	movs	r1, #0
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f001 fb2a 	bl	8004128 <RCCEx_PLL2_Config>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002ada:	e013      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002adc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ae0:	3328      	adds	r3, #40	; 0x28
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f001 fbd1 	bl	800428c <RCCEx_PLL3_Config>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002af0:	e008      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002af8:	e004      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002afa:	bf00      	nop
 8002afc:	e002      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002afe:	bf00      	nop
 8002b00:	e000      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002b02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b04:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10d      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002b0c:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002b0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b10:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 8002b14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b1a:	4a02      	ldr	r2, [pc, #8]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002b1c:	430b      	orrs	r3, r1
 8002b1e:	6513      	str	r3, [r2, #80]	; 0x50
 8002b20:	e006      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002b22:	bf00      	nop
 8002b24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b28:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002b2c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002b30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b38:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8002b3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002b40:	2300      	movs	r3, #0
 8002b42:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002b46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	d03a      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002b50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b56:	2b30      	cmp	r3, #48	; 0x30
 8002b58:	d01f      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002b5a:	2b30      	cmp	r3, #48	; 0x30
 8002b5c:	d819      	bhi.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002b5e:	2b20      	cmp	r3, #32
 8002b60:	d00c      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002b62:	2b20      	cmp	r3, #32
 8002b64:	d815      	bhi.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d019      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002b6a:	2b10      	cmp	r3, #16
 8002b6c:	d111      	bne.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b6e:	4bae      	ldr	r3, [pc, #696]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b72:	4aad      	ldr	r2, [pc, #692]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002b74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b78:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002b7a:	e011      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b80:	3308      	adds	r3, #8
 8002b82:	2102      	movs	r1, #2
 8002b84:	4618      	mov	r0, r3
 8002b86:	f001 facf 	bl	8004128 <RCCEx_PLL2_Config>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002b90:	e006      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002b98:	e002      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002b9a:	bf00      	nop
 8002b9c:	e000      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002b9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002ba8:	4b9f      	ldr	r3, [pc, #636]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bac:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8002bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb6:	4a9c      	ldr	r2, [pc, #624]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bbc:	e003      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bbe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002bc2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002bc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bce:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8002bd2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002bdc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8002be0:	460b      	mov	r3, r1
 8002be2:	4313      	orrs	r3, r2
 8002be4:	d051      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002be6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bf0:	d035      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002bf2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bf6:	d82e      	bhi.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002bf8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002bfc:	d031      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002bfe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c02:	d828      	bhi.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c08:	d01a      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002c0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c0e:	d822      	bhi.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8002c14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c18:	d007      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002c1a:	e01c      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c1c:	4b82      	ldr	r3, [pc, #520]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c20:	4a81      	ldr	r2, [pc, #516]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c26:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c28:	e01c      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c2e:	3308      	adds	r3, #8
 8002c30:	2100      	movs	r1, #0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f001 fa78 	bl	8004128 <RCCEx_PLL2_Config>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c3e:	e011      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c44:	3328      	adds	r3, #40	; 0x28
 8002c46:	2100      	movs	r1, #0
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f001 fb1f 	bl	800428c <RCCEx_PLL3_Config>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c54:	e006      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002c5c:	e002      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002c5e:	bf00      	nop
 8002c60:	e000      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002c62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c64:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10a      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002c6c:	4b6e      	ldr	r3, [pc, #440]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c70:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8002c74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c7a:	4a6b      	ldr	r2, [pc, #428]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c7c:	430b      	orrs	r3, r1
 8002c7e:	6513      	str	r3, [r2, #80]	; 0x50
 8002c80:	e003      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c82:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002c86:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002c8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c92:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8002c96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002ca0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	d053      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002caa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb4:	d033      	beq.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8002cb6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cba:	d82c      	bhi.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002cbc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cc0:	d02f      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8002cc2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cc6:	d826      	bhi.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002cc8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002ccc:	d02b      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002cce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002cd2:	d820      	bhi.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002cd4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cd8:	d012      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002cda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cde:	d81a      	bhi.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d022      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8002ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce8:	d115      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002cea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cee:	3308      	adds	r3, #8
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f001 fa18 	bl	8004128 <RCCEx_PLL2_Config>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002cfe:	e015      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d04:	3328      	adds	r3, #40	; 0x28
 8002d06:	2101      	movs	r1, #1
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f001 fabf 	bl	800428c <RCCEx_PLL3_Config>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002d14:	e00a      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002d1c:	e006      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002d1e:	bf00      	nop
 8002d20:	e004      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002d22:	bf00      	nop
 8002d24:	e002      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002d26:	bf00      	nop
 8002d28:	e000      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002d2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d2c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10a      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002d34:	4b3c      	ldr	r3, [pc, #240]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d38:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8002d3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d42:	4a39      	ldr	r2, [pc, #228]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d44:	430b      	orrs	r3, r1
 8002d46:	6513      	str	r3, [r2, #80]	; 0x50
 8002d48:	e003      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d4a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002d4e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002d52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d5a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8002d5e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002d62:	2300      	movs	r3, #0
 8002d64:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002d68:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	d060      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002d72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d7a:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002d7e:	d039      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8002d80:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002d84:	d832      	bhi.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002d86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d8a:	d035      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002d8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d90:	d82c      	bhi.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d96:	d031      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9c:	d826      	bhi.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002d9e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002da2:	d02d      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002da4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002da8:	d820      	bhi.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002daa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002dae:	d012      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002db0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002db4:	d81a      	bhi.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d024      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002dba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002dbe:	d115      	bne.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dc4:	3308      	adds	r3, #8
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f001 f9ad 	bl	8004128 <RCCEx_PLL2_Config>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002dd4:	e017      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002dd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dda:	3328      	adds	r3, #40	; 0x28
 8002ddc:	2101      	movs	r1, #1
 8002dde:	4618      	mov	r0, r3
 8002de0:	f001 fa54 	bl	800428c <RCCEx_PLL3_Config>
 8002de4:	4603      	mov	r3, r0
 8002de6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002dea:	e00c      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002df2:	e008      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002df4:	bf00      	nop
 8002df6:	e006      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002df8:	bf00      	nop
 8002dfa:	e004      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002dfc:	bf00      	nop
 8002dfe:	e002      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002e00:	bf00      	nop
 8002e02:	e000      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e06:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d10e      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002e0e:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e12:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8002e16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002e1e:	4a02      	ldr	r2, [pc, #8]	; (8002e28 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e20:	430b      	orrs	r3, r1
 8002e22:	6593      	str	r3, [r2, #88]	; 0x58
 8002e24:	e006      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8002e26:	bf00      	nop
 8002e28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e2c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002e30:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8002e40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002e4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4313      	orrs	r3, r2
 8002e52:	d037      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002e54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e5e:	d00e      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8002e60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e64:	d816      	bhi.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d018      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8002e6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e6e:	d111      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e70:	4bc4      	ldr	r3, [pc, #784]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	4ac3      	ldr	r2, [pc, #780]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e7c:	e00f      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e82:	3308      	adds	r3, #8
 8002e84:	2101      	movs	r1, #1
 8002e86:	4618      	mov	r0, r3
 8002e88:	f001 f94e 	bl	8004128 <RCCEx_PLL2_Config>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e92:	e004      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002e9a:	e000      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8002e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e9e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10a      	bne.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002ea6:	4bb7      	ldr	r3, [pc, #732]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eaa:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8002eae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002eb2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002eb4:	4ab3      	ldr	r2, [pc, #716]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002eb6:	430b      	orrs	r3, r1
 8002eb8:	6513      	str	r3, [r2, #80]	; 0x50
 8002eba:	e003      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ebc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002ec0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002ec4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ecc:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8002ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002eda:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	d039      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002ee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d81c      	bhi.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8002eee:	a201      	add	r2, pc, #4	; (adr r2, 8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8002ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef4:	08002f31 	.word	0x08002f31
 8002ef8:	08002f05 	.word	0x08002f05
 8002efc:	08002f13 	.word	0x08002f13
 8002f00:	08002f31 	.word	0x08002f31
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f04:	4b9f      	ldr	r3, [pc, #636]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f08:	4a9e      	ldr	r2, [pc, #632]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f0e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002f10:	e00f      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f16:	3308      	adds	r3, #8
 8002f18:	2102      	movs	r1, #2
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f001 f904 	bl	8004128 <RCCEx_PLL2_Config>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002f26:	e004      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002f2e:	e000      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8002f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f32:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10a      	bne.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002f3a:	4b92      	ldr	r3, [pc, #584]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f3e:	f023 0103 	bic.w	r1, r3, #3
 8002f42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f48:	4a8e      	ldr	r2, [pc, #568]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f4a:	430b      	orrs	r3, r1
 8002f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f4e:	e003      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f50:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002f54:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f60:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8002f64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002f72:	460b      	mov	r3, r1
 8002f74:	4313      	orrs	r3, r2
 8002f76:	f000 8099 	beq.w	80030ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f7a:	4b83      	ldr	r3, [pc, #524]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a82      	ldr	r2, [pc, #520]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f86:	f7fe f923 	bl	80011d0 <HAL_GetTick>
 8002f8a:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f8e:	e00b      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f90:	f7fe f91e 	bl	80011d0 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b64      	cmp	r3, #100	; 0x64
 8002f9e:	d903      	bls.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8002fa6:	e005      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fa8:	4b77      	ldr	r3, [pc, #476]	; (8003188 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0ed      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8002fb4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d173      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002fbc:	4b71      	ldr	r3, [pc, #452]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fbe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fc4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002fc8:	4053      	eors	r3, r2
 8002fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d015      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fd2:	4b6c      	ldr	r3, [pc, #432]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fda:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fde:	4b69      	ldr	r3, [pc, #420]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe2:	4a68      	ldr	r2, [pc, #416]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fe8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fea:	4b66      	ldr	r3, [pc, #408]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	4a65      	ldr	r2, [pc, #404]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ff4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002ff6:	4a63      	ldr	r2, [pc, #396]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ffc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002ffe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003002:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800300a:	d118      	bne.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300c:	f7fe f8e0 	bl	80011d0 <HAL_GetTick>
 8003010:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003014:	e00d      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003016:	f7fe f8db 	bl	80011d0 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003020:	1ad2      	subs	r2, r2, r3
 8003022:	f241 3388 	movw	r3, #5000	; 0x1388
 8003026:	429a      	cmp	r2, r3
 8003028:	d903      	bls.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 8003030:	e005      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003032:	4b54      	ldr	r3, [pc, #336]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0eb      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800303e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003042:	2b00      	cmp	r3, #0
 8003044:	d129      	bne.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003046:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800304a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800304e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003052:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003056:	d10e      	bne.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003058:	4b4a      	ldr	r3, [pc, #296]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003060:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003064:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003068:	091a      	lsrs	r2, r3, #4
 800306a:	4b48      	ldr	r3, [pc, #288]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800306c:	4013      	ands	r3, r2
 800306e:	4a45      	ldr	r2, [pc, #276]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003070:	430b      	orrs	r3, r1
 8003072:	6113      	str	r3, [r2, #16]
 8003074:	e005      	b.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003076:	4b43      	ldr	r3, [pc, #268]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	4a42      	ldr	r2, [pc, #264]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800307c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003080:	6113      	str	r3, [r2, #16]
 8003082:	4b40      	ldr	r3, [pc, #256]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003084:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003086:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800308a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800308e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003092:	4a3c      	ldr	r2, [pc, #240]	; (8003184 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003094:	430b      	orrs	r3, r1
 8003096:	6713      	str	r3, [r2, #112]	; 0x70
 8003098:	e008      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800309a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800309e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 80030a2:	e003      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030a4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80030a8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80030ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	f002 0301 	and.w	r3, r2, #1
 80030b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80030bc:	2300      	movs	r3, #0
 80030be:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80030c2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80030c6:	460b      	mov	r3, r1
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f000 8090 	beq.w	80031ee <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80030ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030d6:	2b28      	cmp	r3, #40	; 0x28
 80030d8:	d870      	bhi.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80030da:	a201      	add	r2, pc, #4	; (adr r2, 80030e0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80030dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e0:	080031c5 	.word	0x080031c5
 80030e4:	080031bd 	.word	0x080031bd
 80030e8:	080031bd 	.word	0x080031bd
 80030ec:	080031bd 	.word	0x080031bd
 80030f0:	080031bd 	.word	0x080031bd
 80030f4:	080031bd 	.word	0x080031bd
 80030f8:	080031bd 	.word	0x080031bd
 80030fc:	080031bd 	.word	0x080031bd
 8003100:	08003191 	.word	0x08003191
 8003104:	080031bd 	.word	0x080031bd
 8003108:	080031bd 	.word	0x080031bd
 800310c:	080031bd 	.word	0x080031bd
 8003110:	080031bd 	.word	0x080031bd
 8003114:	080031bd 	.word	0x080031bd
 8003118:	080031bd 	.word	0x080031bd
 800311c:	080031bd 	.word	0x080031bd
 8003120:	080031a7 	.word	0x080031a7
 8003124:	080031bd 	.word	0x080031bd
 8003128:	080031bd 	.word	0x080031bd
 800312c:	080031bd 	.word	0x080031bd
 8003130:	080031bd 	.word	0x080031bd
 8003134:	080031bd 	.word	0x080031bd
 8003138:	080031bd 	.word	0x080031bd
 800313c:	080031bd 	.word	0x080031bd
 8003140:	080031c5 	.word	0x080031c5
 8003144:	080031bd 	.word	0x080031bd
 8003148:	080031bd 	.word	0x080031bd
 800314c:	080031bd 	.word	0x080031bd
 8003150:	080031bd 	.word	0x080031bd
 8003154:	080031bd 	.word	0x080031bd
 8003158:	080031bd 	.word	0x080031bd
 800315c:	080031bd 	.word	0x080031bd
 8003160:	080031c5 	.word	0x080031c5
 8003164:	080031bd 	.word	0x080031bd
 8003168:	080031bd 	.word	0x080031bd
 800316c:	080031bd 	.word	0x080031bd
 8003170:	080031bd 	.word	0x080031bd
 8003174:	080031bd 	.word	0x080031bd
 8003178:	080031bd 	.word	0x080031bd
 800317c:	080031bd 	.word	0x080031bd
 8003180:	080031c5 	.word	0x080031c5
 8003184:	58024400 	.word	0x58024400
 8003188:	58024800 	.word	0x58024800
 800318c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003190:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003194:	3308      	adds	r3, #8
 8003196:	2101      	movs	r1, #1
 8003198:	4618      	mov	r0, r3
 800319a:	f000 ffc5 	bl	8004128 <RCCEx_PLL2_Config>
 800319e:	4603      	mov	r3, r0
 80031a0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80031a4:	e00f      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031aa:	3328      	adds	r3, #40	; 0x28
 80031ac:	2101      	movs	r1, #1
 80031ae:	4618      	mov	r0, r3
 80031b0:	f001 f86c 	bl	800428c <RCCEx_PLL3_Config>
 80031b4:	4603      	mov	r3, r0
 80031b6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80031ba:	e004      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80031c2:	e000      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80031c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031c6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10b      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80031ce:	4bc0      	ldr	r3, [pc, #768]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80031d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d2:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 80031d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031de:	4abc      	ldr	r2, [pc, #752]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80031e0:	430b      	orrs	r3, r1
 80031e2:	6553      	str	r3, [r2, #84]	; 0x54
 80031e4:	e003      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80031ea:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80031ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	f002 0302 	and.w	r3, r2, #2
 80031fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031fe:	2300      	movs	r3, #0
 8003200:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003204:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8003208:	460b      	mov	r3, r1
 800320a:	4313      	orrs	r3, r2
 800320c:	d043      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800320e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003216:	2b05      	cmp	r3, #5
 8003218:	d824      	bhi.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800321a:	a201      	add	r2, pc, #4	; (adr r2, 8003220 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800321c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003220:	0800326d 	.word	0x0800326d
 8003224:	08003239 	.word	0x08003239
 8003228:	0800324f 	.word	0x0800324f
 800322c:	0800326d 	.word	0x0800326d
 8003230:	0800326d 	.word	0x0800326d
 8003234:	0800326d 	.word	0x0800326d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003238:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800323c:	3308      	adds	r3, #8
 800323e:	2101      	movs	r1, #1
 8003240:	4618      	mov	r0, r3
 8003242:	f000 ff71 	bl	8004128 <RCCEx_PLL2_Config>
 8003246:	4603      	mov	r3, r0
 8003248:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800324c:	e00f      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800324e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003252:	3328      	adds	r3, #40	; 0x28
 8003254:	2101      	movs	r1, #1
 8003256:	4618      	mov	r0, r3
 8003258:	f001 f818 	bl	800428c <RCCEx_PLL3_Config>
 800325c:	4603      	mov	r3, r0
 800325e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003262:	e004      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800326a:	e000      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800326c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10b      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003276:	4b96      	ldr	r3, [pc, #600]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327a:	f023 0107 	bic.w	r1, r3, #7
 800327e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003282:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003286:	4a92      	ldr	r2, [pc, #584]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003288:	430b      	orrs	r3, r1
 800328a:	6553      	str	r3, [r2, #84]	; 0x54
 800328c:	e003      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003292:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003296:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	f002 0304 	and.w	r3, r2, #4
 80032a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80032a6:	2300      	movs	r3, #0
 80032a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032ac:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4313      	orrs	r3, r2
 80032b4:	d043      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80032b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032be:	2b05      	cmp	r3, #5
 80032c0:	d824      	bhi.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80032c2:	a201      	add	r2, pc, #4	; (adr r2, 80032c8 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 80032c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c8:	08003315 	.word	0x08003315
 80032cc:	080032e1 	.word	0x080032e1
 80032d0:	080032f7 	.word	0x080032f7
 80032d4:	08003315 	.word	0x08003315
 80032d8:	08003315 	.word	0x08003315
 80032dc:	08003315 	.word	0x08003315
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032e4:	3308      	adds	r3, #8
 80032e6:	2101      	movs	r1, #1
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 ff1d 	bl	8004128 <RCCEx_PLL2_Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80032f4:	e00f      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032fa:	3328      	adds	r3, #40	; 0x28
 80032fc:	2101      	movs	r1, #1
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 ffc4 	bl	800428c <RCCEx_PLL3_Config>
 8003304:	4603      	mov	r3, r0
 8003306:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800330a:	e004      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003312:	e000      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8003314:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003316:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10b      	bne.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800331e:	4b6c      	ldr	r3, [pc, #432]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003322:	f023 0107 	bic.w	r1, r3, #7
 8003326:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800332a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800332e:	4a68      	ldr	r2, [pc, #416]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003330:	430b      	orrs	r3, r1
 8003332:	6593      	str	r3, [r2, #88]	; 0x58
 8003334:	e003      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003336:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800333a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800333e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003346:	f002 0320 	and.w	r3, r2, #32
 800334a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800334e:	2300      	movs	r3, #0
 8003350:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003354:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003358:	460b      	mov	r3, r1
 800335a:	4313      	orrs	r3, r2
 800335c:	d055      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800335e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003362:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003366:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800336a:	d033      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800336c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003370:	d82c      	bhi.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003376:	d02f      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800337c:	d826      	bhi.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800337e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003382:	d02b      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003384:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003388:	d820      	bhi.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800338a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800338e:	d012      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8003390:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003394:	d81a      	bhi.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003396:	2b00      	cmp	r3, #0
 8003398:	d022      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800339a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800339e:	d115      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033a4:	3308      	adds	r3, #8
 80033a6:	2100      	movs	r1, #0
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 febd 	bl	8004128 <RCCEx_PLL2_Config>
 80033ae:	4603      	mov	r3, r0
 80033b0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80033b4:	e015      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033ba:	3328      	adds	r3, #40	; 0x28
 80033bc:	2102      	movs	r1, #2
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 ff64 	bl	800428c <RCCEx_PLL3_Config>
 80033c4:	4603      	mov	r3, r0
 80033c6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80033ca:	e00a      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80033d2:	e006      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80033d4:	bf00      	nop
 80033d6:	e004      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80033d8:	bf00      	nop
 80033da:	e002      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80033dc:	bf00      	nop
 80033de:	e000      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80033e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033e2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10b      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ea:	4b39      	ldr	r3, [pc, #228]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80033ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ee:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80033f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033fa:	4a35      	ldr	r2, [pc, #212]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80033fc:	430b      	orrs	r3, r1
 80033fe:	6553      	str	r3, [r2, #84]	; 0x54
 8003400:	e003      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003402:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003406:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800340a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003412:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8003416:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800341a:	2300      	movs	r3, #0
 800341c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003420:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8003424:	460b      	mov	r3, r1
 8003426:	4313      	orrs	r3, r2
 8003428:	d058      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800342a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800342e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003432:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003436:	d033      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003438:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800343c:	d82c      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800343e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003442:	d02f      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003448:	d826      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800344a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800344e:	d02b      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003450:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003454:	d820      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003456:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800345a:	d012      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800345c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003460:	d81a      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003462:	2b00      	cmp	r3, #0
 8003464:	d022      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8003466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800346a:	d115      	bne.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800346c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003470:	3308      	adds	r3, #8
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fe57 	bl	8004128 <RCCEx_PLL2_Config>
 800347a:	4603      	mov	r3, r0
 800347c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003480:	e015      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003482:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003486:	3328      	adds	r3, #40	; 0x28
 8003488:	2102      	movs	r1, #2
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fefe 	bl	800428c <RCCEx_PLL3_Config>
 8003490:	4603      	mov	r3, r0
 8003492:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003496:	e00a      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800349e:	e006      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80034a0:	bf00      	nop
 80034a2:	e004      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80034a4:	bf00      	nop
 80034a6:	e002      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80034a8:	bf00      	nop
 80034aa:	e000      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80034ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ae:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10e      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034b6:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ba:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 80034be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80034c6:	4a02      	ldr	r2, [pc, #8]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80034c8:	430b      	orrs	r3, r1
 80034ca:	6593      	str	r3, [r2, #88]	; 0x58
 80034cc:	e006      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0xcac>
 80034ce:	bf00      	nop
 80034d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80034d8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80034dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e4:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80034e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80034ec:	2300      	movs	r3, #0
 80034ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80034f2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80034f6:	460b      	mov	r3, r1
 80034f8:	4313      	orrs	r3, r2
 80034fa:	d055      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80034fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003500:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003504:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003508:	d033      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800350a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800350e:	d82c      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003514:	d02f      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003516:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800351a:	d826      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800351c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003520:	d02b      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003522:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003526:	d820      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003528:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800352c:	d012      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800352e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003532:	d81a      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003534:	2b00      	cmp	r3, #0
 8003536:	d022      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003538:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800353c:	d115      	bne.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800353e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003542:	3308      	adds	r3, #8
 8003544:	2100      	movs	r1, #0
 8003546:	4618      	mov	r0, r3
 8003548:	f000 fdee 	bl	8004128 <RCCEx_PLL2_Config>
 800354c:	4603      	mov	r3, r0
 800354e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003552:	e015      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003554:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003558:	3328      	adds	r3, #40	; 0x28
 800355a:	2102      	movs	r1, #2
 800355c:	4618      	mov	r0, r3
 800355e:	f000 fe95 	bl	800428c <RCCEx_PLL3_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003568:	e00a      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8003570:	e006      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003572:	bf00      	nop
 8003574:	e004      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003576:	bf00      	nop
 8003578:	e002      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800357a:	bf00      	nop
 800357c:	e000      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800357e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003580:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003588:	4ba1      	ldr	r3, [pc, #644]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800358a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8003590:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003594:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003598:	4a9d      	ldr	r2, [pc, #628]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800359a:	430b      	orrs	r3, r1
 800359c:	6593      	str	r3, [r2, #88]	; 0x58
 800359e:	e003      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80035a4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80035a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b0:	f002 0308 	and.w	r3, r2, #8
 80035b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80035b8:	2300      	movs	r3, #0
 80035ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80035be:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80035c2:	460b      	mov	r3, r1
 80035c4:	4313      	orrs	r3, r2
 80035c6:	d01e      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80035c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d4:	d10c      	bne.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035da:	3328      	adds	r3, #40	; 0x28
 80035dc:	2102      	movs	r1, #2
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 fe54 	bl	800428c <RCCEx_PLL3_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d002      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80035f0:	4b87      	ldr	r3, [pc, #540]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80035f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003600:	4a83      	ldr	r2, [pc, #524]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003602:	430b      	orrs	r3, r1
 8003604:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003606:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800360a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360e:	f002 0310 	and.w	r3, r2, #16
 8003612:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003616:	2300      	movs	r3, #0
 8003618:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800361c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8003620:	460b      	mov	r3, r1
 8003622:	4313      	orrs	r3, r2
 8003624:	d01e      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003626:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800362a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800362e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003632:	d10c      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003634:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003638:	3328      	adds	r3, #40	; 0x28
 800363a:	2102      	movs	r1, #2
 800363c:	4618      	mov	r0, r3
 800363e:	f000 fe25 	bl	800428c <RCCEx_PLL3_Config>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800364e:	4b70      	ldr	r3, [pc, #448]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003652:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003656:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800365a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800365e:	4a6c      	ldr	r2, [pc, #432]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003660:	430b      	orrs	r3, r1
 8003662:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003664:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003670:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003674:	2300      	movs	r3, #0
 8003676:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800367a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800367e:	460b      	mov	r3, r1
 8003680:	4313      	orrs	r3, r2
 8003682:	d03e      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003684:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003688:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800368c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003690:	d022      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8003692:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003696:	d81b      	bhi.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003698:	2b00      	cmp	r3, #0
 800369a:	d003      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800369c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a0:	d00b      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 80036a2:	e015      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036a8:	3308      	adds	r3, #8
 80036aa:	2100      	movs	r1, #0
 80036ac:	4618      	mov	r0, r3
 80036ae:	f000 fd3b 	bl	8004128 <RCCEx_PLL2_Config>
 80036b2:	4603      	mov	r3, r0
 80036b4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80036b8:	e00f      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036be:	3328      	adds	r3, #40	; 0x28
 80036c0:	2102      	movs	r1, #2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 fde2 	bl	800428c <RCCEx_PLL3_Config>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80036ce:	e004      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80036d6:	e000      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 80036d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036da:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10b      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036e2:	4b4b      	ldr	r3, [pc, #300]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80036ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80036f2:	4a47      	ldr	r2, [pc, #284]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6593      	str	r3, [r2, #88]	; 0x58
 80036f8:	e003      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fa:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80036fe:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003702:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800370e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003710:	2300      	movs	r3, #0
 8003712:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003714:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8003718:	460b      	mov	r3, r1
 800371a:	4313      	orrs	r3, r2
 800371c:	d03b      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800371e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003726:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800372a:	d01f      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 800372c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003730:	d818      	bhi.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003732:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003736:	d003      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8003738:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800373c:	d007      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800373e:	e011      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003740:	4b33      	ldr	r3, [pc, #204]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003744:	4a32      	ldr	r2, [pc, #200]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003746:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800374a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800374c:	e00f      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800374e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003752:	3328      	adds	r3, #40	; 0x28
 8003754:	2101      	movs	r1, #1
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fd98 	bl	800428c <RCCEx_PLL3_Config>
 800375c:	4603      	mov	r3, r0
 800375e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8003762:	e004      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800376a:	e000      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 800376c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800376e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10b      	bne.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003776:	4b26      	ldr	r3, [pc, #152]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800377a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800377e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003786:	4a22      	ldr	r2, [pc, #136]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003788:	430b      	orrs	r3, r1
 800378a:	6553      	str	r3, [r2, #84]	; 0x54
 800378c:	e003      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800378e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003792:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003796:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800379a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 80037a2:	673b      	str	r3, [r7, #112]	; 0x70
 80037a4:	2300      	movs	r3, #0
 80037a6:	677b      	str	r3, [r7, #116]	; 0x74
 80037a8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80037ac:	460b      	mov	r3, r1
 80037ae:	4313      	orrs	r3, r2
 80037b0:	d034      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80037b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 80037bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037c0:	d007      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 80037c2:	e011      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037c4:	4b12      	ldr	r3, [pc, #72]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80037c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c8:	4a11      	ldr	r2, [pc, #68]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80037ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80037d0:	e00e      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80037d6:	3308      	adds	r3, #8
 80037d8:	2102      	movs	r1, #2
 80037da:	4618      	mov	r0, r3
 80037dc:	f000 fca4 	bl	8004128 <RCCEx_PLL2_Config>
 80037e0:	4603      	mov	r3, r0
 80037e2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80037e6:	e003      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80037ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037f0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10d      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80037f8:	4b05      	ldr	r3, [pc, #20]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80037fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003800:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003806:	4a02      	ldr	r2, [pc, #8]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003808:	430b      	orrs	r3, r1
 800380a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800380c:	e006      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800380e:	bf00      	nop
 8003810:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003814:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003818:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800381c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003824:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8003828:	66bb      	str	r3, [r7, #104]	; 0x68
 800382a:	2300      	movs	r3, #0
 800382c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800382e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8003832:	460b      	mov	r3, r1
 8003834:	4313      	orrs	r3, r2
 8003836:	d00c      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003838:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800383c:	3328      	adds	r3, #40	; 0x28
 800383e:	2102      	movs	r1, #2
 8003840:	4618      	mov	r0, r3
 8003842:	f000 fd23 	bl	800428c <RCCEx_PLL3_Config>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d002      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003852:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800385e:	663b      	str	r3, [r7, #96]	; 0x60
 8003860:	2300      	movs	r3, #0
 8003862:	667b      	str	r3, [r7, #100]	; 0x64
 8003864:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003868:	460b      	mov	r3, r1
 800386a:	4313      	orrs	r3, r2
 800386c:	d038      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800386e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003876:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800387a:	d018      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800387c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003880:	d811      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8003882:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003886:	d014      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8003888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800388c:	d80b      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800388e:	2b00      	cmp	r3, #0
 8003890:	d011      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8003892:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003896:	d106      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003898:	4bc3      	ldr	r3, [pc, #780]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800389a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389c:	4ac2      	ldr	r2, [pc, #776]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800389e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80038a4:	e008      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80038ac:	e004      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80038ae:	bf00      	nop
 80038b0:	e002      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80038b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10b      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038c0:	4bb9      	ldr	r3, [pc, #740]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d0:	4ab5      	ldr	r2, [pc, #724]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038d2:	430b      	orrs	r3, r1
 80038d4:	6553      	str	r3, [r2, #84]	; 0x54
 80038d6:	e003      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80038dc:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80038e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80038ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80038ee:	2300      	movs	r3, #0
 80038f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038f2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80038f6:	460b      	mov	r3, r1
 80038f8:	4313      	orrs	r3, r2
 80038fa:	d009      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80038fc:	4baa      	ldr	r3, [pc, #680]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003900:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003904:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003908:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800390a:	4aa7      	ldr	r2, [pc, #668]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800390c:	430b      	orrs	r3, r1
 800390e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003910:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003918:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800391c:	653b      	str	r3, [r7, #80]	; 0x50
 800391e:	2300      	movs	r3, #0
 8003920:	657b      	str	r3, [r7, #84]	; 0x54
 8003922:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8003926:	460b      	mov	r3, r1
 8003928:	4313      	orrs	r3, r2
 800392a:	d009      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800392c:	4b9e      	ldr	r3, [pc, #632]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800392e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003930:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8003934:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393a:	4a9b      	ldr	r2, [pc, #620]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800393c:	430b      	orrs	r3, r1
 800393e:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8003940:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003948:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800394c:	64bb      	str	r3, [r7, #72]	; 0x48
 800394e:	2300      	movs	r3, #0
 8003950:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003952:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8003956:	460b      	mov	r3, r1
 8003958:	4313      	orrs	r3, r2
 800395a:	d009      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800395c:	4b92      	ldr	r3, [pc, #584]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800395e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003960:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 8003964:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003968:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800396a:	4a8f      	ldr	r2, [pc, #572]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800396c:	430b      	orrs	r3, r1
 800396e:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003970:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800397c:	643b      	str	r3, [r7, #64]	; 0x40
 800397e:	2300      	movs	r3, #0
 8003980:	647b      	str	r3, [r7, #68]	; 0x44
 8003982:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003986:	460b      	mov	r3, r1
 8003988:	4313      	orrs	r3, r2
 800398a:	d00e      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800398c:	4b86      	ldr	r3, [pc, #536]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	4a85      	ldr	r2, [pc, #532]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003992:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003996:	6113      	str	r3, [r2, #16]
 8003998:	4b83      	ldr	r3, [pc, #524]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800399a:	6919      	ldr	r1, [r3, #16]
 800399c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039a0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80039a4:	4a80      	ldr	r2, [pc, #512]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80039a6:	430b      	orrs	r3, r1
 80039a8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80039aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b2:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80039b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80039b8:	2300      	movs	r3, #0
 80039ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039bc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80039c0:	460b      	mov	r3, r1
 80039c2:	4313      	orrs	r3, r2
 80039c4:	d009      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80039c6:	4b78      	ldr	r3, [pc, #480]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80039c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ca:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80039ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d4:	4a74      	ldr	r2, [pc, #464]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80039d6:	430b      	orrs	r3, r1
 80039d8:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80039da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e2:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80039e6:	633b      	str	r3, [r7, #48]	; 0x30
 80039e8:	2300      	movs	r3, #0
 80039ea:	637b      	str	r3, [r7, #52]	; 0x34
 80039ec:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80039f0:	460b      	mov	r3, r1
 80039f2:	4313      	orrs	r3, r2
 80039f4:	d00a      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80039f6:	4b6c      	ldr	r3, [pc, #432]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80039f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039fa:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80039fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a06:	4a68      	ldr	r2, [pc, #416]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003a08:	430b      	orrs	r3, r1
 8003a0a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a14:	2100      	movs	r1, #0
 8003a16:	62b9      	str	r1, [r7, #40]	; 0x28
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a1e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8003a22:	460b      	mov	r3, r1
 8003a24:	4313      	orrs	r3, r2
 8003a26:	d011      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a2c:	3308      	adds	r3, #8
 8003a2e:	2100      	movs	r1, #0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f000 fb79 	bl	8004128 <RCCEx_PLL2_Config>
 8003a36:	4603      	mov	r3, r0
 8003a38:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003a3c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a44:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a48:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003a4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	2100      	movs	r1, #0
 8003a56:	6239      	str	r1, [r7, #32]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a5e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003a62:	460b      	mov	r3, r1
 8003a64:	4313      	orrs	r3, r2
 8003a66:	d011      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a6c:	3308      	adds	r3, #8
 8003a6e:	2101      	movs	r1, #1
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 fb59 	bl	8004128 <RCCEx_PLL2_Config>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003a7c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a84:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003a88:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003a8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a94:	2100      	movs	r1, #0
 8003a96:	61b9      	str	r1, [r7, #24]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	61fb      	str	r3, [r7, #28]
 8003a9e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	d011      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003aa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003aac:	3308      	adds	r3, #8
 8003aae:	2102      	movs	r1, #2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fb39 	bl	8004128 <RCCEx_PLL2_Config>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003abc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003ac8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003acc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	6139      	str	r1, [r7, #16]
 8003ad8:	f003 0308 	and.w	r3, r3, #8
 8003adc:	617b      	str	r3, [r7, #20]
 8003ade:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	d011      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ae8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003aec:	3328      	adds	r3, #40	; 0x28
 8003aee:	2100      	movs	r1, #0
 8003af0:	4618      	mov	r0, r3
 8003af2:	f000 fbcb 	bl	800428c <RCCEx_PLL3_Config>
 8003af6:	4603      	mov	r3, r0
 8003af8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 8003afc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b04:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b08:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003b0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	2100      	movs	r1, #0
 8003b16:	60b9      	str	r1, [r7, #8]
 8003b18:	f003 0310 	and.w	r3, r3, #16
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003b22:	460b      	mov	r3, r1
 8003b24:	4313      	orrs	r3, r2
 8003b26:	d011      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b2c:	3328      	adds	r3, #40	; 0x28
 8003b2e:	2101      	movs	r1, #1
 8003b30:	4618      	mov	r0, r3
 8003b32:	f000 fbab 	bl	800428c <RCCEx_PLL3_Config>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003b3c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b44:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b48:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b54:	2100      	movs	r1, #0
 8003b56:	6039      	str	r1, [r7, #0]
 8003b58:	f003 0320 	and.w	r3, r3, #32
 8003b5c:	607b      	str	r3, [r7, #4]
 8003b5e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003b62:	460b      	mov	r3, r1
 8003b64:	4313      	orrs	r3, r2
 8003b66:	d011      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b6c:	3328      	adds	r3, #40	; 0x28
 8003b6e:	2102      	movs	r1, #2
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 fb8b 	bl	800428c <RCCEx_PLL3_Config>
 8003b76:	4603      	mov	r3, r0
 8003b78:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8003b7c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b84:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8003b88:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 8003b8c:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d101      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8003b94:	2300      	movs	r3, #0
 8003b96:	e000      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ba6:	bf00      	nop
 8003ba8:	58024400 	.word	0x58024400

08003bac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8003bb0:	f7fe fde2 	bl	8002778 <HAL_RCC_GetHCLKFreq>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	091b      	lsrs	r3, r3, #4
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	4904      	ldr	r1, [pc, #16]	; (8003bd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003bc2:	5ccb      	ldrb	r3, [r1, r3]
 8003bc4:	f003 031f 	and.w	r3, r3, #31
 8003bc8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	58024400 	.word	0x58024400
 8003bd4:	08006c08 	.word	0x08006c08

08003bd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b089      	sub	sp, #36	; 0x24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003be0:	4ba1      	ldr	r3, [pc, #644]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003bea:	4b9f      	ldr	r3, [pc, #636]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bee:	0b1b      	lsrs	r3, r3, #12
 8003bf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bf4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003bf6:	4b9c      	ldr	r3, [pc, #624]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfa:	091b      	lsrs	r3, r3, #4
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003c02:	4b99      	ldr	r3, [pc, #612]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c06:	08db      	lsrs	r3, r3, #3
 8003c08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	fb02 f303 	mul.w	r3, r2, r3
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 8111 	beq.w	8003e48 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	f000 8083 	beq.w	8003d34 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	f200 80a1 	bhi.w	8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d056      	beq.n	8003cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003c42:	e099      	b.n	8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c44:	4b88      	ldr	r3, [pc, #544]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0320 	and.w	r3, r3, #32
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d02d      	beq.n	8003cac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c50:	4b85      	ldr	r3, [pc, #532]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	08db      	lsrs	r3, r3, #3
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	4a84      	ldr	r2, [pc, #528]	; (8003e6c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c60:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	ee07 3a90 	vmov	s15, r3
 8003c68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	ee07 3a90 	vmov	s15, r3
 8003c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c7a:	4b7b      	ldr	r3, [pc, #492]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c82:	ee07 3a90 	vmov	s15, r3
 8003c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c8e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003e70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ca6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003caa:	e087      	b.n	8003dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cb6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003e74 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cbe:	4b6a      	ldr	r3, [pc, #424]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cce:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cd2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003e70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003cee:	e065      	b.n	8003dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	ee07 3a90 	vmov	s15, r3
 8003cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cfa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003e78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d02:	4b59      	ldr	r3, [pc, #356]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d12:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d16:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003e70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d32:	e043      	b.n	8003dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	ee07 3a90 	vmov	s15, r3
 8003d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d3e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003e7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d46:	4b48      	ldr	r3, [pc, #288]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d4e:	ee07 3a90 	vmov	s15, r3
 8003d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d56:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d5a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003e70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d76:	e021      	b.n	8003dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	ee07 3a90 	vmov	s15, r3
 8003d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d82:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003e78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d8a:	4b37      	ldr	r3, [pc, #220]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d92:	ee07 3a90 	vmov	s15, r3
 8003d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d9e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003e70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003daa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003db6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003dbc:	4b2a      	ldr	r3, [pc, #168]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc0:	0a5b      	lsrs	r3, r3, #9
 8003dc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dc6:	ee07 3a90 	vmov	s15, r3
 8003dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003dd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003dd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8003dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003de2:	ee17 2a90 	vmov	r2, s15
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003dea:	4b1f      	ldr	r3, [pc, #124]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dee:	0c1b      	lsrs	r3, r3, #16
 8003df0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003df4:	ee07 3a90 	vmov	s15, r3
 8003df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e04:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e10:	ee17 2a90 	vmov	r2, s15
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003e18:	4b13      	ldr	r3, [pc, #76]	; (8003e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1c:	0e1b      	lsrs	r3, r3, #24
 8003e1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e22:	ee07 3a90 	vmov	s15, r3
 8003e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e32:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e3e:	ee17 2a90 	vmov	r2, s15
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003e46:	e008      	b.n	8003e5a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	609a      	str	r2, [r3, #8]
}
 8003e5a:	bf00      	nop
 8003e5c:	3724      	adds	r7, #36	; 0x24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	58024400 	.word	0x58024400
 8003e6c:	03d09000 	.word	0x03d09000
 8003e70:	46000000 	.word	0x46000000
 8003e74:	4c742400 	.word	0x4c742400
 8003e78:	4a742400 	.word	0x4a742400
 8003e7c:	4af42400 	.word	0x4af42400

08003e80 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b089      	sub	sp, #36	; 0x24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e88:	4ba1      	ldr	r3, [pc, #644]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003e92:	4b9f      	ldr	r3, [pc, #636]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e96:	0d1b      	lsrs	r3, r3, #20
 8003e98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e9c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003e9e:	4b9c      	ldr	r3, [pc, #624]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea2:	0a1b      	lsrs	r3, r3, #8
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003eaa:	4b99      	ldr	r3, [pc, #612]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eae:	08db      	lsrs	r3, r3, #3
 8003eb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	fb02 f303 	mul.w	r3, r2, r3
 8003eba:	ee07 3a90 	vmov	s15, r3
 8003ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ec2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8111 	beq.w	80040f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	f000 8083 	beq.w	8003fdc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	f200 80a1 	bhi.w	8004020 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d003      	beq.n	8003eec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d056      	beq.n	8003f98 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003eea:	e099      	b.n	8004020 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003eec:	4b88      	ldr	r3, [pc, #544]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d02d      	beq.n	8003f54 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ef8:	4b85      	ldr	r3, [pc, #532]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	08db      	lsrs	r3, r3, #3
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	4a84      	ldr	r2, [pc, #528]	; (8004114 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003f04:	fa22 f303 	lsr.w	r3, r2, r3
 8003f08:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	ee07 3a90 	vmov	s15, r3
 8003f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	ee07 3a90 	vmov	s15, r3
 8003f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f22:	4b7b      	ldr	r3, [pc, #492]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f2a:	ee07 3a90 	vmov	s15, r3
 8003f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f32:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f36:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f4e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003f52:	e087      	b.n	8004064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	ee07 3a90 	vmov	s15, r3
 8003f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f5e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800411c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f66:	4b6a      	ldr	r3, [pc, #424]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f6e:	ee07 3a90 	vmov	s15, r3
 8003f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f76:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f7a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f96:	e065      	b.n	8004064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	ee07 3a90 	vmov	s15, r3
 8003f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fa2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004120 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003faa:	4b59      	ldr	r3, [pc, #356]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fb2:	ee07 3a90 	vmov	s15, r3
 8003fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fba:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fbe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fda:	e043      	b.n	8004064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	ee07 3a90 	vmov	s15, r3
 8003fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fee:	4b48      	ldr	r3, [pc, #288]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ff6:	ee07 3a90 	vmov	s15, r3
 8003ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ffe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004002:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800400a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800400e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800401a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800401e:	e021      	b.n	8004064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	ee07 3a90 	vmov	s15, r3
 8004026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800402a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004120 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800402e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004032:	4b37      	ldr	r3, [pc, #220]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800403a:	ee07 3a90 	vmov	s15, r3
 800403e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004042:	ed97 6a03 	vldr	s12, [r7, #12]
 8004046:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800404a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800404e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004052:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800405a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800405e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004062:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004064:	4b2a      	ldr	r3, [pc, #168]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004068:	0a5b      	lsrs	r3, r3, #9
 800406a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004076:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800407a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800407e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004082:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004086:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800408a:	ee17 2a90 	vmov	r2, s15
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004092:	4b1f      	ldr	r3, [pc, #124]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004096:	0c1b      	lsrs	r3, r3, #16
 8004098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800409c:	ee07 3a90 	vmov	s15, r3
 80040a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80040b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b8:	ee17 2a90 	vmov	r2, s15
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80040c0:	4b13      	ldr	r3, [pc, #76]	; (8004110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c4:	0e1b      	lsrs	r3, r3, #24
 80040c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040da:	edd7 6a07 	vldr	s13, [r7, #28]
 80040de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040e6:	ee17 2a90 	vmov	r2, s15
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80040ee:	e008      	b.n	8004102 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	609a      	str	r2, [r3, #8]
}
 8004102:	bf00      	nop
 8004104:	3724      	adds	r7, #36	; 0x24
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	58024400 	.word	0x58024400
 8004114:	03d09000 	.word	0x03d09000
 8004118:	46000000 	.word	0x46000000
 800411c:	4c742400 	.word	0x4c742400
 8004120:	4a742400 	.word	0x4a742400
 8004124:	4af42400 	.word	0x4af42400

08004128 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004132:	2300      	movs	r3, #0
 8004134:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004136:	4b53      	ldr	r3, [pc, #332]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413a:	f003 0303 	and.w	r3, r3, #3
 800413e:	2b03      	cmp	r3, #3
 8004140:	d101      	bne.n	8004146 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e099      	b.n	800427a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004146:	4b4f      	ldr	r3, [pc, #316]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a4e      	ldr	r2, [pc, #312]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800414c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004150:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004152:	f7fd f83d 	bl	80011d0 <HAL_GetTick>
 8004156:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004158:	e008      	b.n	800416c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800415a:	f7fd f839 	bl	80011d0 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e086      	b.n	800427a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800416c:	4b45      	ldr	r3, [pc, #276]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1f0      	bne.n	800415a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004178:	4b42      	ldr	r3, [pc, #264]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	031b      	lsls	r3, r3, #12
 8004186:	493f      	ldr	r1, [pc, #252]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004188:	4313      	orrs	r3, r2
 800418a:	628b      	str	r3, [r1, #40]	; 0x28
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	3b01      	subs	r3, #1
 8004192:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	3b01      	subs	r3, #1
 800419c:	025b      	lsls	r3, r3, #9
 800419e:	b29b      	uxth	r3, r3
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	041b      	lsls	r3, r3, #16
 80041aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80041ae:	431a      	orrs	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	3b01      	subs	r3, #1
 80041b6:	061b      	lsls	r3, r3, #24
 80041b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80041bc:	4931      	ldr	r1, [pc, #196]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80041c2:	4b30      	ldr	r3, [pc, #192]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	492d      	ldr	r1, [pc, #180]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80041d4:	4b2b      	ldr	r3, [pc, #172]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d8:	f023 0220 	bic.w	r2, r3, #32
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	4928      	ldr	r1, [pc, #160]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80041e6:	4b27      	ldr	r3, [pc, #156]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ea:	4a26      	ldr	r2, [pc, #152]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041ec:	f023 0310 	bic.w	r3, r3, #16
 80041f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80041f2:	4b24      	ldr	r3, [pc, #144]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 80041f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041f6:	4b24      	ldr	r3, [pc, #144]	; (8004288 <RCCEx_PLL2_Config+0x160>)
 80041f8:	4013      	ands	r3, r2
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	69d2      	ldr	r2, [r2, #28]
 80041fe:	00d2      	lsls	r2, r2, #3
 8004200:	4920      	ldr	r1, [pc, #128]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004202:	4313      	orrs	r3, r2
 8004204:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004206:	4b1f      	ldr	r3, [pc, #124]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420a:	4a1e      	ldr	r2, [pc, #120]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800420c:	f043 0310 	orr.w	r3, r3, #16
 8004210:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d106      	bne.n	8004226 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004218:	4b1a      	ldr	r3, [pc, #104]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	4a19      	ldr	r2, [pc, #100]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800421e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004222:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004224:	e00f      	b.n	8004246 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d106      	bne.n	800423a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800422c:	4b15      	ldr	r3, [pc, #84]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800422e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004230:	4a14      	ldr	r2, [pc, #80]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004232:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004236:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004238:	e005      	b.n	8004246 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800423a:	4b12      	ldr	r3, [pc, #72]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	4a11      	ldr	r2, [pc, #68]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004240:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004244:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004246:	4b0f      	ldr	r3, [pc, #60]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a0e      	ldr	r2, [pc, #56]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800424c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004250:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004252:	f7fc ffbd 	bl	80011d0 <HAL_GetTick>
 8004256:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004258:	e008      	b.n	800426c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800425a:	f7fc ffb9 	bl	80011d0 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e006      	b.n	800427a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <RCCEx_PLL2_Config+0x15c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0f0      	beq.n	800425a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	58024400 	.word	0x58024400
 8004288:	ffff0007 	.word	0xffff0007

0800428c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800429a:	4b53      	ldr	r3, [pc, #332]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 800429c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429e:	f003 0303 	and.w	r3, r3, #3
 80042a2:	2b03      	cmp	r3, #3
 80042a4:	d101      	bne.n	80042aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e099      	b.n	80043de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80042aa:	4b4f      	ldr	r3, [pc, #316]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a4e      	ldr	r2, [pc, #312]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80042b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042b6:	f7fc ff8b 	bl	80011d0 <HAL_GetTick>
 80042ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80042bc:	e008      	b.n	80042d0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80042be:	f7fc ff87 	bl	80011d0 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d901      	bls.n	80042d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e086      	b.n	80043de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80042d0:	4b45      	ldr	r3, [pc, #276]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1f0      	bne.n	80042be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80042dc:	4b42      	ldr	r3, [pc, #264]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80042de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	051b      	lsls	r3, r3, #20
 80042ea:	493f      	ldr	r1, [pc, #252]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	628b      	str	r3, [r1, #40]	; 0x28
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	3b01      	subs	r3, #1
 80042f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	3b01      	subs	r3, #1
 8004300:	025b      	lsls	r3, r3, #9
 8004302:	b29b      	uxth	r3, r3
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	3b01      	subs	r3, #1
 800430c:	041b      	lsls	r3, r3, #16
 800430e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	3b01      	subs	r3, #1
 800431a:	061b      	lsls	r3, r3, #24
 800431c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004320:	4931      	ldr	r1, [pc, #196]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004322:	4313      	orrs	r3, r2
 8004324:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004326:	4b30      	ldr	r3, [pc, #192]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	492d      	ldr	r1, [pc, #180]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004334:	4313      	orrs	r3, r2
 8004336:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004338:	4b2b      	ldr	r3, [pc, #172]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	4928      	ldr	r1, [pc, #160]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004346:	4313      	orrs	r3, r2
 8004348:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800434a:	4b27      	ldr	r3, [pc, #156]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 800434c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434e:	4a26      	ldr	r2, [pc, #152]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004354:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004356:	4b24      	ldr	r3, [pc, #144]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800435a:	4b24      	ldr	r3, [pc, #144]	; (80043ec <RCCEx_PLL3_Config+0x160>)
 800435c:	4013      	ands	r3, r2
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	69d2      	ldr	r2, [r2, #28]
 8004362:	00d2      	lsls	r2, r2, #3
 8004364:	4920      	ldr	r1, [pc, #128]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004366:	4313      	orrs	r3, r2
 8004368:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800436a:	4b1f      	ldr	r3, [pc, #124]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 800436c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436e:	4a1e      	ldr	r2, [pc, #120]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004374:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d106      	bne.n	800438a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800437c:	4b1a      	ldr	r3, [pc, #104]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 800437e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004380:	4a19      	ldr	r2, [pc, #100]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004382:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004386:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004388:	e00f      	b.n	80043aa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d106      	bne.n	800439e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004390:	4b15      	ldr	r3, [pc, #84]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	4a14      	ldr	r2, [pc, #80]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 8004396:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800439a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800439c:	e005      	b.n	80043aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800439e:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80043a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a2:	4a11      	ldr	r2, [pc, #68]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80043a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80043aa:	4b0f      	ldr	r3, [pc, #60]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a0e      	ldr	r2, [pc, #56]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80043b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043b6:	f7fc ff0b 	bl	80011d0 <HAL_GetTick>
 80043ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80043bc:	e008      	b.n	80043d0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80043be:	f7fc ff07 	bl	80011d0 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d901      	bls.n	80043d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e006      	b.n	80043de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80043d0:	4b05      	ldr	r3, [pc, #20]	; (80043e8 <RCCEx_PLL3_Config+0x15c>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d0f0      	beq.n	80043be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	58024400 	.word	0x58024400
 80043ec:	ffff0007 	.word	0xffff0007

080043f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e049      	b.n	8004496 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d106      	bne.n	800441c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7fc fd26 	bl	8000e68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2202      	movs	r2, #2
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3304      	adds	r3, #4
 800442c:	4619      	mov	r1, r3
 800442e:	4610      	mov	r0, r2
 8004430:	f000 fad6 	bl	80049e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d001      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e054      	b.n	8004562 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68da      	ldr	r2, [r3, #12]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a26      	ldr	r2, [pc, #152]	; (8004570 <HAL_TIM_Base_Start_IT+0xd0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d022      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044e2:	d01d      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a22      	ldr	r2, [pc, #136]	; (8004574 <HAL_TIM_Base_Start_IT+0xd4>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d018      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a21      	ldr	r2, [pc, #132]	; (8004578 <HAL_TIM_Base_Start_IT+0xd8>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d013      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a1f      	ldr	r2, [pc, #124]	; (800457c <HAL_TIM_Base_Start_IT+0xdc>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00e      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a1e      	ldr	r2, [pc, #120]	; (8004580 <HAL_TIM_Base_Start_IT+0xe0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d009      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a1c      	ldr	r2, [pc, #112]	; (8004584 <HAL_TIM_Base_Start_IT+0xe4>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x80>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a1b      	ldr	r2, [pc, #108]	; (8004588 <HAL_TIM_Base_Start_IT+0xe8>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d115      	bne.n	800454c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689a      	ldr	r2, [r3, #8]
 8004526:	4b19      	ldr	r3, [pc, #100]	; (800458c <HAL_TIM_Base_Start_IT+0xec>)
 8004528:	4013      	ands	r3, r2
 800452a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2b06      	cmp	r3, #6
 8004530:	d015      	beq.n	800455e <HAL_TIM_Base_Start_IT+0xbe>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004538:	d011      	beq.n	800455e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0201 	orr.w	r2, r2, #1
 8004548:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454a:	e008      	b.n	800455e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0201 	orr.w	r2, r2, #1
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	e000      	b.n	8004560 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800455e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	40010000 	.word	0x40010000
 8004574:	40000400 	.word	0x40000400
 8004578:	40000800 	.word	0x40000800
 800457c:	40000c00 	.word	0x40000c00
 8004580:	40010400 	.word	0x40010400
 8004584:	40001800 	.word	0x40001800
 8004588:	40014000 	.word	0x40014000
 800458c:	00010007 	.word	0x00010007

08004590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d020      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01b      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0202 	mvn.w	r2, #2
 80045c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9e2 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 80045e0:	e005      	b.n	80045ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f9d4 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f9e5 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 0304 	and.w	r3, r3, #4
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d020      	beq.n	8004640 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d01b      	beq.n	8004640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 0204 	mvn.w	r2, #4
 8004610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2202      	movs	r2, #2
 8004616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f9bc 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 800462c:	e005      	b.n	800463a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f9ae 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f9bf 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d020      	beq.n	800468c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b00      	cmp	r3, #0
 8004652:	d01b      	beq.n	800468c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f06f 0208 	mvn.w	r2, #8
 800465c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2204      	movs	r2, #4
 8004662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f003 0303 	and.w	r3, r3, #3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f996 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 8004678:	e005      	b.n	8004686 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f988 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 f999 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b00      	cmp	r3, #0
 8004694:	d020      	beq.n	80046d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b00      	cmp	r3, #0
 800469e:	d01b      	beq.n	80046d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0210 	mvn.w	r2, #16
 80046a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2208      	movs	r2, #8
 80046ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f970 	bl	80049a4 <HAL_TIM_IC_CaptureCallback>
 80046c4:	e005      	b.n	80046d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f962 	bl	8004990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f973 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00c      	beq.n	80046fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f06f 0201 	mvn.w	r2, #1
 80046f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7fc fa3e 	bl	8000b78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004702:	2b00      	cmp	r3, #0
 8004704:	d104      	bne.n	8004710 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00c      	beq.n	800472a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004716:	2b00      	cmp	r3, #0
 8004718:	d007      	beq.n	800472a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8004722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 fb37 	bl	8004d98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00c      	beq.n	800474e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800473a:	2b00      	cmp	r3, #0
 800473c:	d007      	beq.n	800474e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 fb2f 	bl	8004dac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00c      	beq.n	8004772 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800476a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f92d 	bl	80049cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	f003 0320 	and.w	r3, r3, #32
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00c      	beq.n	8004796 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b00      	cmp	r3, #0
 8004784:	d007      	beq.n	8004796 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f06f 0220 	mvn.w	r2, #32
 800478e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f000 faf7 	bl	8004d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004796:	bf00      	nop
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
	...

080047a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047aa:	2300      	movs	r3, #0
 80047ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d101      	bne.n	80047bc <HAL_TIM_ConfigClockSource+0x1c>
 80047b8:	2302      	movs	r3, #2
 80047ba:	e0dc      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x1d6>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	4b6a      	ldr	r3, [pc, #424]	; (8004980 <HAL_TIM_ConfigClockSource+0x1e0>)
 80047d8:	4013      	ands	r3, r2
 80047da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a64      	ldr	r2, [pc, #400]	; (8004984 <HAL_TIM_ConfigClockSource+0x1e4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	f000 80a9 	beq.w	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 80047f8:	4a62      	ldr	r2, [pc, #392]	; (8004984 <HAL_TIM_ConfigClockSource+0x1e4>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	f200 80ae 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004800:	4a61      	ldr	r2, [pc, #388]	; (8004988 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004802:	4293      	cmp	r3, r2
 8004804:	f000 80a1 	beq.w	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004808:	4a5f      	ldr	r2, [pc, #380]	; (8004988 <HAL_TIM_ConfigClockSource+0x1e8>)
 800480a:	4293      	cmp	r3, r2
 800480c:	f200 80a6 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004810:	4a5e      	ldr	r2, [pc, #376]	; (800498c <HAL_TIM_ConfigClockSource+0x1ec>)
 8004812:	4293      	cmp	r3, r2
 8004814:	f000 8099 	beq.w	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004818:	4a5c      	ldr	r2, [pc, #368]	; (800498c <HAL_TIM_ConfigClockSource+0x1ec>)
 800481a:	4293      	cmp	r3, r2
 800481c:	f200 809e 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004820:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004824:	f000 8091 	beq.w	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004828:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800482c:	f200 8096 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004830:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004834:	f000 8089 	beq.w	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004838:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800483c:	f200 808e 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004844:	d03e      	beq.n	80048c4 <HAL_TIM_ConfigClockSource+0x124>
 8004846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800484a:	f200 8087 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 800484e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004852:	f000 8086 	beq.w	8004962 <HAL_TIM_ConfigClockSource+0x1c2>
 8004856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485a:	d87f      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 800485c:	2b70      	cmp	r3, #112	; 0x70
 800485e:	d01a      	beq.n	8004896 <HAL_TIM_ConfigClockSource+0xf6>
 8004860:	2b70      	cmp	r3, #112	; 0x70
 8004862:	d87b      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004864:	2b60      	cmp	r3, #96	; 0x60
 8004866:	d050      	beq.n	800490a <HAL_TIM_ConfigClockSource+0x16a>
 8004868:	2b60      	cmp	r3, #96	; 0x60
 800486a:	d877      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 800486c:	2b50      	cmp	r3, #80	; 0x50
 800486e:	d03c      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x14a>
 8004870:	2b50      	cmp	r3, #80	; 0x50
 8004872:	d873      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004874:	2b40      	cmp	r3, #64	; 0x40
 8004876:	d058      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x18a>
 8004878:	2b40      	cmp	r3, #64	; 0x40
 800487a:	d86f      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 800487c:	2b30      	cmp	r3, #48	; 0x30
 800487e:	d064      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004880:	2b30      	cmp	r3, #48	; 0x30
 8004882:	d86b      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 8004884:	2b20      	cmp	r3, #32
 8004886:	d060      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d867      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
 800488c:	2b00      	cmp	r3, #0
 800488e:	d05c      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004890:	2b10      	cmp	r3, #16
 8004892:	d05a      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x1aa>
 8004894:	e062      	b.n	800495c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6899      	ldr	r1, [r3, #8]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	685a      	ldr	r2, [r3, #4]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	f000 f9bf 	bl	8004c28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	609a      	str	r2, [r3, #8]
      break;
 80048c2:	e04f      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	6899      	ldr	r1, [r3, #8]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f000 f9a8 	bl	8004c28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689a      	ldr	r2, [r3, #8]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048e6:	609a      	str	r2, [r3, #8]
      break;
 80048e8:	e03c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	6859      	ldr	r1, [r3, #4]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f000 f918 	bl	8004b2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2150      	movs	r1, #80	; 0x50
 8004902:	4618      	mov	r0, r3
 8004904:	f000 f972 	bl	8004bec <TIM_ITRx_SetConfig>
      break;
 8004908:	e02c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6818      	ldr	r0, [r3, #0]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	6859      	ldr	r1, [r3, #4]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	461a      	mov	r2, r3
 8004918:	f000 f937 	bl	8004b8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2160      	movs	r1, #96	; 0x60
 8004922:	4618      	mov	r0, r3
 8004924:	f000 f962 	bl	8004bec <TIM_ITRx_SetConfig>
      break;
 8004928:	e01c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6818      	ldr	r0, [r3, #0]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	6859      	ldr	r1, [r3, #4]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	461a      	mov	r2, r3
 8004938:	f000 f8f8 	bl	8004b2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2140      	movs	r1, #64	; 0x40
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f952 	bl	8004bec <TIM_ITRx_SetConfig>
      break;
 8004948:	e00c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4619      	mov	r1, r3
 8004954:	4610      	mov	r0, r2
 8004956:	f000 f949 	bl	8004bec <TIM_ITRx_SetConfig>
      break;
 800495a:	e003      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	73fb      	strb	r3, [r7, #15]
      break;
 8004960:	e000      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8004962:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004974:	7bfb      	ldrb	r3, [r7, #15]
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	ffceff88 	.word	0xffceff88
 8004984:	00100040 	.word	0x00100040
 8004988:	00100030 	.word	0x00100030
 800498c:	00100020 	.word	0x00100020

08004990 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a46      	ldr	r2, [pc, #280]	; (8004b0c <TIM_Base_SetConfig+0x12c>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d013      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049fe:	d00f      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a43      	ldr	r2, [pc, #268]	; (8004b10 <TIM_Base_SetConfig+0x130>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00b      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a42      	ldr	r2, [pc, #264]	; (8004b14 <TIM_Base_SetConfig+0x134>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d007      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a41      	ldr	r2, [pc, #260]	; (8004b18 <TIM_Base_SetConfig+0x138>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d003      	beq.n	8004a20 <TIM_Base_SetConfig+0x40>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a40      	ldr	r2, [pc, #256]	; (8004b1c <TIM_Base_SetConfig+0x13c>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d108      	bne.n	8004a32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a35      	ldr	r2, [pc, #212]	; (8004b0c <TIM_Base_SetConfig+0x12c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d01f      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a40:	d01b      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a32      	ldr	r2, [pc, #200]	; (8004b10 <TIM_Base_SetConfig+0x130>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d017      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a31      	ldr	r2, [pc, #196]	; (8004b14 <TIM_Base_SetConfig+0x134>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d013      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a30      	ldr	r2, [pc, #192]	; (8004b18 <TIM_Base_SetConfig+0x138>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d00f      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a2f      	ldr	r2, [pc, #188]	; (8004b1c <TIM_Base_SetConfig+0x13c>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00b      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a2e      	ldr	r2, [pc, #184]	; (8004b20 <TIM_Base_SetConfig+0x140>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d007      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a2d      	ldr	r2, [pc, #180]	; (8004b24 <TIM_Base_SetConfig+0x144>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d003      	beq.n	8004a7a <TIM_Base_SetConfig+0x9a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a2c      	ldr	r2, [pc, #176]	; (8004b28 <TIM_Base_SetConfig+0x148>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d108      	bne.n	8004a8c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a16      	ldr	r2, [pc, #88]	; (8004b0c <TIM_Base_SetConfig+0x12c>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00f      	beq.n	8004ad8 <TIM_Base_SetConfig+0xf8>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a18      	ldr	r2, [pc, #96]	; (8004b1c <TIM_Base_SetConfig+0x13c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d00b      	beq.n	8004ad8 <TIM_Base_SetConfig+0xf8>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a17      	ldr	r2, [pc, #92]	; (8004b20 <TIM_Base_SetConfig+0x140>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d007      	beq.n	8004ad8 <TIM_Base_SetConfig+0xf8>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a16      	ldr	r2, [pc, #88]	; (8004b24 <TIM_Base_SetConfig+0x144>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d003      	beq.n	8004ad8 <TIM_Base_SetConfig+0xf8>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a15      	ldr	r2, [pc, #84]	; (8004b28 <TIM_Base_SetConfig+0x148>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d103      	bne.n	8004ae0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d105      	bne.n	8004afe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f023 0201 	bic.w	r2, r3, #1
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	611a      	str	r2, [r3, #16]
  }
}
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40000400 	.word	0x40000400
 8004b14:	40000800 	.word	0x40000800
 8004b18:	40000c00 	.word	0x40000c00
 8004b1c:	40010400 	.word	0x40010400
 8004b20:	40014000 	.word	0x40014000
 8004b24:	40014400 	.word	0x40014400
 8004b28:	40014800 	.word	0x40014800

08004b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	f023 0201 	bic.w	r2, r3, #1
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f023 030a 	bic.w	r3, r3, #10
 8004b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	621a      	str	r2, [r3, #32]
}
 8004b7e:	bf00      	nop
 8004b80:	371c      	adds	r7, #28
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b087      	sub	sp, #28
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	f023 0210 	bic.w	r2, r3, #16
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	031b      	lsls	r3, r3, #12
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
	...

08004bec <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	4b09      	ldr	r3, [pc, #36]	; (8004c24 <TIM_ITRx_SetConfig+0x38>)
 8004c00:	4013      	ands	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c04:	683a      	ldr	r2, [r7, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	f043 0307 	orr.w	r3, r3, #7
 8004c0e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	609a      	str	r2, [r3, #8]
}
 8004c16:	bf00      	nop
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	ffcfff8f 	.word	0xffcfff8f

08004c28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	021a      	lsls	r2, r3, #8
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	609a      	str	r2, [r3, #8]
}
 8004c5c:	bf00      	nop
 8004c5e:	371c      	adds	r7, #28
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d101      	bne.n	8004c80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e06d      	b.n	8004d5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a30      	ldr	r2, [pc, #192]	; (8004d68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a2f      	ldr	r2, [pc, #188]	; (8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d108      	bne.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004cba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ccc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a20      	ldr	r2, [pc, #128]	; (8004d68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d022      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf2:	d01d      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a1d      	ldr	r2, [pc, #116]	; (8004d70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d018      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a1c      	ldr	r2, [pc, #112]	; (8004d74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d013      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a1a      	ldr	r2, [pc, #104]	; (8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d00e      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a15      	ldr	r2, [pc, #84]	; (8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d009      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a16      	ldr	r2, [pc, #88]	; (8004d7c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d004      	beq.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a15      	ldr	r2, [pc, #84]	; (8004d80 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d10c      	bne.n	8004d4a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	40010000 	.word	0x40010000
 8004d6c:	40010400 	.word	0x40010400
 8004d70:	40000400 	.word	0x40000400
 8004d74:	40000800 	.word	0x40000800
 8004d78:	40000c00 	.word	0x40000c00
 8004d7c:	40001800 	.word	0x40001800
 8004d80:	40014000 	.word	0x40014000

08004d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e042      	b.n	8004e58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d106      	bne.n	8004dea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7fc f8d1 	bl	8000f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2224      	movs	r2, #36	; 0x24
 8004dee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f022 0201 	bic.w	r2, r2, #1
 8004e00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 ff22 	bl	8005c54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 f8b3 	bl	8004f7c <UART_SetConfig>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d101      	bne.n	8004e20 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e01b      	b.n	8004e58 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685a      	ldr	r2, [r3, #4]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689a      	ldr	r2, [r3, #8]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f042 0201 	orr.w	r2, r2, #1
 8004e4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 ffa1 	bl	8005d98 <UART_CheckIdleState>
 8004e56:	4603      	mov	r3, r0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08a      	sub	sp, #40	; 0x28
 8004e64:	af02      	add	r7, sp, #8
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	603b      	str	r3, [r7, #0]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e76:	2b20      	cmp	r3, #32
 8004e78:	d17b      	bne.n	8004f72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_UART_Transmit+0x26>
 8004e80:	88fb      	ldrh	r3, [r7, #6]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e074      	b.n	8004f74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2221      	movs	r2, #33	; 0x21
 8004e96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e9a:	f7fc f999 	bl	80011d0 <HAL_GetTick>
 8004e9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	88fa      	ldrh	r2, [r7, #6]
 8004ea4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	88fa      	ldrh	r2, [r7, #6]
 8004eac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eb8:	d108      	bne.n	8004ecc <HAL_UART_Transmit+0x6c>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d104      	bne.n	8004ecc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	61bb      	str	r3, [r7, #24]
 8004eca:	e003      	b.n	8004ed4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ed4:	e030      	b.n	8004f38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2200      	movs	r2, #0
 8004ede:	2180      	movs	r1, #128	; 0x80
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f001 f803 	bl	8005eec <UART_WaitOnFlagUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e03d      	b.n	8004f74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10b      	bne.n	8004f16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f0c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	3302      	adds	r3, #2
 8004f12:	61bb      	str	r3, [r7, #24]
 8004f14:	e007      	b.n	8004f26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	781a      	ldrb	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	3301      	adds	r3, #1
 8004f24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1c8      	bne.n	8004ed6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	9300      	str	r3, [sp, #0]
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	2140      	movs	r1, #64	; 0x40
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 ffcc 	bl	8005eec <UART_WaitOnFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d005      	beq.n	8004f66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e006      	b.n	8004f74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	e000      	b.n	8004f74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f72:	2302      	movs	r3, #2
  }
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3720      	adds	r7, #32
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f80:	b092      	sub	sp, #72	; 0x48
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f86:	2300      	movs	r3, #0
 8004f88:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	431a      	orrs	r2, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4bbe      	ldr	r3, [pc, #760]	; (80052a4 <UART_SetConfig+0x328>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	6812      	ldr	r2, [r2, #0]
 8004fb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004fb4:	430b      	orrs	r3, r1
 8004fb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	68da      	ldr	r2, [r3, #12]
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4ab3      	ldr	r2, [pc, #716]	; (80052a8 <UART_SetConfig+0x32c>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d004      	beq.n	8004fe8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	4baf      	ldr	r3, [pc, #700]	; (80052ac <UART_SetConfig+0x330>)
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	6812      	ldr	r2, [r2, #0]
 8004ff6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004ff8:	430b      	orrs	r3, r1
 8004ffa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005002:	f023 010f 	bic.w	r1, r3, #15
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4aa6      	ldr	r2, [pc, #664]	; (80052b0 <UART_SetConfig+0x334>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d177      	bne.n	800510c <UART_SetConfig+0x190>
 800501c:	4ba5      	ldr	r3, [pc, #660]	; (80052b4 <UART_SetConfig+0x338>)
 800501e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005020:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005024:	2b28      	cmp	r3, #40	; 0x28
 8005026:	d86d      	bhi.n	8005104 <UART_SetConfig+0x188>
 8005028:	a201      	add	r2, pc, #4	; (adr r2, 8005030 <UART_SetConfig+0xb4>)
 800502a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800502e:	bf00      	nop
 8005030:	080050d5 	.word	0x080050d5
 8005034:	08005105 	.word	0x08005105
 8005038:	08005105 	.word	0x08005105
 800503c:	08005105 	.word	0x08005105
 8005040:	08005105 	.word	0x08005105
 8005044:	08005105 	.word	0x08005105
 8005048:	08005105 	.word	0x08005105
 800504c:	08005105 	.word	0x08005105
 8005050:	080050dd 	.word	0x080050dd
 8005054:	08005105 	.word	0x08005105
 8005058:	08005105 	.word	0x08005105
 800505c:	08005105 	.word	0x08005105
 8005060:	08005105 	.word	0x08005105
 8005064:	08005105 	.word	0x08005105
 8005068:	08005105 	.word	0x08005105
 800506c:	08005105 	.word	0x08005105
 8005070:	080050e5 	.word	0x080050e5
 8005074:	08005105 	.word	0x08005105
 8005078:	08005105 	.word	0x08005105
 800507c:	08005105 	.word	0x08005105
 8005080:	08005105 	.word	0x08005105
 8005084:	08005105 	.word	0x08005105
 8005088:	08005105 	.word	0x08005105
 800508c:	08005105 	.word	0x08005105
 8005090:	080050ed 	.word	0x080050ed
 8005094:	08005105 	.word	0x08005105
 8005098:	08005105 	.word	0x08005105
 800509c:	08005105 	.word	0x08005105
 80050a0:	08005105 	.word	0x08005105
 80050a4:	08005105 	.word	0x08005105
 80050a8:	08005105 	.word	0x08005105
 80050ac:	08005105 	.word	0x08005105
 80050b0:	080050f5 	.word	0x080050f5
 80050b4:	08005105 	.word	0x08005105
 80050b8:	08005105 	.word	0x08005105
 80050bc:	08005105 	.word	0x08005105
 80050c0:	08005105 	.word	0x08005105
 80050c4:	08005105 	.word	0x08005105
 80050c8:	08005105 	.word	0x08005105
 80050cc:	08005105 	.word	0x08005105
 80050d0:	080050fd 	.word	0x080050fd
 80050d4:	2301      	movs	r3, #1
 80050d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050da:	e326      	b.n	800572a <UART_SetConfig+0x7ae>
 80050dc:	2304      	movs	r3, #4
 80050de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050e2:	e322      	b.n	800572a <UART_SetConfig+0x7ae>
 80050e4:	2308      	movs	r3, #8
 80050e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050ea:	e31e      	b.n	800572a <UART_SetConfig+0x7ae>
 80050ec:	2310      	movs	r3, #16
 80050ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050f2:	e31a      	b.n	800572a <UART_SetConfig+0x7ae>
 80050f4:	2320      	movs	r3, #32
 80050f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050fa:	e316      	b.n	800572a <UART_SetConfig+0x7ae>
 80050fc:	2340      	movs	r3, #64	; 0x40
 80050fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005102:	e312      	b.n	800572a <UART_SetConfig+0x7ae>
 8005104:	2380      	movs	r3, #128	; 0x80
 8005106:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800510a:	e30e      	b.n	800572a <UART_SetConfig+0x7ae>
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a69      	ldr	r2, [pc, #420]	; (80052b8 <UART_SetConfig+0x33c>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d130      	bne.n	8005178 <UART_SetConfig+0x1fc>
 8005116:	4b67      	ldr	r3, [pc, #412]	; (80052b4 <UART_SetConfig+0x338>)
 8005118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511a:	f003 0307 	and.w	r3, r3, #7
 800511e:	2b05      	cmp	r3, #5
 8005120:	d826      	bhi.n	8005170 <UART_SetConfig+0x1f4>
 8005122:	a201      	add	r2, pc, #4	; (adr r2, 8005128 <UART_SetConfig+0x1ac>)
 8005124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005128:	08005141 	.word	0x08005141
 800512c:	08005149 	.word	0x08005149
 8005130:	08005151 	.word	0x08005151
 8005134:	08005159 	.word	0x08005159
 8005138:	08005161 	.word	0x08005161
 800513c:	08005169 	.word	0x08005169
 8005140:	2300      	movs	r3, #0
 8005142:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005146:	e2f0      	b.n	800572a <UART_SetConfig+0x7ae>
 8005148:	2304      	movs	r3, #4
 800514a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800514e:	e2ec      	b.n	800572a <UART_SetConfig+0x7ae>
 8005150:	2308      	movs	r3, #8
 8005152:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005156:	e2e8      	b.n	800572a <UART_SetConfig+0x7ae>
 8005158:	2310      	movs	r3, #16
 800515a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800515e:	e2e4      	b.n	800572a <UART_SetConfig+0x7ae>
 8005160:	2320      	movs	r3, #32
 8005162:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005166:	e2e0      	b.n	800572a <UART_SetConfig+0x7ae>
 8005168:	2340      	movs	r3, #64	; 0x40
 800516a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800516e:	e2dc      	b.n	800572a <UART_SetConfig+0x7ae>
 8005170:	2380      	movs	r3, #128	; 0x80
 8005172:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005176:	e2d8      	b.n	800572a <UART_SetConfig+0x7ae>
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a4f      	ldr	r2, [pc, #316]	; (80052bc <UART_SetConfig+0x340>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d130      	bne.n	80051e4 <UART_SetConfig+0x268>
 8005182:	4b4c      	ldr	r3, [pc, #304]	; (80052b4 <UART_SetConfig+0x338>)
 8005184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	2b05      	cmp	r3, #5
 800518c:	d826      	bhi.n	80051dc <UART_SetConfig+0x260>
 800518e:	a201      	add	r2, pc, #4	; (adr r2, 8005194 <UART_SetConfig+0x218>)
 8005190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005194:	080051ad 	.word	0x080051ad
 8005198:	080051b5 	.word	0x080051b5
 800519c:	080051bd 	.word	0x080051bd
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051cd 	.word	0x080051cd
 80051a8:	080051d5 	.word	0x080051d5
 80051ac:	2300      	movs	r3, #0
 80051ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051b2:	e2ba      	b.n	800572a <UART_SetConfig+0x7ae>
 80051b4:	2304      	movs	r3, #4
 80051b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051ba:	e2b6      	b.n	800572a <UART_SetConfig+0x7ae>
 80051bc:	2308      	movs	r3, #8
 80051be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051c2:	e2b2      	b.n	800572a <UART_SetConfig+0x7ae>
 80051c4:	2310      	movs	r3, #16
 80051c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051ca:	e2ae      	b.n	800572a <UART_SetConfig+0x7ae>
 80051cc:	2320      	movs	r3, #32
 80051ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051d2:	e2aa      	b.n	800572a <UART_SetConfig+0x7ae>
 80051d4:	2340      	movs	r3, #64	; 0x40
 80051d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051da:	e2a6      	b.n	800572a <UART_SetConfig+0x7ae>
 80051dc:	2380      	movs	r3, #128	; 0x80
 80051de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80051e2:	e2a2      	b.n	800572a <UART_SetConfig+0x7ae>
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a35      	ldr	r2, [pc, #212]	; (80052c0 <UART_SetConfig+0x344>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d130      	bne.n	8005250 <UART_SetConfig+0x2d4>
 80051ee:	4b31      	ldr	r3, [pc, #196]	; (80052b4 <UART_SetConfig+0x338>)
 80051f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f2:	f003 0307 	and.w	r3, r3, #7
 80051f6:	2b05      	cmp	r3, #5
 80051f8:	d826      	bhi.n	8005248 <UART_SetConfig+0x2cc>
 80051fa:	a201      	add	r2, pc, #4	; (adr r2, 8005200 <UART_SetConfig+0x284>)
 80051fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005200:	08005219 	.word	0x08005219
 8005204:	08005221 	.word	0x08005221
 8005208:	08005229 	.word	0x08005229
 800520c:	08005231 	.word	0x08005231
 8005210:	08005239 	.word	0x08005239
 8005214:	08005241 	.word	0x08005241
 8005218:	2300      	movs	r3, #0
 800521a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800521e:	e284      	b.n	800572a <UART_SetConfig+0x7ae>
 8005220:	2304      	movs	r3, #4
 8005222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005226:	e280      	b.n	800572a <UART_SetConfig+0x7ae>
 8005228:	2308      	movs	r3, #8
 800522a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800522e:	e27c      	b.n	800572a <UART_SetConfig+0x7ae>
 8005230:	2310      	movs	r3, #16
 8005232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005236:	e278      	b.n	800572a <UART_SetConfig+0x7ae>
 8005238:	2320      	movs	r3, #32
 800523a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800523e:	e274      	b.n	800572a <UART_SetConfig+0x7ae>
 8005240:	2340      	movs	r3, #64	; 0x40
 8005242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005246:	e270      	b.n	800572a <UART_SetConfig+0x7ae>
 8005248:	2380      	movs	r3, #128	; 0x80
 800524a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800524e:	e26c      	b.n	800572a <UART_SetConfig+0x7ae>
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1b      	ldr	r2, [pc, #108]	; (80052c4 <UART_SetConfig+0x348>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d142      	bne.n	80052e0 <UART_SetConfig+0x364>
 800525a:	4b16      	ldr	r3, [pc, #88]	; (80052b4 <UART_SetConfig+0x338>)
 800525c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800525e:	f003 0307 	and.w	r3, r3, #7
 8005262:	2b05      	cmp	r3, #5
 8005264:	d838      	bhi.n	80052d8 <UART_SetConfig+0x35c>
 8005266:	a201      	add	r2, pc, #4	; (adr r2, 800526c <UART_SetConfig+0x2f0>)
 8005268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526c:	08005285 	.word	0x08005285
 8005270:	0800528d 	.word	0x0800528d
 8005274:	08005295 	.word	0x08005295
 8005278:	0800529d 	.word	0x0800529d
 800527c:	080052c9 	.word	0x080052c9
 8005280:	080052d1 	.word	0x080052d1
 8005284:	2300      	movs	r3, #0
 8005286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800528a:	e24e      	b.n	800572a <UART_SetConfig+0x7ae>
 800528c:	2304      	movs	r3, #4
 800528e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005292:	e24a      	b.n	800572a <UART_SetConfig+0x7ae>
 8005294:	2308      	movs	r3, #8
 8005296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800529a:	e246      	b.n	800572a <UART_SetConfig+0x7ae>
 800529c:	2310      	movs	r3, #16
 800529e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052a2:	e242      	b.n	800572a <UART_SetConfig+0x7ae>
 80052a4:	cfff69f3 	.word	0xcfff69f3
 80052a8:	58000c00 	.word	0x58000c00
 80052ac:	11fff4ff 	.word	0x11fff4ff
 80052b0:	40011000 	.word	0x40011000
 80052b4:	58024400 	.word	0x58024400
 80052b8:	40004400 	.word	0x40004400
 80052bc:	40004800 	.word	0x40004800
 80052c0:	40004c00 	.word	0x40004c00
 80052c4:	40005000 	.word	0x40005000
 80052c8:	2320      	movs	r3, #32
 80052ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052ce:	e22c      	b.n	800572a <UART_SetConfig+0x7ae>
 80052d0:	2340      	movs	r3, #64	; 0x40
 80052d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052d6:	e228      	b.n	800572a <UART_SetConfig+0x7ae>
 80052d8:	2380      	movs	r3, #128	; 0x80
 80052da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80052de:	e224      	b.n	800572a <UART_SetConfig+0x7ae>
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4ab1      	ldr	r2, [pc, #708]	; (80055ac <UART_SetConfig+0x630>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d176      	bne.n	80053d8 <UART_SetConfig+0x45c>
 80052ea:	4bb1      	ldr	r3, [pc, #708]	; (80055b0 <UART_SetConfig+0x634>)
 80052ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052f2:	2b28      	cmp	r3, #40	; 0x28
 80052f4:	d86c      	bhi.n	80053d0 <UART_SetConfig+0x454>
 80052f6:	a201      	add	r2, pc, #4	; (adr r2, 80052fc <UART_SetConfig+0x380>)
 80052f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fc:	080053a1 	.word	0x080053a1
 8005300:	080053d1 	.word	0x080053d1
 8005304:	080053d1 	.word	0x080053d1
 8005308:	080053d1 	.word	0x080053d1
 800530c:	080053d1 	.word	0x080053d1
 8005310:	080053d1 	.word	0x080053d1
 8005314:	080053d1 	.word	0x080053d1
 8005318:	080053d1 	.word	0x080053d1
 800531c:	080053a9 	.word	0x080053a9
 8005320:	080053d1 	.word	0x080053d1
 8005324:	080053d1 	.word	0x080053d1
 8005328:	080053d1 	.word	0x080053d1
 800532c:	080053d1 	.word	0x080053d1
 8005330:	080053d1 	.word	0x080053d1
 8005334:	080053d1 	.word	0x080053d1
 8005338:	080053d1 	.word	0x080053d1
 800533c:	080053b1 	.word	0x080053b1
 8005340:	080053d1 	.word	0x080053d1
 8005344:	080053d1 	.word	0x080053d1
 8005348:	080053d1 	.word	0x080053d1
 800534c:	080053d1 	.word	0x080053d1
 8005350:	080053d1 	.word	0x080053d1
 8005354:	080053d1 	.word	0x080053d1
 8005358:	080053d1 	.word	0x080053d1
 800535c:	080053b9 	.word	0x080053b9
 8005360:	080053d1 	.word	0x080053d1
 8005364:	080053d1 	.word	0x080053d1
 8005368:	080053d1 	.word	0x080053d1
 800536c:	080053d1 	.word	0x080053d1
 8005370:	080053d1 	.word	0x080053d1
 8005374:	080053d1 	.word	0x080053d1
 8005378:	080053d1 	.word	0x080053d1
 800537c:	080053c1 	.word	0x080053c1
 8005380:	080053d1 	.word	0x080053d1
 8005384:	080053d1 	.word	0x080053d1
 8005388:	080053d1 	.word	0x080053d1
 800538c:	080053d1 	.word	0x080053d1
 8005390:	080053d1 	.word	0x080053d1
 8005394:	080053d1 	.word	0x080053d1
 8005398:	080053d1 	.word	0x080053d1
 800539c:	080053c9 	.word	0x080053c9
 80053a0:	2301      	movs	r3, #1
 80053a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053a6:	e1c0      	b.n	800572a <UART_SetConfig+0x7ae>
 80053a8:	2304      	movs	r3, #4
 80053aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053ae:	e1bc      	b.n	800572a <UART_SetConfig+0x7ae>
 80053b0:	2308      	movs	r3, #8
 80053b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053b6:	e1b8      	b.n	800572a <UART_SetConfig+0x7ae>
 80053b8:	2310      	movs	r3, #16
 80053ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053be:	e1b4      	b.n	800572a <UART_SetConfig+0x7ae>
 80053c0:	2320      	movs	r3, #32
 80053c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053c6:	e1b0      	b.n	800572a <UART_SetConfig+0x7ae>
 80053c8:	2340      	movs	r3, #64	; 0x40
 80053ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053ce:	e1ac      	b.n	800572a <UART_SetConfig+0x7ae>
 80053d0:	2380      	movs	r3, #128	; 0x80
 80053d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80053d6:	e1a8      	b.n	800572a <UART_SetConfig+0x7ae>
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a75      	ldr	r2, [pc, #468]	; (80055b4 <UART_SetConfig+0x638>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d130      	bne.n	8005444 <UART_SetConfig+0x4c8>
 80053e2:	4b73      	ldr	r3, [pc, #460]	; (80055b0 <UART_SetConfig+0x634>)
 80053e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	2b05      	cmp	r3, #5
 80053ec:	d826      	bhi.n	800543c <UART_SetConfig+0x4c0>
 80053ee:	a201      	add	r2, pc, #4	; (adr r2, 80053f4 <UART_SetConfig+0x478>)
 80053f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f4:	0800540d 	.word	0x0800540d
 80053f8:	08005415 	.word	0x08005415
 80053fc:	0800541d 	.word	0x0800541d
 8005400:	08005425 	.word	0x08005425
 8005404:	0800542d 	.word	0x0800542d
 8005408:	08005435 	.word	0x08005435
 800540c:	2300      	movs	r3, #0
 800540e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005412:	e18a      	b.n	800572a <UART_SetConfig+0x7ae>
 8005414:	2304      	movs	r3, #4
 8005416:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800541a:	e186      	b.n	800572a <UART_SetConfig+0x7ae>
 800541c:	2308      	movs	r3, #8
 800541e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005422:	e182      	b.n	800572a <UART_SetConfig+0x7ae>
 8005424:	2310      	movs	r3, #16
 8005426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800542a:	e17e      	b.n	800572a <UART_SetConfig+0x7ae>
 800542c:	2320      	movs	r3, #32
 800542e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005432:	e17a      	b.n	800572a <UART_SetConfig+0x7ae>
 8005434:	2340      	movs	r3, #64	; 0x40
 8005436:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800543a:	e176      	b.n	800572a <UART_SetConfig+0x7ae>
 800543c:	2380      	movs	r3, #128	; 0x80
 800543e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005442:	e172      	b.n	800572a <UART_SetConfig+0x7ae>
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a5b      	ldr	r2, [pc, #364]	; (80055b8 <UART_SetConfig+0x63c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d130      	bne.n	80054b0 <UART_SetConfig+0x534>
 800544e:	4b58      	ldr	r3, [pc, #352]	; (80055b0 <UART_SetConfig+0x634>)
 8005450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005452:	f003 0307 	and.w	r3, r3, #7
 8005456:	2b05      	cmp	r3, #5
 8005458:	d826      	bhi.n	80054a8 <UART_SetConfig+0x52c>
 800545a:	a201      	add	r2, pc, #4	; (adr r2, 8005460 <UART_SetConfig+0x4e4>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	08005479 	.word	0x08005479
 8005464:	08005481 	.word	0x08005481
 8005468:	08005489 	.word	0x08005489
 800546c:	08005491 	.word	0x08005491
 8005470:	08005499 	.word	0x08005499
 8005474:	080054a1 	.word	0x080054a1
 8005478:	2300      	movs	r3, #0
 800547a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800547e:	e154      	b.n	800572a <UART_SetConfig+0x7ae>
 8005480:	2304      	movs	r3, #4
 8005482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005486:	e150      	b.n	800572a <UART_SetConfig+0x7ae>
 8005488:	2308      	movs	r3, #8
 800548a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800548e:	e14c      	b.n	800572a <UART_SetConfig+0x7ae>
 8005490:	2310      	movs	r3, #16
 8005492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005496:	e148      	b.n	800572a <UART_SetConfig+0x7ae>
 8005498:	2320      	movs	r3, #32
 800549a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800549e:	e144      	b.n	800572a <UART_SetConfig+0x7ae>
 80054a0:	2340      	movs	r3, #64	; 0x40
 80054a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054a6:	e140      	b.n	800572a <UART_SetConfig+0x7ae>
 80054a8:	2380      	movs	r3, #128	; 0x80
 80054aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80054ae:	e13c      	b.n	800572a <UART_SetConfig+0x7ae>
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a41      	ldr	r2, [pc, #260]	; (80055bc <UART_SetConfig+0x640>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	f040 8082 	bne.w	80055c0 <UART_SetConfig+0x644>
 80054bc:	4b3c      	ldr	r3, [pc, #240]	; (80055b0 <UART_SetConfig+0x634>)
 80054be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054c4:	2b28      	cmp	r3, #40	; 0x28
 80054c6:	d86d      	bhi.n	80055a4 <UART_SetConfig+0x628>
 80054c8:	a201      	add	r2, pc, #4	; (adr r2, 80054d0 <UART_SetConfig+0x554>)
 80054ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ce:	bf00      	nop
 80054d0:	08005575 	.word	0x08005575
 80054d4:	080055a5 	.word	0x080055a5
 80054d8:	080055a5 	.word	0x080055a5
 80054dc:	080055a5 	.word	0x080055a5
 80054e0:	080055a5 	.word	0x080055a5
 80054e4:	080055a5 	.word	0x080055a5
 80054e8:	080055a5 	.word	0x080055a5
 80054ec:	080055a5 	.word	0x080055a5
 80054f0:	0800557d 	.word	0x0800557d
 80054f4:	080055a5 	.word	0x080055a5
 80054f8:	080055a5 	.word	0x080055a5
 80054fc:	080055a5 	.word	0x080055a5
 8005500:	080055a5 	.word	0x080055a5
 8005504:	080055a5 	.word	0x080055a5
 8005508:	080055a5 	.word	0x080055a5
 800550c:	080055a5 	.word	0x080055a5
 8005510:	08005585 	.word	0x08005585
 8005514:	080055a5 	.word	0x080055a5
 8005518:	080055a5 	.word	0x080055a5
 800551c:	080055a5 	.word	0x080055a5
 8005520:	080055a5 	.word	0x080055a5
 8005524:	080055a5 	.word	0x080055a5
 8005528:	080055a5 	.word	0x080055a5
 800552c:	080055a5 	.word	0x080055a5
 8005530:	0800558d 	.word	0x0800558d
 8005534:	080055a5 	.word	0x080055a5
 8005538:	080055a5 	.word	0x080055a5
 800553c:	080055a5 	.word	0x080055a5
 8005540:	080055a5 	.word	0x080055a5
 8005544:	080055a5 	.word	0x080055a5
 8005548:	080055a5 	.word	0x080055a5
 800554c:	080055a5 	.word	0x080055a5
 8005550:	08005595 	.word	0x08005595
 8005554:	080055a5 	.word	0x080055a5
 8005558:	080055a5 	.word	0x080055a5
 800555c:	080055a5 	.word	0x080055a5
 8005560:	080055a5 	.word	0x080055a5
 8005564:	080055a5 	.word	0x080055a5
 8005568:	080055a5 	.word	0x080055a5
 800556c:	080055a5 	.word	0x080055a5
 8005570:	0800559d 	.word	0x0800559d
 8005574:	2301      	movs	r3, #1
 8005576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800557a:	e0d6      	b.n	800572a <UART_SetConfig+0x7ae>
 800557c:	2304      	movs	r3, #4
 800557e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005582:	e0d2      	b.n	800572a <UART_SetConfig+0x7ae>
 8005584:	2308      	movs	r3, #8
 8005586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800558a:	e0ce      	b.n	800572a <UART_SetConfig+0x7ae>
 800558c:	2310      	movs	r3, #16
 800558e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005592:	e0ca      	b.n	800572a <UART_SetConfig+0x7ae>
 8005594:	2320      	movs	r3, #32
 8005596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800559a:	e0c6      	b.n	800572a <UART_SetConfig+0x7ae>
 800559c:	2340      	movs	r3, #64	; 0x40
 800559e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055a2:	e0c2      	b.n	800572a <UART_SetConfig+0x7ae>
 80055a4:	2380      	movs	r3, #128	; 0x80
 80055a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80055aa:	e0be      	b.n	800572a <UART_SetConfig+0x7ae>
 80055ac:	40011400 	.word	0x40011400
 80055b0:	58024400 	.word	0x58024400
 80055b4:	40007800 	.word	0x40007800
 80055b8:	40007c00 	.word	0x40007c00
 80055bc:	40011800 	.word	0x40011800
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4aad      	ldr	r2, [pc, #692]	; (800587c <UART_SetConfig+0x900>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d176      	bne.n	80056b8 <UART_SetConfig+0x73c>
 80055ca:	4bad      	ldr	r3, [pc, #692]	; (8005880 <UART_SetConfig+0x904>)
 80055cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055d2:	2b28      	cmp	r3, #40	; 0x28
 80055d4:	d86c      	bhi.n	80056b0 <UART_SetConfig+0x734>
 80055d6:	a201      	add	r2, pc, #4	; (adr r2, 80055dc <UART_SetConfig+0x660>)
 80055d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055dc:	08005681 	.word	0x08005681
 80055e0:	080056b1 	.word	0x080056b1
 80055e4:	080056b1 	.word	0x080056b1
 80055e8:	080056b1 	.word	0x080056b1
 80055ec:	080056b1 	.word	0x080056b1
 80055f0:	080056b1 	.word	0x080056b1
 80055f4:	080056b1 	.word	0x080056b1
 80055f8:	080056b1 	.word	0x080056b1
 80055fc:	08005689 	.word	0x08005689
 8005600:	080056b1 	.word	0x080056b1
 8005604:	080056b1 	.word	0x080056b1
 8005608:	080056b1 	.word	0x080056b1
 800560c:	080056b1 	.word	0x080056b1
 8005610:	080056b1 	.word	0x080056b1
 8005614:	080056b1 	.word	0x080056b1
 8005618:	080056b1 	.word	0x080056b1
 800561c:	08005691 	.word	0x08005691
 8005620:	080056b1 	.word	0x080056b1
 8005624:	080056b1 	.word	0x080056b1
 8005628:	080056b1 	.word	0x080056b1
 800562c:	080056b1 	.word	0x080056b1
 8005630:	080056b1 	.word	0x080056b1
 8005634:	080056b1 	.word	0x080056b1
 8005638:	080056b1 	.word	0x080056b1
 800563c:	08005699 	.word	0x08005699
 8005640:	080056b1 	.word	0x080056b1
 8005644:	080056b1 	.word	0x080056b1
 8005648:	080056b1 	.word	0x080056b1
 800564c:	080056b1 	.word	0x080056b1
 8005650:	080056b1 	.word	0x080056b1
 8005654:	080056b1 	.word	0x080056b1
 8005658:	080056b1 	.word	0x080056b1
 800565c:	080056a1 	.word	0x080056a1
 8005660:	080056b1 	.word	0x080056b1
 8005664:	080056b1 	.word	0x080056b1
 8005668:	080056b1 	.word	0x080056b1
 800566c:	080056b1 	.word	0x080056b1
 8005670:	080056b1 	.word	0x080056b1
 8005674:	080056b1 	.word	0x080056b1
 8005678:	080056b1 	.word	0x080056b1
 800567c:	080056a9 	.word	0x080056a9
 8005680:	2301      	movs	r3, #1
 8005682:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005686:	e050      	b.n	800572a <UART_SetConfig+0x7ae>
 8005688:	2304      	movs	r3, #4
 800568a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800568e:	e04c      	b.n	800572a <UART_SetConfig+0x7ae>
 8005690:	2308      	movs	r3, #8
 8005692:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005696:	e048      	b.n	800572a <UART_SetConfig+0x7ae>
 8005698:	2310      	movs	r3, #16
 800569a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800569e:	e044      	b.n	800572a <UART_SetConfig+0x7ae>
 80056a0:	2320      	movs	r3, #32
 80056a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80056a6:	e040      	b.n	800572a <UART_SetConfig+0x7ae>
 80056a8:	2340      	movs	r3, #64	; 0x40
 80056aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80056ae:	e03c      	b.n	800572a <UART_SetConfig+0x7ae>
 80056b0:	2380      	movs	r3, #128	; 0x80
 80056b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80056b6:	e038      	b.n	800572a <UART_SetConfig+0x7ae>
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a71      	ldr	r2, [pc, #452]	; (8005884 <UART_SetConfig+0x908>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d130      	bne.n	8005724 <UART_SetConfig+0x7a8>
 80056c2:	4b6f      	ldr	r3, [pc, #444]	; (8005880 <UART_SetConfig+0x904>)
 80056c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	2b05      	cmp	r3, #5
 80056cc:	d826      	bhi.n	800571c <UART_SetConfig+0x7a0>
 80056ce:	a201      	add	r2, pc, #4	; (adr r2, 80056d4 <UART_SetConfig+0x758>)
 80056d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d4:	080056ed 	.word	0x080056ed
 80056d8:	080056f5 	.word	0x080056f5
 80056dc:	080056fd 	.word	0x080056fd
 80056e0:	08005705 	.word	0x08005705
 80056e4:	0800570d 	.word	0x0800570d
 80056e8:	08005715 	.word	0x08005715
 80056ec:	2302      	movs	r3, #2
 80056ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80056f2:	e01a      	b.n	800572a <UART_SetConfig+0x7ae>
 80056f4:	2304      	movs	r3, #4
 80056f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80056fa:	e016      	b.n	800572a <UART_SetConfig+0x7ae>
 80056fc:	2308      	movs	r3, #8
 80056fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005702:	e012      	b.n	800572a <UART_SetConfig+0x7ae>
 8005704:	2310      	movs	r3, #16
 8005706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800570a:	e00e      	b.n	800572a <UART_SetConfig+0x7ae>
 800570c:	2320      	movs	r3, #32
 800570e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005712:	e00a      	b.n	800572a <UART_SetConfig+0x7ae>
 8005714:	2340      	movs	r3, #64	; 0x40
 8005716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800571a:	e006      	b.n	800572a <UART_SetConfig+0x7ae>
 800571c:	2380      	movs	r3, #128	; 0x80
 800571e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005722:	e002      	b.n	800572a <UART_SetConfig+0x7ae>
 8005724:	2380      	movs	r3, #128	; 0x80
 8005726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a55      	ldr	r2, [pc, #340]	; (8005884 <UART_SetConfig+0x908>)
 8005730:	4293      	cmp	r3, r2
 8005732:	f040 80f8 	bne.w	8005926 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005736:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800573a:	2b20      	cmp	r3, #32
 800573c:	dc46      	bgt.n	80057cc <UART_SetConfig+0x850>
 800573e:	2b02      	cmp	r3, #2
 8005740:	db75      	blt.n	800582e <UART_SetConfig+0x8b2>
 8005742:	3b02      	subs	r3, #2
 8005744:	2b1e      	cmp	r3, #30
 8005746:	d872      	bhi.n	800582e <UART_SetConfig+0x8b2>
 8005748:	a201      	add	r2, pc, #4	; (adr r2, 8005750 <UART_SetConfig+0x7d4>)
 800574a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574e:	bf00      	nop
 8005750:	080057d3 	.word	0x080057d3
 8005754:	0800582f 	.word	0x0800582f
 8005758:	080057db 	.word	0x080057db
 800575c:	0800582f 	.word	0x0800582f
 8005760:	0800582f 	.word	0x0800582f
 8005764:	0800582f 	.word	0x0800582f
 8005768:	080057eb 	.word	0x080057eb
 800576c:	0800582f 	.word	0x0800582f
 8005770:	0800582f 	.word	0x0800582f
 8005774:	0800582f 	.word	0x0800582f
 8005778:	0800582f 	.word	0x0800582f
 800577c:	0800582f 	.word	0x0800582f
 8005780:	0800582f 	.word	0x0800582f
 8005784:	0800582f 	.word	0x0800582f
 8005788:	080057fb 	.word	0x080057fb
 800578c:	0800582f 	.word	0x0800582f
 8005790:	0800582f 	.word	0x0800582f
 8005794:	0800582f 	.word	0x0800582f
 8005798:	0800582f 	.word	0x0800582f
 800579c:	0800582f 	.word	0x0800582f
 80057a0:	0800582f 	.word	0x0800582f
 80057a4:	0800582f 	.word	0x0800582f
 80057a8:	0800582f 	.word	0x0800582f
 80057ac:	0800582f 	.word	0x0800582f
 80057b0:	0800582f 	.word	0x0800582f
 80057b4:	0800582f 	.word	0x0800582f
 80057b8:	0800582f 	.word	0x0800582f
 80057bc:	0800582f 	.word	0x0800582f
 80057c0:	0800582f 	.word	0x0800582f
 80057c4:	0800582f 	.word	0x0800582f
 80057c8:	08005821 	.word	0x08005821
 80057cc:	2b40      	cmp	r3, #64	; 0x40
 80057ce:	d02a      	beq.n	8005826 <UART_SetConfig+0x8aa>
 80057d0:	e02d      	b.n	800582e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80057d2:	f7fe f9eb 	bl	8003bac <HAL_RCCEx_GetD3PCLK1Freq>
 80057d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80057d8:	e02f      	b.n	800583a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fe f9fa 	bl	8003bd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80057e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80057e8:	e027      	b.n	800583a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057ea:	f107 0318 	add.w	r3, r7, #24
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7fe fb46 	bl	8003e80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80057f8:	e01f      	b.n	800583a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057fa:	4b21      	ldr	r3, [pc, #132]	; (8005880 <UART_SetConfig+0x904>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0320 	and.w	r3, r3, #32
 8005802:	2b00      	cmp	r3, #0
 8005804:	d009      	beq.n	800581a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005806:	4b1e      	ldr	r3, [pc, #120]	; (8005880 <UART_SetConfig+0x904>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	08db      	lsrs	r3, r3, #3
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	4a1d      	ldr	r2, [pc, #116]	; (8005888 <UART_SetConfig+0x90c>)
 8005812:	fa22 f303 	lsr.w	r3, r2, r3
 8005816:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005818:	e00f      	b.n	800583a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800581a:	4b1b      	ldr	r3, [pc, #108]	; (8005888 <UART_SetConfig+0x90c>)
 800581c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800581e:	e00c      	b.n	800583a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005820:	4b1a      	ldr	r3, [pc, #104]	; (800588c <UART_SetConfig+0x910>)
 8005822:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005824:	e009      	b.n	800583a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800582a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800582c:	e005      	b.n	800583a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005838:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800583a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 81ee 	beq.w	8005c1e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005846:	4a12      	ldr	r2, [pc, #72]	; (8005890 <UART_SetConfig+0x914>)
 8005848:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800584c:	461a      	mov	r2, r3
 800584e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005850:	fbb3 f3f2 	udiv	r3, r3, r2
 8005854:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	4413      	add	r3, r2
 8005860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005862:	429a      	cmp	r2, r3
 8005864:	d305      	bcc.n	8005872 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800586c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800586e:	429a      	cmp	r2, r3
 8005870:	d910      	bls.n	8005894 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005878:	e1d1      	b.n	8005c1e <UART_SetConfig+0xca2>
 800587a:	bf00      	nop
 800587c:	40011c00 	.word	0x40011c00
 8005880:	58024400 	.word	0x58024400
 8005884:	58000c00 	.word	0x58000c00
 8005888:	03d09000 	.word	0x03d09000
 800588c:	003d0900 	.word	0x003d0900
 8005890:	08006c18 	.word	0x08006c18
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005896:	2200      	movs	r2, #0
 8005898:	60bb      	str	r3, [r7, #8]
 800589a:	60fa      	str	r2, [r7, #12]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a0:	4ac0      	ldr	r2, [pc, #768]	; (8005ba4 <UART_SetConfig+0xc28>)
 80058a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	2200      	movs	r2, #0
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	607a      	str	r2, [r7, #4]
 80058ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058b6:	f7fa fd73 	bl	80003a0 <__aeabi_uldivmod>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4610      	mov	r0, r2
 80058c0:	4619      	mov	r1, r3
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	020b      	lsls	r3, r1, #8
 80058cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80058d0:	0202      	lsls	r2, r0, #8
 80058d2:	6979      	ldr	r1, [r7, #20]
 80058d4:	6849      	ldr	r1, [r1, #4]
 80058d6:	0849      	lsrs	r1, r1, #1
 80058d8:	2000      	movs	r0, #0
 80058da:	460c      	mov	r4, r1
 80058dc:	4605      	mov	r5, r0
 80058de:	eb12 0804 	adds.w	r8, r2, r4
 80058e2:	eb43 0905 	adc.w	r9, r3, r5
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	469a      	mov	sl, r3
 80058ee:	4693      	mov	fp, r2
 80058f0:	4652      	mov	r2, sl
 80058f2:	465b      	mov	r3, fp
 80058f4:	4640      	mov	r0, r8
 80058f6:	4649      	mov	r1, r9
 80058f8:	f7fa fd52 	bl	80003a0 <__aeabi_uldivmod>
 80058fc:	4602      	mov	r2, r0
 80058fe:	460b      	mov	r3, r1
 8005900:	4613      	mov	r3, r2
 8005902:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005906:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800590a:	d308      	bcc.n	800591e <UART_SetConfig+0x9a2>
 800590c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800590e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005912:	d204      	bcs.n	800591e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800591a:	60da      	str	r2, [r3, #12]
 800591c:	e17f      	b.n	8005c1e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005924:	e17b      	b.n	8005c1e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800592e:	f040 80bd 	bne.w	8005aac <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8005932:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005936:	2b20      	cmp	r3, #32
 8005938:	dc48      	bgt.n	80059cc <UART_SetConfig+0xa50>
 800593a:	2b00      	cmp	r3, #0
 800593c:	db7b      	blt.n	8005a36 <UART_SetConfig+0xaba>
 800593e:	2b20      	cmp	r3, #32
 8005940:	d879      	bhi.n	8005a36 <UART_SetConfig+0xaba>
 8005942:	a201      	add	r2, pc, #4	; (adr r2, 8005948 <UART_SetConfig+0x9cc>)
 8005944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005948:	080059d3 	.word	0x080059d3
 800594c:	080059db 	.word	0x080059db
 8005950:	08005a37 	.word	0x08005a37
 8005954:	08005a37 	.word	0x08005a37
 8005958:	080059e3 	.word	0x080059e3
 800595c:	08005a37 	.word	0x08005a37
 8005960:	08005a37 	.word	0x08005a37
 8005964:	08005a37 	.word	0x08005a37
 8005968:	080059f3 	.word	0x080059f3
 800596c:	08005a37 	.word	0x08005a37
 8005970:	08005a37 	.word	0x08005a37
 8005974:	08005a37 	.word	0x08005a37
 8005978:	08005a37 	.word	0x08005a37
 800597c:	08005a37 	.word	0x08005a37
 8005980:	08005a37 	.word	0x08005a37
 8005984:	08005a37 	.word	0x08005a37
 8005988:	08005a03 	.word	0x08005a03
 800598c:	08005a37 	.word	0x08005a37
 8005990:	08005a37 	.word	0x08005a37
 8005994:	08005a37 	.word	0x08005a37
 8005998:	08005a37 	.word	0x08005a37
 800599c:	08005a37 	.word	0x08005a37
 80059a0:	08005a37 	.word	0x08005a37
 80059a4:	08005a37 	.word	0x08005a37
 80059a8:	08005a37 	.word	0x08005a37
 80059ac:	08005a37 	.word	0x08005a37
 80059b0:	08005a37 	.word	0x08005a37
 80059b4:	08005a37 	.word	0x08005a37
 80059b8:	08005a37 	.word	0x08005a37
 80059bc:	08005a37 	.word	0x08005a37
 80059c0:	08005a37 	.word	0x08005a37
 80059c4:	08005a37 	.word	0x08005a37
 80059c8:	08005a29 	.word	0x08005a29
 80059cc:	2b40      	cmp	r3, #64	; 0x40
 80059ce:	d02e      	beq.n	8005a2e <UART_SetConfig+0xab2>
 80059d0:	e031      	b.n	8005a36 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059d2:	f7fc ff01 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 80059d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80059d8:	e033      	b.n	8005a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059da:	f7fc ff13 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 80059de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80059e0:	e02f      	b.n	8005a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fe f8f6 	bl	8003bd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80059ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80059f0:	e027      	b.n	8005a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059f2:	f107 0318 	add.w	r3, r7, #24
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fe fa42 	bl	8003e80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005a00:	e01f      	b.n	8005a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a02:	4b69      	ldr	r3, [pc, #420]	; (8005ba8 <UART_SetConfig+0xc2c>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d009      	beq.n	8005a22 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a0e:	4b66      	ldr	r3, [pc, #408]	; (8005ba8 <UART_SetConfig+0xc2c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	08db      	lsrs	r3, r3, #3
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	4a64      	ldr	r2, [pc, #400]	; (8005bac <UART_SetConfig+0xc30>)
 8005a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a20:	e00f      	b.n	8005a42 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8005a22:	4b62      	ldr	r3, [pc, #392]	; (8005bac <UART_SetConfig+0xc30>)
 8005a24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005a26:	e00c      	b.n	8005a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005a28:	4b61      	ldr	r3, [pc, #388]	; (8005bb0 <UART_SetConfig+0xc34>)
 8005a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005a2c:	e009      	b.n	8005a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005a34:	e005      	b.n	8005a42 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005a40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80ea 	beq.w	8005c1e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	4a55      	ldr	r2, [pc, #340]	; (8005ba4 <UART_SetConfig+0xc28>)
 8005a50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a54:	461a      	mov	r2, r3
 8005a56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a58:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a5c:	005a      	lsls	r2, r3, #1
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	085b      	lsrs	r3, r3, #1
 8005a64:	441a      	add	r2, r3
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a6e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a72:	2b0f      	cmp	r3, #15
 8005a74:	d916      	bls.n	8005aa4 <UART_SetConfig+0xb28>
 8005a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a7c:	d212      	bcs.n	8005aa4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	f023 030f 	bic.w	r3, r3, #15
 8005a86:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8a:	085b      	lsrs	r3, r3, #1
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005a96:	4313      	orrs	r3, r2
 8005a98:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005aa0:	60da      	str	r2, [r3, #12]
 8005aa2:	e0bc      	b.n	8005c1e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005aaa:	e0b8      	b.n	8005c1e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005aac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005ab0:	2b20      	cmp	r3, #32
 8005ab2:	dc4b      	bgt.n	8005b4c <UART_SetConfig+0xbd0>
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f2c0 8087 	blt.w	8005bc8 <UART_SetConfig+0xc4c>
 8005aba:	2b20      	cmp	r3, #32
 8005abc:	f200 8084 	bhi.w	8005bc8 <UART_SetConfig+0xc4c>
 8005ac0:	a201      	add	r2, pc, #4	; (adr r2, 8005ac8 <UART_SetConfig+0xb4c>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005b53 	.word	0x08005b53
 8005acc:	08005b5b 	.word	0x08005b5b
 8005ad0:	08005bc9 	.word	0x08005bc9
 8005ad4:	08005bc9 	.word	0x08005bc9
 8005ad8:	08005b63 	.word	0x08005b63
 8005adc:	08005bc9 	.word	0x08005bc9
 8005ae0:	08005bc9 	.word	0x08005bc9
 8005ae4:	08005bc9 	.word	0x08005bc9
 8005ae8:	08005b73 	.word	0x08005b73
 8005aec:	08005bc9 	.word	0x08005bc9
 8005af0:	08005bc9 	.word	0x08005bc9
 8005af4:	08005bc9 	.word	0x08005bc9
 8005af8:	08005bc9 	.word	0x08005bc9
 8005afc:	08005bc9 	.word	0x08005bc9
 8005b00:	08005bc9 	.word	0x08005bc9
 8005b04:	08005bc9 	.word	0x08005bc9
 8005b08:	08005b83 	.word	0x08005b83
 8005b0c:	08005bc9 	.word	0x08005bc9
 8005b10:	08005bc9 	.word	0x08005bc9
 8005b14:	08005bc9 	.word	0x08005bc9
 8005b18:	08005bc9 	.word	0x08005bc9
 8005b1c:	08005bc9 	.word	0x08005bc9
 8005b20:	08005bc9 	.word	0x08005bc9
 8005b24:	08005bc9 	.word	0x08005bc9
 8005b28:	08005bc9 	.word	0x08005bc9
 8005b2c:	08005bc9 	.word	0x08005bc9
 8005b30:	08005bc9 	.word	0x08005bc9
 8005b34:	08005bc9 	.word	0x08005bc9
 8005b38:	08005bc9 	.word	0x08005bc9
 8005b3c:	08005bc9 	.word	0x08005bc9
 8005b40:	08005bc9 	.word	0x08005bc9
 8005b44:	08005bc9 	.word	0x08005bc9
 8005b48:	08005bbb 	.word	0x08005bbb
 8005b4c:	2b40      	cmp	r3, #64	; 0x40
 8005b4e:	d037      	beq.n	8005bc0 <UART_SetConfig+0xc44>
 8005b50:	e03a      	b.n	8005bc8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b52:	f7fc fe41 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 8005b56:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005b58:	e03c      	b.n	8005bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b5a:	f7fc fe53 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8005b5e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005b60:	e038      	b.n	8005bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7fe f836 	bl	8003bd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005b70:	e030      	b.n	8005bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b72:	f107 0318 	add.w	r3, r7, #24
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fe f982 	bl	8003e80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005b80:	e028      	b.n	8005bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b82:	4b09      	ldr	r3, [pc, #36]	; (8005ba8 <UART_SetConfig+0xc2c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0320 	and.w	r3, r3, #32
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d012      	beq.n	8005bb4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005b8e:	4b06      	ldr	r3, [pc, #24]	; (8005ba8 <UART_SetConfig+0xc2c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	08db      	lsrs	r3, r3, #3
 8005b94:	f003 0303 	and.w	r3, r3, #3
 8005b98:	4a04      	ldr	r2, [pc, #16]	; (8005bac <UART_SetConfig+0xc30>)
 8005b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ba0:	e018      	b.n	8005bd4 <UART_SetConfig+0xc58>
 8005ba2:	bf00      	nop
 8005ba4:	08006c18 	.word	0x08006c18
 8005ba8:	58024400 	.word	0x58024400
 8005bac:	03d09000 	.word	0x03d09000
 8005bb0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8005bb4:	4b24      	ldr	r3, [pc, #144]	; (8005c48 <UART_SetConfig+0xccc>)
 8005bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005bb8:	e00c      	b.n	8005bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005bba:	4b24      	ldr	r3, [pc, #144]	; (8005c4c <UART_SetConfig+0xcd0>)
 8005bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005bbe:	e009      	b.n	8005bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005bc6:	e005      	b.n	8005bd4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005bd2:	bf00      	nop
    }

    if (pclk != 0U)
 8005bd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d021      	beq.n	8005c1e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bde:	4a1c      	ldr	r2, [pc, #112]	; (8005c50 <UART_SetConfig+0xcd4>)
 8005be0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005be4:	461a      	mov	r2, r3
 8005be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005be8:	fbb3 f2f2 	udiv	r2, r3, r2
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	085b      	lsrs	r3, r3, #1
 8005bf2:	441a      	add	r2, r3
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfc:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c00:	2b0f      	cmp	r3, #15
 8005c02:	d909      	bls.n	8005c18 <UART_SetConfig+0xc9c>
 8005c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c0a:	d205      	bcs.n	8005c18 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	60da      	str	r2, [r3, #12]
 8005c16:	e002      	b.n	8005c1e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2200      	movs	r2, #0
 8005c32:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2200      	movs	r2, #0
 8005c38:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005c3a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3748      	adds	r7, #72	; 0x48
 8005c42:	46bd      	mov	sp, r7
 8005c44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c48:	03d09000 	.word	0x03d09000
 8005c4c:	003d0900 	.word	0x003d0900
 8005c50:	08006c18 	.word	0x08006c18

08005c54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c60:	f003 0308 	and.w	r3, r3, #8
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00a      	beq.n	8005c7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00a      	beq.n	8005ca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca4:	f003 0302 	and.w	r3, r3, #2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d00a      	beq.n	8005cc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc6:	f003 0304 	and.w	r3, r3, #4
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00a      	beq.n	8005ce4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce8:	f003 0310 	and.w	r3, r3, #16
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00a      	beq.n	8005d06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0a:	f003 0320 	and.w	r3, r3, #32
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00a      	beq.n	8005d28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d01a      	beq.n	8005d6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	430a      	orrs	r2, r1
 8005d48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d52:	d10a      	bne.n	8005d6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00a      	beq.n	8005d8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	605a      	str	r2, [r3, #4]
  }
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b098      	sub	sp, #96	; 0x60
 8005d9c:	af02      	add	r7, sp, #8
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005da8:	f7fb fa12 	bl	80011d0 <HAL_GetTick>
 8005dac:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b08      	cmp	r3, #8
 8005dba:	d12f      	bne.n	8005e1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dc0:	9300      	str	r3, [sp, #0]
 8005dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f88e 	bl	8005eec <UART_WaitOnFlagUntilTimeout>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d022      	beq.n	8005e1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dde:	e853 3f00 	ldrex	r3, [r3]
 8005de2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dea:	653b      	str	r3, [r7, #80]	; 0x50
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	461a      	mov	r2, r3
 8005df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005df4:	647b      	str	r3, [r7, #68]	; 0x44
 8005df6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005dfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dfc:	e841 2300 	strex	r3, r2, [r1]
 8005e00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1e6      	bne.n	8005dd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e063      	b.n	8005ee4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d149      	bne.n	8005ebe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e32:	2200      	movs	r2, #0
 8005e34:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f857 	bl	8005eec <UART_WaitOnFlagUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d03c      	beq.n	8005ebe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	623b      	str	r3, [r7, #32]
   return(result);
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e62:	633b      	str	r3, [r7, #48]	; 0x30
 8005e64:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e6a:	e841 2300 	strex	r3, r2, [r1]
 8005e6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1e6      	bne.n	8005e44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	e853 3f00 	ldrex	r3, [r3]
 8005e84:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f023 0301 	bic.w	r3, r3, #1
 8005e8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3308      	adds	r3, #8
 8005e94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e96:	61fa      	str	r2, [r7, #28]
 8005e98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9a:	69b9      	ldr	r1, [r7, #24]
 8005e9c:	69fa      	ldr	r2, [r7, #28]
 8005e9e:	e841 2300 	strex	r3, r2, [r1]
 8005ea2:	617b      	str	r3, [r7, #20]
   return(result);
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1e5      	bne.n	8005e76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e012      	b.n	8005ee4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3758      	adds	r7, #88	; 0x58
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	603b      	str	r3, [r7, #0]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005efc:	e04f      	b.n	8005f9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f04:	d04b      	beq.n	8005f9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f06:	f7fb f963 	bl	80011d0 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	69ba      	ldr	r2, [r7, #24]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d302      	bcc.n	8005f1c <UART_WaitOnFlagUntilTimeout+0x30>
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d101      	bne.n	8005f20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e04e      	b.n	8005fbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d037      	beq.n	8005f9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	2b80      	cmp	r3, #128	; 0x80
 8005f32:	d034      	beq.n	8005f9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	2b40      	cmp	r3, #64	; 0x40
 8005f38:	d031      	beq.n	8005f9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69db      	ldr	r3, [r3, #28]
 8005f40:	f003 0308 	and.w	r3, r3, #8
 8005f44:	2b08      	cmp	r3, #8
 8005f46:	d110      	bne.n	8005f6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2208      	movs	r2, #8
 8005f4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f000 f839 	bl	8005fc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2208      	movs	r2, #8
 8005f5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e029      	b.n	8005fbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f78:	d111      	bne.n	8005f9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f000 f81f 	bl	8005fc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2220      	movs	r2, #32
 8005f8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e00f      	b.n	8005fbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69da      	ldr	r2, [r3, #28]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	bf0c      	ite	eq
 8005fae:	2301      	moveq	r3, #1
 8005fb0:	2300      	movne	r3, #0
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d0a0      	beq.n	8005efe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b095      	sub	sp, #84	; 0x54
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fd8:	e853 3f00 	ldrex	r3, [r3]
 8005fdc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fee:	643b      	str	r3, [r7, #64]	; 0x40
 8005ff0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ff4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ff6:	e841 2300 	strex	r3, r2, [r1]
 8005ffa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1e6      	bne.n	8005fd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3308      	adds	r3, #8
 8006008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	e853 3f00 	ldrex	r3, [r3]
 8006010:	61fb      	str	r3, [r7, #28]
   return(result);
 8006012:	69fa      	ldr	r2, [r7, #28]
 8006014:	4b1e      	ldr	r3, [pc, #120]	; (8006090 <UART_EndRxTransfer+0xc8>)
 8006016:	4013      	ands	r3, r2
 8006018:	64bb      	str	r3, [r7, #72]	; 0x48
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	3308      	adds	r3, #8
 8006020:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006022:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006024:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e5      	bne.n	8006002 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800603a:	2b01      	cmp	r3, #1
 800603c:	d118      	bne.n	8006070 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	e853 3f00 	ldrex	r3, [r3]
 800604a:	60bb      	str	r3, [r7, #8]
   return(result);
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f023 0310 	bic.w	r3, r3, #16
 8006052:	647b      	str	r3, [r7, #68]	; 0x44
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	461a      	mov	r2, r3
 800605a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800605c:	61bb      	str	r3, [r7, #24]
 800605e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6979      	ldr	r1, [r7, #20]
 8006062:	69ba      	ldr	r2, [r7, #24]
 8006064:	e841 2300 	strex	r3, r2, [r1]
 8006068:	613b      	str	r3, [r7, #16]
   return(result);
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e6      	bne.n	800603e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2220      	movs	r2, #32
 8006074:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006084:	bf00      	nop
 8006086:	3754      	adds	r7, #84	; 0x54
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr
 8006090:	effffffe 	.word	0xeffffffe

08006094 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d101      	bne.n	80060aa <HAL_UARTEx_DisableFifoMode+0x16>
 80060a6:	2302      	movs	r3, #2
 80060a8:	e027      	b.n	80060fa <HAL_UARTEx_DisableFifoMode+0x66>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2224      	movs	r2, #36	; 0x24
 80060b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f022 0201 	bic.w	r2, r2, #1
 80060d0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80060d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2220      	movs	r2, #32
 80060ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr

08006106 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b084      	sub	sp, #16
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
 800610e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006116:	2b01      	cmp	r3, #1
 8006118:	d101      	bne.n	800611e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800611a:	2302      	movs	r3, #2
 800611c:	e02d      	b.n	800617a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2224      	movs	r2, #36	; 0x24
 800612a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f022 0201 	bic.w	r2, r2, #1
 8006144:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	683a      	ldr	r2, [r7, #0]
 8006156:	430a      	orrs	r2, r1
 8006158:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f850 	bl	8006200 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2220      	movs	r2, #32
 800616c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b084      	sub	sp, #16
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
 800618a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006192:	2b01      	cmp	r3, #1
 8006194:	d101      	bne.n	800619a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006196:	2302      	movs	r3, #2
 8006198:	e02d      	b.n	80061f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2224      	movs	r2, #36	; 0x24
 80061a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f812 	bl	8006200 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2220      	movs	r2, #32
 80061e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
	...

08006200 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800620c:	2b00      	cmp	r3, #0
 800620e:	d108      	bne.n	8006222 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006220:	e031      	b.n	8006286 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006222:	2310      	movs	r3, #16
 8006224:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006226:	2310      	movs	r3, #16
 8006228:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	0e5b      	lsrs	r3, r3, #25
 8006232:	b2db      	uxtb	r3, r3
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	0f5b      	lsrs	r3, r3, #29
 8006242:	b2db      	uxtb	r3, r3
 8006244:	f003 0307 	and.w	r3, r3, #7
 8006248:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800624a:	7bbb      	ldrb	r3, [r7, #14]
 800624c:	7b3a      	ldrb	r2, [r7, #12]
 800624e:	4911      	ldr	r1, [pc, #68]	; (8006294 <UARTEx_SetNbDataToProcess+0x94>)
 8006250:	5c8a      	ldrb	r2, [r1, r2]
 8006252:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006256:	7b3a      	ldrb	r2, [r7, #12]
 8006258:	490f      	ldr	r1, [pc, #60]	; (8006298 <UARTEx_SetNbDataToProcess+0x98>)
 800625a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800625c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006260:	b29a      	uxth	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006268:	7bfb      	ldrb	r3, [r7, #15]
 800626a:	7b7a      	ldrb	r2, [r7, #13]
 800626c:	4909      	ldr	r1, [pc, #36]	; (8006294 <UARTEx_SetNbDataToProcess+0x94>)
 800626e:	5c8a      	ldrb	r2, [r1, r2]
 8006270:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006274:	7b7a      	ldrb	r2, [r7, #13]
 8006276:	4908      	ldr	r1, [pc, #32]	; (8006298 <UARTEx_SetNbDataToProcess+0x98>)
 8006278:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800627a:	fb93 f3f2 	sdiv	r3, r3, r2
 800627e:	b29a      	uxth	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006286:	bf00      	nop
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	08006c30 	.word	0x08006c30
 8006298:	08006c38 	.word	0x08006c38

0800629c <__errno>:
 800629c:	4b01      	ldr	r3, [pc, #4]	; (80062a4 <__errno+0x8>)
 800629e:	6818      	ldr	r0, [r3, #0]
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	24000010 	.word	0x24000010

080062a8 <__libc_init_array>:
 80062a8:	b570      	push	{r4, r5, r6, lr}
 80062aa:	4d0d      	ldr	r5, [pc, #52]	; (80062e0 <__libc_init_array+0x38>)
 80062ac:	4c0d      	ldr	r4, [pc, #52]	; (80062e4 <__libc_init_array+0x3c>)
 80062ae:	1b64      	subs	r4, r4, r5
 80062b0:	10a4      	asrs	r4, r4, #2
 80062b2:	2600      	movs	r6, #0
 80062b4:	42a6      	cmp	r6, r4
 80062b6:	d109      	bne.n	80062cc <__libc_init_array+0x24>
 80062b8:	4d0b      	ldr	r5, [pc, #44]	; (80062e8 <__libc_init_array+0x40>)
 80062ba:	4c0c      	ldr	r4, [pc, #48]	; (80062ec <__libc_init_array+0x44>)
 80062bc:	f000 fc8e 	bl	8006bdc <_init>
 80062c0:	1b64      	subs	r4, r4, r5
 80062c2:	10a4      	asrs	r4, r4, #2
 80062c4:	2600      	movs	r6, #0
 80062c6:	42a6      	cmp	r6, r4
 80062c8:	d105      	bne.n	80062d6 <__libc_init_array+0x2e>
 80062ca:	bd70      	pop	{r4, r5, r6, pc}
 80062cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80062d0:	4798      	blx	r3
 80062d2:	3601      	adds	r6, #1
 80062d4:	e7ee      	b.n	80062b4 <__libc_init_array+0xc>
 80062d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80062da:	4798      	blx	r3
 80062dc:	3601      	adds	r6, #1
 80062de:	e7f2      	b.n	80062c6 <__libc_init_array+0x1e>
 80062e0:	08006c7c 	.word	0x08006c7c
 80062e4:	08006c7c 	.word	0x08006c7c
 80062e8:	08006c7c 	.word	0x08006c7c
 80062ec:	08006c80 	.word	0x08006c80

080062f0 <memset>:
 80062f0:	4402      	add	r2, r0
 80062f2:	4603      	mov	r3, r0
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d100      	bne.n	80062fa <memset+0xa>
 80062f8:	4770      	bx	lr
 80062fa:	f803 1b01 	strb.w	r1, [r3], #1
 80062fe:	e7f9      	b.n	80062f4 <memset+0x4>

08006300 <siprintf>:
 8006300:	b40e      	push	{r1, r2, r3}
 8006302:	b500      	push	{lr}
 8006304:	b09c      	sub	sp, #112	; 0x70
 8006306:	ab1d      	add	r3, sp, #116	; 0x74
 8006308:	9002      	str	r0, [sp, #8]
 800630a:	9006      	str	r0, [sp, #24]
 800630c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006310:	4809      	ldr	r0, [pc, #36]	; (8006338 <siprintf+0x38>)
 8006312:	9107      	str	r1, [sp, #28]
 8006314:	9104      	str	r1, [sp, #16]
 8006316:	4909      	ldr	r1, [pc, #36]	; (800633c <siprintf+0x3c>)
 8006318:	f853 2b04 	ldr.w	r2, [r3], #4
 800631c:	9105      	str	r1, [sp, #20]
 800631e:	6800      	ldr	r0, [r0, #0]
 8006320:	9301      	str	r3, [sp, #4]
 8006322:	a902      	add	r1, sp, #8
 8006324:	f000 f868 	bl	80063f8 <_svfiprintf_r>
 8006328:	9b02      	ldr	r3, [sp, #8]
 800632a:	2200      	movs	r2, #0
 800632c:	701a      	strb	r2, [r3, #0]
 800632e:	b01c      	add	sp, #112	; 0x70
 8006330:	f85d eb04 	ldr.w	lr, [sp], #4
 8006334:	b003      	add	sp, #12
 8006336:	4770      	bx	lr
 8006338:	24000010 	.word	0x24000010
 800633c:	ffff0208 	.word	0xffff0208

08006340 <__ssputs_r>:
 8006340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006344:	688e      	ldr	r6, [r1, #8]
 8006346:	429e      	cmp	r6, r3
 8006348:	4682      	mov	sl, r0
 800634a:	460c      	mov	r4, r1
 800634c:	4690      	mov	r8, r2
 800634e:	461f      	mov	r7, r3
 8006350:	d838      	bhi.n	80063c4 <__ssputs_r+0x84>
 8006352:	898a      	ldrh	r2, [r1, #12]
 8006354:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006358:	d032      	beq.n	80063c0 <__ssputs_r+0x80>
 800635a:	6825      	ldr	r5, [r4, #0]
 800635c:	6909      	ldr	r1, [r1, #16]
 800635e:	eba5 0901 	sub.w	r9, r5, r1
 8006362:	6965      	ldr	r5, [r4, #20]
 8006364:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006368:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800636c:	3301      	adds	r3, #1
 800636e:	444b      	add	r3, r9
 8006370:	106d      	asrs	r5, r5, #1
 8006372:	429d      	cmp	r5, r3
 8006374:	bf38      	it	cc
 8006376:	461d      	movcc	r5, r3
 8006378:	0553      	lsls	r3, r2, #21
 800637a:	d531      	bpl.n	80063e0 <__ssputs_r+0xa0>
 800637c:	4629      	mov	r1, r5
 800637e:	f000 fb63 	bl	8006a48 <_malloc_r>
 8006382:	4606      	mov	r6, r0
 8006384:	b950      	cbnz	r0, 800639c <__ssputs_r+0x5c>
 8006386:	230c      	movs	r3, #12
 8006388:	f8ca 3000 	str.w	r3, [sl]
 800638c:	89a3      	ldrh	r3, [r4, #12]
 800638e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	f04f 30ff 	mov.w	r0, #4294967295
 8006398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800639c:	6921      	ldr	r1, [r4, #16]
 800639e:	464a      	mov	r2, r9
 80063a0:	f000 fabe 	bl	8006920 <memcpy>
 80063a4:	89a3      	ldrh	r3, [r4, #12]
 80063a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80063aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063ae:	81a3      	strh	r3, [r4, #12]
 80063b0:	6126      	str	r6, [r4, #16]
 80063b2:	6165      	str	r5, [r4, #20]
 80063b4:	444e      	add	r6, r9
 80063b6:	eba5 0509 	sub.w	r5, r5, r9
 80063ba:	6026      	str	r6, [r4, #0]
 80063bc:	60a5      	str	r5, [r4, #8]
 80063be:	463e      	mov	r6, r7
 80063c0:	42be      	cmp	r6, r7
 80063c2:	d900      	bls.n	80063c6 <__ssputs_r+0x86>
 80063c4:	463e      	mov	r6, r7
 80063c6:	6820      	ldr	r0, [r4, #0]
 80063c8:	4632      	mov	r2, r6
 80063ca:	4641      	mov	r1, r8
 80063cc:	f000 fab6 	bl	800693c <memmove>
 80063d0:	68a3      	ldr	r3, [r4, #8]
 80063d2:	1b9b      	subs	r3, r3, r6
 80063d4:	60a3      	str	r3, [r4, #8]
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	4433      	add	r3, r6
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	2000      	movs	r0, #0
 80063de:	e7db      	b.n	8006398 <__ssputs_r+0x58>
 80063e0:	462a      	mov	r2, r5
 80063e2:	f000 fba5 	bl	8006b30 <_realloc_r>
 80063e6:	4606      	mov	r6, r0
 80063e8:	2800      	cmp	r0, #0
 80063ea:	d1e1      	bne.n	80063b0 <__ssputs_r+0x70>
 80063ec:	6921      	ldr	r1, [r4, #16]
 80063ee:	4650      	mov	r0, sl
 80063f0:	f000 fabe 	bl	8006970 <_free_r>
 80063f4:	e7c7      	b.n	8006386 <__ssputs_r+0x46>
	...

080063f8 <_svfiprintf_r>:
 80063f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	4698      	mov	r8, r3
 80063fe:	898b      	ldrh	r3, [r1, #12]
 8006400:	061b      	lsls	r3, r3, #24
 8006402:	b09d      	sub	sp, #116	; 0x74
 8006404:	4607      	mov	r7, r0
 8006406:	460d      	mov	r5, r1
 8006408:	4614      	mov	r4, r2
 800640a:	d50e      	bpl.n	800642a <_svfiprintf_r+0x32>
 800640c:	690b      	ldr	r3, [r1, #16]
 800640e:	b963      	cbnz	r3, 800642a <_svfiprintf_r+0x32>
 8006410:	2140      	movs	r1, #64	; 0x40
 8006412:	f000 fb19 	bl	8006a48 <_malloc_r>
 8006416:	6028      	str	r0, [r5, #0]
 8006418:	6128      	str	r0, [r5, #16]
 800641a:	b920      	cbnz	r0, 8006426 <_svfiprintf_r+0x2e>
 800641c:	230c      	movs	r3, #12
 800641e:	603b      	str	r3, [r7, #0]
 8006420:	f04f 30ff 	mov.w	r0, #4294967295
 8006424:	e0d1      	b.n	80065ca <_svfiprintf_r+0x1d2>
 8006426:	2340      	movs	r3, #64	; 0x40
 8006428:	616b      	str	r3, [r5, #20]
 800642a:	2300      	movs	r3, #0
 800642c:	9309      	str	r3, [sp, #36]	; 0x24
 800642e:	2320      	movs	r3, #32
 8006430:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006434:	f8cd 800c 	str.w	r8, [sp, #12]
 8006438:	2330      	movs	r3, #48	; 0x30
 800643a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80065e4 <_svfiprintf_r+0x1ec>
 800643e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006442:	f04f 0901 	mov.w	r9, #1
 8006446:	4623      	mov	r3, r4
 8006448:	469a      	mov	sl, r3
 800644a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800644e:	b10a      	cbz	r2, 8006454 <_svfiprintf_r+0x5c>
 8006450:	2a25      	cmp	r2, #37	; 0x25
 8006452:	d1f9      	bne.n	8006448 <_svfiprintf_r+0x50>
 8006454:	ebba 0b04 	subs.w	fp, sl, r4
 8006458:	d00b      	beq.n	8006472 <_svfiprintf_r+0x7a>
 800645a:	465b      	mov	r3, fp
 800645c:	4622      	mov	r2, r4
 800645e:	4629      	mov	r1, r5
 8006460:	4638      	mov	r0, r7
 8006462:	f7ff ff6d 	bl	8006340 <__ssputs_r>
 8006466:	3001      	adds	r0, #1
 8006468:	f000 80aa 	beq.w	80065c0 <_svfiprintf_r+0x1c8>
 800646c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800646e:	445a      	add	r2, fp
 8006470:	9209      	str	r2, [sp, #36]	; 0x24
 8006472:	f89a 3000 	ldrb.w	r3, [sl]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80a2 	beq.w	80065c0 <_svfiprintf_r+0x1c8>
 800647c:	2300      	movs	r3, #0
 800647e:	f04f 32ff 	mov.w	r2, #4294967295
 8006482:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006486:	f10a 0a01 	add.w	sl, sl, #1
 800648a:	9304      	str	r3, [sp, #16]
 800648c:	9307      	str	r3, [sp, #28]
 800648e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006492:	931a      	str	r3, [sp, #104]	; 0x68
 8006494:	4654      	mov	r4, sl
 8006496:	2205      	movs	r2, #5
 8006498:	f814 1b01 	ldrb.w	r1, [r4], #1
 800649c:	4851      	ldr	r0, [pc, #324]	; (80065e4 <_svfiprintf_r+0x1ec>)
 800649e:	f7f9 ff2f 	bl	8000300 <memchr>
 80064a2:	9a04      	ldr	r2, [sp, #16]
 80064a4:	b9d8      	cbnz	r0, 80064de <_svfiprintf_r+0xe6>
 80064a6:	06d0      	lsls	r0, r2, #27
 80064a8:	bf44      	itt	mi
 80064aa:	2320      	movmi	r3, #32
 80064ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064b0:	0711      	lsls	r1, r2, #28
 80064b2:	bf44      	itt	mi
 80064b4:	232b      	movmi	r3, #43	; 0x2b
 80064b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064ba:	f89a 3000 	ldrb.w	r3, [sl]
 80064be:	2b2a      	cmp	r3, #42	; 0x2a
 80064c0:	d015      	beq.n	80064ee <_svfiprintf_r+0xf6>
 80064c2:	9a07      	ldr	r2, [sp, #28]
 80064c4:	4654      	mov	r4, sl
 80064c6:	2000      	movs	r0, #0
 80064c8:	f04f 0c0a 	mov.w	ip, #10
 80064cc:	4621      	mov	r1, r4
 80064ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064d2:	3b30      	subs	r3, #48	; 0x30
 80064d4:	2b09      	cmp	r3, #9
 80064d6:	d94e      	bls.n	8006576 <_svfiprintf_r+0x17e>
 80064d8:	b1b0      	cbz	r0, 8006508 <_svfiprintf_r+0x110>
 80064da:	9207      	str	r2, [sp, #28]
 80064dc:	e014      	b.n	8006508 <_svfiprintf_r+0x110>
 80064de:	eba0 0308 	sub.w	r3, r0, r8
 80064e2:	fa09 f303 	lsl.w	r3, r9, r3
 80064e6:	4313      	orrs	r3, r2
 80064e8:	9304      	str	r3, [sp, #16]
 80064ea:	46a2      	mov	sl, r4
 80064ec:	e7d2      	b.n	8006494 <_svfiprintf_r+0x9c>
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	1d19      	adds	r1, r3, #4
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	9103      	str	r1, [sp, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	bfbb      	ittet	lt
 80064fa:	425b      	neglt	r3, r3
 80064fc:	f042 0202 	orrlt.w	r2, r2, #2
 8006500:	9307      	strge	r3, [sp, #28]
 8006502:	9307      	strlt	r3, [sp, #28]
 8006504:	bfb8      	it	lt
 8006506:	9204      	strlt	r2, [sp, #16]
 8006508:	7823      	ldrb	r3, [r4, #0]
 800650a:	2b2e      	cmp	r3, #46	; 0x2e
 800650c:	d10c      	bne.n	8006528 <_svfiprintf_r+0x130>
 800650e:	7863      	ldrb	r3, [r4, #1]
 8006510:	2b2a      	cmp	r3, #42	; 0x2a
 8006512:	d135      	bne.n	8006580 <_svfiprintf_r+0x188>
 8006514:	9b03      	ldr	r3, [sp, #12]
 8006516:	1d1a      	adds	r2, r3, #4
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	9203      	str	r2, [sp, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	bfb8      	it	lt
 8006520:	f04f 33ff 	movlt.w	r3, #4294967295
 8006524:	3402      	adds	r4, #2
 8006526:	9305      	str	r3, [sp, #20]
 8006528:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80065f4 <_svfiprintf_r+0x1fc>
 800652c:	7821      	ldrb	r1, [r4, #0]
 800652e:	2203      	movs	r2, #3
 8006530:	4650      	mov	r0, sl
 8006532:	f7f9 fee5 	bl	8000300 <memchr>
 8006536:	b140      	cbz	r0, 800654a <_svfiprintf_r+0x152>
 8006538:	2340      	movs	r3, #64	; 0x40
 800653a:	eba0 000a 	sub.w	r0, r0, sl
 800653e:	fa03 f000 	lsl.w	r0, r3, r0
 8006542:	9b04      	ldr	r3, [sp, #16]
 8006544:	4303      	orrs	r3, r0
 8006546:	3401      	adds	r4, #1
 8006548:	9304      	str	r3, [sp, #16]
 800654a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800654e:	4826      	ldr	r0, [pc, #152]	; (80065e8 <_svfiprintf_r+0x1f0>)
 8006550:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006554:	2206      	movs	r2, #6
 8006556:	f7f9 fed3 	bl	8000300 <memchr>
 800655a:	2800      	cmp	r0, #0
 800655c:	d038      	beq.n	80065d0 <_svfiprintf_r+0x1d8>
 800655e:	4b23      	ldr	r3, [pc, #140]	; (80065ec <_svfiprintf_r+0x1f4>)
 8006560:	bb1b      	cbnz	r3, 80065aa <_svfiprintf_r+0x1b2>
 8006562:	9b03      	ldr	r3, [sp, #12]
 8006564:	3307      	adds	r3, #7
 8006566:	f023 0307 	bic.w	r3, r3, #7
 800656a:	3308      	adds	r3, #8
 800656c:	9303      	str	r3, [sp, #12]
 800656e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006570:	4433      	add	r3, r6
 8006572:	9309      	str	r3, [sp, #36]	; 0x24
 8006574:	e767      	b.n	8006446 <_svfiprintf_r+0x4e>
 8006576:	fb0c 3202 	mla	r2, ip, r2, r3
 800657a:	460c      	mov	r4, r1
 800657c:	2001      	movs	r0, #1
 800657e:	e7a5      	b.n	80064cc <_svfiprintf_r+0xd4>
 8006580:	2300      	movs	r3, #0
 8006582:	3401      	adds	r4, #1
 8006584:	9305      	str	r3, [sp, #20]
 8006586:	4619      	mov	r1, r3
 8006588:	f04f 0c0a 	mov.w	ip, #10
 800658c:	4620      	mov	r0, r4
 800658e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006592:	3a30      	subs	r2, #48	; 0x30
 8006594:	2a09      	cmp	r2, #9
 8006596:	d903      	bls.n	80065a0 <_svfiprintf_r+0x1a8>
 8006598:	2b00      	cmp	r3, #0
 800659a:	d0c5      	beq.n	8006528 <_svfiprintf_r+0x130>
 800659c:	9105      	str	r1, [sp, #20]
 800659e:	e7c3      	b.n	8006528 <_svfiprintf_r+0x130>
 80065a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80065a4:	4604      	mov	r4, r0
 80065a6:	2301      	movs	r3, #1
 80065a8:	e7f0      	b.n	800658c <_svfiprintf_r+0x194>
 80065aa:	ab03      	add	r3, sp, #12
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	462a      	mov	r2, r5
 80065b0:	4b0f      	ldr	r3, [pc, #60]	; (80065f0 <_svfiprintf_r+0x1f8>)
 80065b2:	a904      	add	r1, sp, #16
 80065b4:	4638      	mov	r0, r7
 80065b6:	f3af 8000 	nop.w
 80065ba:	1c42      	adds	r2, r0, #1
 80065bc:	4606      	mov	r6, r0
 80065be:	d1d6      	bne.n	800656e <_svfiprintf_r+0x176>
 80065c0:	89ab      	ldrh	r3, [r5, #12]
 80065c2:	065b      	lsls	r3, r3, #25
 80065c4:	f53f af2c 	bmi.w	8006420 <_svfiprintf_r+0x28>
 80065c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065ca:	b01d      	add	sp, #116	; 0x74
 80065cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d0:	ab03      	add	r3, sp, #12
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	462a      	mov	r2, r5
 80065d6:	4b06      	ldr	r3, [pc, #24]	; (80065f0 <_svfiprintf_r+0x1f8>)
 80065d8:	a904      	add	r1, sp, #16
 80065da:	4638      	mov	r0, r7
 80065dc:	f000 f87a 	bl	80066d4 <_printf_i>
 80065e0:	e7eb      	b.n	80065ba <_svfiprintf_r+0x1c2>
 80065e2:	bf00      	nop
 80065e4:	08006c40 	.word	0x08006c40
 80065e8:	08006c4a 	.word	0x08006c4a
 80065ec:	00000000 	.word	0x00000000
 80065f0:	08006341 	.word	0x08006341
 80065f4:	08006c46 	.word	0x08006c46

080065f8 <_printf_common>:
 80065f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065fc:	4616      	mov	r6, r2
 80065fe:	4699      	mov	r9, r3
 8006600:	688a      	ldr	r2, [r1, #8]
 8006602:	690b      	ldr	r3, [r1, #16]
 8006604:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006608:	4293      	cmp	r3, r2
 800660a:	bfb8      	it	lt
 800660c:	4613      	movlt	r3, r2
 800660e:	6033      	str	r3, [r6, #0]
 8006610:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006614:	4607      	mov	r7, r0
 8006616:	460c      	mov	r4, r1
 8006618:	b10a      	cbz	r2, 800661e <_printf_common+0x26>
 800661a:	3301      	adds	r3, #1
 800661c:	6033      	str	r3, [r6, #0]
 800661e:	6823      	ldr	r3, [r4, #0]
 8006620:	0699      	lsls	r1, r3, #26
 8006622:	bf42      	ittt	mi
 8006624:	6833      	ldrmi	r3, [r6, #0]
 8006626:	3302      	addmi	r3, #2
 8006628:	6033      	strmi	r3, [r6, #0]
 800662a:	6825      	ldr	r5, [r4, #0]
 800662c:	f015 0506 	ands.w	r5, r5, #6
 8006630:	d106      	bne.n	8006640 <_printf_common+0x48>
 8006632:	f104 0a19 	add.w	sl, r4, #25
 8006636:	68e3      	ldr	r3, [r4, #12]
 8006638:	6832      	ldr	r2, [r6, #0]
 800663a:	1a9b      	subs	r3, r3, r2
 800663c:	42ab      	cmp	r3, r5
 800663e:	dc26      	bgt.n	800668e <_printf_common+0x96>
 8006640:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006644:	1e13      	subs	r3, r2, #0
 8006646:	6822      	ldr	r2, [r4, #0]
 8006648:	bf18      	it	ne
 800664a:	2301      	movne	r3, #1
 800664c:	0692      	lsls	r2, r2, #26
 800664e:	d42b      	bmi.n	80066a8 <_printf_common+0xb0>
 8006650:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006654:	4649      	mov	r1, r9
 8006656:	4638      	mov	r0, r7
 8006658:	47c0      	blx	r8
 800665a:	3001      	adds	r0, #1
 800665c:	d01e      	beq.n	800669c <_printf_common+0xa4>
 800665e:	6823      	ldr	r3, [r4, #0]
 8006660:	68e5      	ldr	r5, [r4, #12]
 8006662:	6832      	ldr	r2, [r6, #0]
 8006664:	f003 0306 	and.w	r3, r3, #6
 8006668:	2b04      	cmp	r3, #4
 800666a:	bf08      	it	eq
 800666c:	1aad      	subeq	r5, r5, r2
 800666e:	68a3      	ldr	r3, [r4, #8]
 8006670:	6922      	ldr	r2, [r4, #16]
 8006672:	bf0c      	ite	eq
 8006674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006678:	2500      	movne	r5, #0
 800667a:	4293      	cmp	r3, r2
 800667c:	bfc4      	itt	gt
 800667e:	1a9b      	subgt	r3, r3, r2
 8006680:	18ed      	addgt	r5, r5, r3
 8006682:	2600      	movs	r6, #0
 8006684:	341a      	adds	r4, #26
 8006686:	42b5      	cmp	r5, r6
 8006688:	d11a      	bne.n	80066c0 <_printf_common+0xc8>
 800668a:	2000      	movs	r0, #0
 800668c:	e008      	b.n	80066a0 <_printf_common+0xa8>
 800668e:	2301      	movs	r3, #1
 8006690:	4652      	mov	r2, sl
 8006692:	4649      	mov	r1, r9
 8006694:	4638      	mov	r0, r7
 8006696:	47c0      	blx	r8
 8006698:	3001      	adds	r0, #1
 800669a:	d103      	bne.n	80066a4 <_printf_common+0xac>
 800669c:	f04f 30ff 	mov.w	r0, #4294967295
 80066a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a4:	3501      	adds	r5, #1
 80066a6:	e7c6      	b.n	8006636 <_printf_common+0x3e>
 80066a8:	18e1      	adds	r1, r4, r3
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	2030      	movs	r0, #48	; 0x30
 80066ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066b2:	4422      	add	r2, r4
 80066b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066bc:	3302      	adds	r3, #2
 80066be:	e7c7      	b.n	8006650 <_printf_common+0x58>
 80066c0:	2301      	movs	r3, #1
 80066c2:	4622      	mov	r2, r4
 80066c4:	4649      	mov	r1, r9
 80066c6:	4638      	mov	r0, r7
 80066c8:	47c0      	blx	r8
 80066ca:	3001      	adds	r0, #1
 80066cc:	d0e6      	beq.n	800669c <_printf_common+0xa4>
 80066ce:	3601      	adds	r6, #1
 80066d0:	e7d9      	b.n	8006686 <_printf_common+0x8e>
	...

080066d4 <_printf_i>:
 80066d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066d8:	7e0f      	ldrb	r7, [r1, #24]
 80066da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066dc:	2f78      	cmp	r7, #120	; 0x78
 80066de:	4691      	mov	r9, r2
 80066e0:	4680      	mov	r8, r0
 80066e2:	460c      	mov	r4, r1
 80066e4:	469a      	mov	sl, r3
 80066e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80066ea:	d807      	bhi.n	80066fc <_printf_i+0x28>
 80066ec:	2f62      	cmp	r7, #98	; 0x62
 80066ee:	d80a      	bhi.n	8006706 <_printf_i+0x32>
 80066f0:	2f00      	cmp	r7, #0
 80066f2:	f000 80d8 	beq.w	80068a6 <_printf_i+0x1d2>
 80066f6:	2f58      	cmp	r7, #88	; 0x58
 80066f8:	f000 80a3 	beq.w	8006842 <_printf_i+0x16e>
 80066fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006700:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006704:	e03a      	b.n	800677c <_printf_i+0xa8>
 8006706:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800670a:	2b15      	cmp	r3, #21
 800670c:	d8f6      	bhi.n	80066fc <_printf_i+0x28>
 800670e:	a101      	add	r1, pc, #4	; (adr r1, 8006714 <_printf_i+0x40>)
 8006710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006714:	0800676d 	.word	0x0800676d
 8006718:	08006781 	.word	0x08006781
 800671c:	080066fd 	.word	0x080066fd
 8006720:	080066fd 	.word	0x080066fd
 8006724:	080066fd 	.word	0x080066fd
 8006728:	080066fd 	.word	0x080066fd
 800672c:	08006781 	.word	0x08006781
 8006730:	080066fd 	.word	0x080066fd
 8006734:	080066fd 	.word	0x080066fd
 8006738:	080066fd 	.word	0x080066fd
 800673c:	080066fd 	.word	0x080066fd
 8006740:	0800688d 	.word	0x0800688d
 8006744:	080067b1 	.word	0x080067b1
 8006748:	0800686f 	.word	0x0800686f
 800674c:	080066fd 	.word	0x080066fd
 8006750:	080066fd 	.word	0x080066fd
 8006754:	080068af 	.word	0x080068af
 8006758:	080066fd 	.word	0x080066fd
 800675c:	080067b1 	.word	0x080067b1
 8006760:	080066fd 	.word	0x080066fd
 8006764:	080066fd 	.word	0x080066fd
 8006768:	08006877 	.word	0x08006877
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	1d1a      	adds	r2, r3, #4
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	602a      	str	r2, [r5, #0]
 8006774:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006778:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800677c:	2301      	movs	r3, #1
 800677e:	e0a3      	b.n	80068c8 <_printf_i+0x1f4>
 8006780:	6820      	ldr	r0, [r4, #0]
 8006782:	6829      	ldr	r1, [r5, #0]
 8006784:	0606      	lsls	r6, r0, #24
 8006786:	f101 0304 	add.w	r3, r1, #4
 800678a:	d50a      	bpl.n	80067a2 <_printf_i+0xce>
 800678c:	680e      	ldr	r6, [r1, #0]
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	2e00      	cmp	r6, #0
 8006792:	da03      	bge.n	800679c <_printf_i+0xc8>
 8006794:	232d      	movs	r3, #45	; 0x2d
 8006796:	4276      	negs	r6, r6
 8006798:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800679c:	485e      	ldr	r0, [pc, #376]	; (8006918 <_printf_i+0x244>)
 800679e:	230a      	movs	r3, #10
 80067a0:	e019      	b.n	80067d6 <_printf_i+0x102>
 80067a2:	680e      	ldr	r6, [r1, #0]
 80067a4:	602b      	str	r3, [r5, #0]
 80067a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067aa:	bf18      	it	ne
 80067ac:	b236      	sxthne	r6, r6
 80067ae:	e7ef      	b.n	8006790 <_printf_i+0xbc>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	6820      	ldr	r0, [r4, #0]
 80067b4:	1d19      	adds	r1, r3, #4
 80067b6:	6029      	str	r1, [r5, #0]
 80067b8:	0601      	lsls	r1, r0, #24
 80067ba:	d501      	bpl.n	80067c0 <_printf_i+0xec>
 80067bc:	681e      	ldr	r6, [r3, #0]
 80067be:	e002      	b.n	80067c6 <_printf_i+0xf2>
 80067c0:	0646      	lsls	r6, r0, #25
 80067c2:	d5fb      	bpl.n	80067bc <_printf_i+0xe8>
 80067c4:	881e      	ldrh	r6, [r3, #0]
 80067c6:	4854      	ldr	r0, [pc, #336]	; (8006918 <_printf_i+0x244>)
 80067c8:	2f6f      	cmp	r7, #111	; 0x6f
 80067ca:	bf0c      	ite	eq
 80067cc:	2308      	moveq	r3, #8
 80067ce:	230a      	movne	r3, #10
 80067d0:	2100      	movs	r1, #0
 80067d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067d6:	6865      	ldr	r5, [r4, #4]
 80067d8:	60a5      	str	r5, [r4, #8]
 80067da:	2d00      	cmp	r5, #0
 80067dc:	bfa2      	ittt	ge
 80067de:	6821      	ldrge	r1, [r4, #0]
 80067e0:	f021 0104 	bicge.w	r1, r1, #4
 80067e4:	6021      	strge	r1, [r4, #0]
 80067e6:	b90e      	cbnz	r6, 80067ec <_printf_i+0x118>
 80067e8:	2d00      	cmp	r5, #0
 80067ea:	d04d      	beq.n	8006888 <_printf_i+0x1b4>
 80067ec:	4615      	mov	r5, r2
 80067ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80067f2:	fb03 6711 	mls	r7, r3, r1, r6
 80067f6:	5dc7      	ldrb	r7, [r0, r7]
 80067f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067fc:	4637      	mov	r7, r6
 80067fe:	42bb      	cmp	r3, r7
 8006800:	460e      	mov	r6, r1
 8006802:	d9f4      	bls.n	80067ee <_printf_i+0x11a>
 8006804:	2b08      	cmp	r3, #8
 8006806:	d10b      	bne.n	8006820 <_printf_i+0x14c>
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	07de      	lsls	r6, r3, #31
 800680c:	d508      	bpl.n	8006820 <_printf_i+0x14c>
 800680e:	6923      	ldr	r3, [r4, #16]
 8006810:	6861      	ldr	r1, [r4, #4]
 8006812:	4299      	cmp	r1, r3
 8006814:	bfde      	ittt	le
 8006816:	2330      	movle	r3, #48	; 0x30
 8006818:	f805 3c01 	strble.w	r3, [r5, #-1]
 800681c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006820:	1b52      	subs	r2, r2, r5
 8006822:	6122      	str	r2, [r4, #16]
 8006824:	f8cd a000 	str.w	sl, [sp]
 8006828:	464b      	mov	r3, r9
 800682a:	aa03      	add	r2, sp, #12
 800682c:	4621      	mov	r1, r4
 800682e:	4640      	mov	r0, r8
 8006830:	f7ff fee2 	bl	80065f8 <_printf_common>
 8006834:	3001      	adds	r0, #1
 8006836:	d14c      	bne.n	80068d2 <_printf_i+0x1fe>
 8006838:	f04f 30ff 	mov.w	r0, #4294967295
 800683c:	b004      	add	sp, #16
 800683e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006842:	4835      	ldr	r0, [pc, #212]	; (8006918 <_printf_i+0x244>)
 8006844:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006848:	6829      	ldr	r1, [r5, #0]
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006850:	6029      	str	r1, [r5, #0]
 8006852:	061d      	lsls	r5, r3, #24
 8006854:	d514      	bpl.n	8006880 <_printf_i+0x1ac>
 8006856:	07df      	lsls	r7, r3, #31
 8006858:	bf44      	itt	mi
 800685a:	f043 0320 	orrmi.w	r3, r3, #32
 800685e:	6023      	strmi	r3, [r4, #0]
 8006860:	b91e      	cbnz	r6, 800686a <_printf_i+0x196>
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	f023 0320 	bic.w	r3, r3, #32
 8006868:	6023      	str	r3, [r4, #0]
 800686a:	2310      	movs	r3, #16
 800686c:	e7b0      	b.n	80067d0 <_printf_i+0xfc>
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	f043 0320 	orr.w	r3, r3, #32
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	2378      	movs	r3, #120	; 0x78
 8006878:	4828      	ldr	r0, [pc, #160]	; (800691c <_printf_i+0x248>)
 800687a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800687e:	e7e3      	b.n	8006848 <_printf_i+0x174>
 8006880:	0659      	lsls	r1, r3, #25
 8006882:	bf48      	it	mi
 8006884:	b2b6      	uxthmi	r6, r6
 8006886:	e7e6      	b.n	8006856 <_printf_i+0x182>
 8006888:	4615      	mov	r5, r2
 800688a:	e7bb      	b.n	8006804 <_printf_i+0x130>
 800688c:	682b      	ldr	r3, [r5, #0]
 800688e:	6826      	ldr	r6, [r4, #0]
 8006890:	6961      	ldr	r1, [r4, #20]
 8006892:	1d18      	adds	r0, r3, #4
 8006894:	6028      	str	r0, [r5, #0]
 8006896:	0635      	lsls	r5, r6, #24
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	d501      	bpl.n	80068a0 <_printf_i+0x1cc>
 800689c:	6019      	str	r1, [r3, #0]
 800689e:	e002      	b.n	80068a6 <_printf_i+0x1d2>
 80068a0:	0670      	lsls	r0, r6, #25
 80068a2:	d5fb      	bpl.n	800689c <_printf_i+0x1c8>
 80068a4:	8019      	strh	r1, [r3, #0]
 80068a6:	2300      	movs	r3, #0
 80068a8:	6123      	str	r3, [r4, #16]
 80068aa:	4615      	mov	r5, r2
 80068ac:	e7ba      	b.n	8006824 <_printf_i+0x150>
 80068ae:	682b      	ldr	r3, [r5, #0]
 80068b0:	1d1a      	adds	r2, r3, #4
 80068b2:	602a      	str	r2, [r5, #0]
 80068b4:	681d      	ldr	r5, [r3, #0]
 80068b6:	6862      	ldr	r2, [r4, #4]
 80068b8:	2100      	movs	r1, #0
 80068ba:	4628      	mov	r0, r5
 80068bc:	f7f9 fd20 	bl	8000300 <memchr>
 80068c0:	b108      	cbz	r0, 80068c6 <_printf_i+0x1f2>
 80068c2:	1b40      	subs	r0, r0, r5
 80068c4:	6060      	str	r0, [r4, #4]
 80068c6:	6863      	ldr	r3, [r4, #4]
 80068c8:	6123      	str	r3, [r4, #16]
 80068ca:	2300      	movs	r3, #0
 80068cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068d0:	e7a8      	b.n	8006824 <_printf_i+0x150>
 80068d2:	6923      	ldr	r3, [r4, #16]
 80068d4:	462a      	mov	r2, r5
 80068d6:	4649      	mov	r1, r9
 80068d8:	4640      	mov	r0, r8
 80068da:	47d0      	blx	sl
 80068dc:	3001      	adds	r0, #1
 80068de:	d0ab      	beq.n	8006838 <_printf_i+0x164>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	079b      	lsls	r3, r3, #30
 80068e4:	d413      	bmi.n	800690e <_printf_i+0x23a>
 80068e6:	68e0      	ldr	r0, [r4, #12]
 80068e8:	9b03      	ldr	r3, [sp, #12]
 80068ea:	4298      	cmp	r0, r3
 80068ec:	bfb8      	it	lt
 80068ee:	4618      	movlt	r0, r3
 80068f0:	e7a4      	b.n	800683c <_printf_i+0x168>
 80068f2:	2301      	movs	r3, #1
 80068f4:	4632      	mov	r2, r6
 80068f6:	4649      	mov	r1, r9
 80068f8:	4640      	mov	r0, r8
 80068fa:	47d0      	blx	sl
 80068fc:	3001      	adds	r0, #1
 80068fe:	d09b      	beq.n	8006838 <_printf_i+0x164>
 8006900:	3501      	adds	r5, #1
 8006902:	68e3      	ldr	r3, [r4, #12]
 8006904:	9903      	ldr	r1, [sp, #12]
 8006906:	1a5b      	subs	r3, r3, r1
 8006908:	42ab      	cmp	r3, r5
 800690a:	dcf2      	bgt.n	80068f2 <_printf_i+0x21e>
 800690c:	e7eb      	b.n	80068e6 <_printf_i+0x212>
 800690e:	2500      	movs	r5, #0
 8006910:	f104 0619 	add.w	r6, r4, #25
 8006914:	e7f5      	b.n	8006902 <_printf_i+0x22e>
 8006916:	bf00      	nop
 8006918:	08006c51 	.word	0x08006c51
 800691c:	08006c62 	.word	0x08006c62

08006920 <memcpy>:
 8006920:	440a      	add	r2, r1
 8006922:	4291      	cmp	r1, r2
 8006924:	f100 33ff 	add.w	r3, r0, #4294967295
 8006928:	d100      	bne.n	800692c <memcpy+0xc>
 800692a:	4770      	bx	lr
 800692c:	b510      	push	{r4, lr}
 800692e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006932:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006936:	4291      	cmp	r1, r2
 8006938:	d1f9      	bne.n	800692e <memcpy+0xe>
 800693a:	bd10      	pop	{r4, pc}

0800693c <memmove>:
 800693c:	4288      	cmp	r0, r1
 800693e:	b510      	push	{r4, lr}
 8006940:	eb01 0402 	add.w	r4, r1, r2
 8006944:	d902      	bls.n	800694c <memmove+0x10>
 8006946:	4284      	cmp	r4, r0
 8006948:	4623      	mov	r3, r4
 800694a:	d807      	bhi.n	800695c <memmove+0x20>
 800694c:	1e43      	subs	r3, r0, #1
 800694e:	42a1      	cmp	r1, r4
 8006950:	d008      	beq.n	8006964 <memmove+0x28>
 8006952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800695a:	e7f8      	b.n	800694e <memmove+0x12>
 800695c:	4402      	add	r2, r0
 800695e:	4601      	mov	r1, r0
 8006960:	428a      	cmp	r2, r1
 8006962:	d100      	bne.n	8006966 <memmove+0x2a>
 8006964:	bd10      	pop	{r4, pc}
 8006966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800696a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800696e:	e7f7      	b.n	8006960 <memmove+0x24>

08006970 <_free_r>:
 8006970:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006972:	2900      	cmp	r1, #0
 8006974:	d044      	beq.n	8006a00 <_free_r+0x90>
 8006976:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800697a:	9001      	str	r0, [sp, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	f1a1 0404 	sub.w	r4, r1, #4
 8006982:	bfb8      	it	lt
 8006984:	18e4      	addlt	r4, r4, r3
 8006986:	f000 f913 	bl	8006bb0 <__malloc_lock>
 800698a:	4a1e      	ldr	r2, [pc, #120]	; (8006a04 <_free_r+0x94>)
 800698c:	9801      	ldr	r0, [sp, #4]
 800698e:	6813      	ldr	r3, [r2, #0]
 8006990:	b933      	cbnz	r3, 80069a0 <_free_r+0x30>
 8006992:	6063      	str	r3, [r4, #4]
 8006994:	6014      	str	r4, [r2, #0]
 8006996:	b003      	add	sp, #12
 8006998:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800699c:	f000 b90e 	b.w	8006bbc <__malloc_unlock>
 80069a0:	42a3      	cmp	r3, r4
 80069a2:	d908      	bls.n	80069b6 <_free_r+0x46>
 80069a4:	6825      	ldr	r5, [r4, #0]
 80069a6:	1961      	adds	r1, r4, r5
 80069a8:	428b      	cmp	r3, r1
 80069aa:	bf01      	itttt	eq
 80069ac:	6819      	ldreq	r1, [r3, #0]
 80069ae:	685b      	ldreq	r3, [r3, #4]
 80069b0:	1949      	addeq	r1, r1, r5
 80069b2:	6021      	streq	r1, [r4, #0]
 80069b4:	e7ed      	b.n	8006992 <_free_r+0x22>
 80069b6:	461a      	mov	r2, r3
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	b10b      	cbz	r3, 80069c0 <_free_r+0x50>
 80069bc:	42a3      	cmp	r3, r4
 80069be:	d9fa      	bls.n	80069b6 <_free_r+0x46>
 80069c0:	6811      	ldr	r1, [r2, #0]
 80069c2:	1855      	adds	r5, r2, r1
 80069c4:	42a5      	cmp	r5, r4
 80069c6:	d10b      	bne.n	80069e0 <_free_r+0x70>
 80069c8:	6824      	ldr	r4, [r4, #0]
 80069ca:	4421      	add	r1, r4
 80069cc:	1854      	adds	r4, r2, r1
 80069ce:	42a3      	cmp	r3, r4
 80069d0:	6011      	str	r1, [r2, #0]
 80069d2:	d1e0      	bne.n	8006996 <_free_r+0x26>
 80069d4:	681c      	ldr	r4, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	6053      	str	r3, [r2, #4]
 80069da:	4421      	add	r1, r4
 80069dc:	6011      	str	r1, [r2, #0]
 80069de:	e7da      	b.n	8006996 <_free_r+0x26>
 80069e0:	d902      	bls.n	80069e8 <_free_r+0x78>
 80069e2:	230c      	movs	r3, #12
 80069e4:	6003      	str	r3, [r0, #0]
 80069e6:	e7d6      	b.n	8006996 <_free_r+0x26>
 80069e8:	6825      	ldr	r5, [r4, #0]
 80069ea:	1961      	adds	r1, r4, r5
 80069ec:	428b      	cmp	r3, r1
 80069ee:	bf04      	itt	eq
 80069f0:	6819      	ldreq	r1, [r3, #0]
 80069f2:	685b      	ldreq	r3, [r3, #4]
 80069f4:	6063      	str	r3, [r4, #4]
 80069f6:	bf04      	itt	eq
 80069f8:	1949      	addeq	r1, r1, r5
 80069fa:	6021      	streq	r1, [r4, #0]
 80069fc:	6054      	str	r4, [r2, #4]
 80069fe:	e7ca      	b.n	8006996 <_free_r+0x26>
 8006a00:	b003      	add	sp, #12
 8006a02:	bd30      	pop	{r4, r5, pc}
 8006a04:	240005d0 	.word	0x240005d0

08006a08 <sbrk_aligned>:
 8006a08:	b570      	push	{r4, r5, r6, lr}
 8006a0a:	4e0e      	ldr	r6, [pc, #56]	; (8006a44 <sbrk_aligned+0x3c>)
 8006a0c:	460c      	mov	r4, r1
 8006a0e:	6831      	ldr	r1, [r6, #0]
 8006a10:	4605      	mov	r5, r0
 8006a12:	b911      	cbnz	r1, 8006a1a <sbrk_aligned+0x12>
 8006a14:	f000 f8bc 	bl	8006b90 <_sbrk_r>
 8006a18:	6030      	str	r0, [r6, #0]
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	f000 f8b7 	bl	8006b90 <_sbrk_r>
 8006a22:	1c43      	adds	r3, r0, #1
 8006a24:	d00a      	beq.n	8006a3c <sbrk_aligned+0x34>
 8006a26:	1cc4      	adds	r4, r0, #3
 8006a28:	f024 0403 	bic.w	r4, r4, #3
 8006a2c:	42a0      	cmp	r0, r4
 8006a2e:	d007      	beq.n	8006a40 <sbrk_aligned+0x38>
 8006a30:	1a21      	subs	r1, r4, r0
 8006a32:	4628      	mov	r0, r5
 8006a34:	f000 f8ac 	bl	8006b90 <_sbrk_r>
 8006a38:	3001      	adds	r0, #1
 8006a3a:	d101      	bne.n	8006a40 <sbrk_aligned+0x38>
 8006a3c:	f04f 34ff 	mov.w	r4, #4294967295
 8006a40:	4620      	mov	r0, r4
 8006a42:	bd70      	pop	{r4, r5, r6, pc}
 8006a44:	240005d4 	.word	0x240005d4

08006a48 <_malloc_r>:
 8006a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4c:	1ccd      	adds	r5, r1, #3
 8006a4e:	f025 0503 	bic.w	r5, r5, #3
 8006a52:	3508      	adds	r5, #8
 8006a54:	2d0c      	cmp	r5, #12
 8006a56:	bf38      	it	cc
 8006a58:	250c      	movcc	r5, #12
 8006a5a:	2d00      	cmp	r5, #0
 8006a5c:	4607      	mov	r7, r0
 8006a5e:	db01      	blt.n	8006a64 <_malloc_r+0x1c>
 8006a60:	42a9      	cmp	r1, r5
 8006a62:	d905      	bls.n	8006a70 <_malloc_r+0x28>
 8006a64:	230c      	movs	r3, #12
 8006a66:	603b      	str	r3, [r7, #0]
 8006a68:	2600      	movs	r6, #0
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a70:	4e2e      	ldr	r6, [pc, #184]	; (8006b2c <_malloc_r+0xe4>)
 8006a72:	f000 f89d 	bl	8006bb0 <__malloc_lock>
 8006a76:	6833      	ldr	r3, [r6, #0]
 8006a78:	461c      	mov	r4, r3
 8006a7a:	bb34      	cbnz	r4, 8006aca <_malloc_r+0x82>
 8006a7c:	4629      	mov	r1, r5
 8006a7e:	4638      	mov	r0, r7
 8006a80:	f7ff ffc2 	bl	8006a08 <sbrk_aligned>
 8006a84:	1c43      	adds	r3, r0, #1
 8006a86:	4604      	mov	r4, r0
 8006a88:	d14d      	bne.n	8006b26 <_malloc_r+0xde>
 8006a8a:	6834      	ldr	r4, [r6, #0]
 8006a8c:	4626      	mov	r6, r4
 8006a8e:	2e00      	cmp	r6, #0
 8006a90:	d140      	bne.n	8006b14 <_malloc_r+0xcc>
 8006a92:	6823      	ldr	r3, [r4, #0]
 8006a94:	4631      	mov	r1, r6
 8006a96:	4638      	mov	r0, r7
 8006a98:	eb04 0803 	add.w	r8, r4, r3
 8006a9c:	f000 f878 	bl	8006b90 <_sbrk_r>
 8006aa0:	4580      	cmp	r8, r0
 8006aa2:	d13a      	bne.n	8006b1a <_malloc_r+0xd2>
 8006aa4:	6821      	ldr	r1, [r4, #0]
 8006aa6:	3503      	adds	r5, #3
 8006aa8:	1a6d      	subs	r5, r5, r1
 8006aaa:	f025 0503 	bic.w	r5, r5, #3
 8006aae:	3508      	adds	r5, #8
 8006ab0:	2d0c      	cmp	r5, #12
 8006ab2:	bf38      	it	cc
 8006ab4:	250c      	movcc	r5, #12
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	4638      	mov	r0, r7
 8006aba:	f7ff ffa5 	bl	8006a08 <sbrk_aligned>
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d02b      	beq.n	8006b1a <_malloc_r+0xd2>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	442b      	add	r3, r5
 8006ac6:	6023      	str	r3, [r4, #0]
 8006ac8:	e00e      	b.n	8006ae8 <_malloc_r+0xa0>
 8006aca:	6822      	ldr	r2, [r4, #0]
 8006acc:	1b52      	subs	r2, r2, r5
 8006ace:	d41e      	bmi.n	8006b0e <_malloc_r+0xc6>
 8006ad0:	2a0b      	cmp	r2, #11
 8006ad2:	d916      	bls.n	8006b02 <_malloc_r+0xba>
 8006ad4:	1961      	adds	r1, r4, r5
 8006ad6:	42a3      	cmp	r3, r4
 8006ad8:	6025      	str	r5, [r4, #0]
 8006ada:	bf18      	it	ne
 8006adc:	6059      	strne	r1, [r3, #4]
 8006ade:	6863      	ldr	r3, [r4, #4]
 8006ae0:	bf08      	it	eq
 8006ae2:	6031      	streq	r1, [r6, #0]
 8006ae4:	5162      	str	r2, [r4, r5]
 8006ae6:	604b      	str	r3, [r1, #4]
 8006ae8:	4638      	mov	r0, r7
 8006aea:	f104 060b 	add.w	r6, r4, #11
 8006aee:	f000 f865 	bl	8006bbc <__malloc_unlock>
 8006af2:	f026 0607 	bic.w	r6, r6, #7
 8006af6:	1d23      	adds	r3, r4, #4
 8006af8:	1af2      	subs	r2, r6, r3
 8006afa:	d0b6      	beq.n	8006a6a <_malloc_r+0x22>
 8006afc:	1b9b      	subs	r3, r3, r6
 8006afe:	50a3      	str	r3, [r4, r2]
 8006b00:	e7b3      	b.n	8006a6a <_malloc_r+0x22>
 8006b02:	6862      	ldr	r2, [r4, #4]
 8006b04:	42a3      	cmp	r3, r4
 8006b06:	bf0c      	ite	eq
 8006b08:	6032      	streq	r2, [r6, #0]
 8006b0a:	605a      	strne	r2, [r3, #4]
 8006b0c:	e7ec      	b.n	8006ae8 <_malloc_r+0xa0>
 8006b0e:	4623      	mov	r3, r4
 8006b10:	6864      	ldr	r4, [r4, #4]
 8006b12:	e7b2      	b.n	8006a7a <_malloc_r+0x32>
 8006b14:	4634      	mov	r4, r6
 8006b16:	6876      	ldr	r6, [r6, #4]
 8006b18:	e7b9      	b.n	8006a8e <_malloc_r+0x46>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	603b      	str	r3, [r7, #0]
 8006b1e:	4638      	mov	r0, r7
 8006b20:	f000 f84c 	bl	8006bbc <__malloc_unlock>
 8006b24:	e7a1      	b.n	8006a6a <_malloc_r+0x22>
 8006b26:	6025      	str	r5, [r4, #0]
 8006b28:	e7de      	b.n	8006ae8 <_malloc_r+0xa0>
 8006b2a:	bf00      	nop
 8006b2c:	240005d0 	.word	0x240005d0

08006b30 <_realloc_r>:
 8006b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b34:	4680      	mov	r8, r0
 8006b36:	4614      	mov	r4, r2
 8006b38:	460e      	mov	r6, r1
 8006b3a:	b921      	cbnz	r1, 8006b46 <_realloc_r+0x16>
 8006b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b40:	4611      	mov	r1, r2
 8006b42:	f7ff bf81 	b.w	8006a48 <_malloc_r>
 8006b46:	b92a      	cbnz	r2, 8006b54 <_realloc_r+0x24>
 8006b48:	f7ff ff12 	bl	8006970 <_free_r>
 8006b4c:	4625      	mov	r5, r4
 8006b4e:	4628      	mov	r0, r5
 8006b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b54:	f000 f838 	bl	8006bc8 <_malloc_usable_size_r>
 8006b58:	4284      	cmp	r4, r0
 8006b5a:	4607      	mov	r7, r0
 8006b5c:	d802      	bhi.n	8006b64 <_realloc_r+0x34>
 8006b5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b62:	d812      	bhi.n	8006b8a <_realloc_r+0x5a>
 8006b64:	4621      	mov	r1, r4
 8006b66:	4640      	mov	r0, r8
 8006b68:	f7ff ff6e 	bl	8006a48 <_malloc_r>
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	d0ed      	beq.n	8006b4e <_realloc_r+0x1e>
 8006b72:	42bc      	cmp	r4, r7
 8006b74:	4622      	mov	r2, r4
 8006b76:	4631      	mov	r1, r6
 8006b78:	bf28      	it	cs
 8006b7a:	463a      	movcs	r2, r7
 8006b7c:	f7ff fed0 	bl	8006920 <memcpy>
 8006b80:	4631      	mov	r1, r6
 8006b82:	4640      	mov	r0, r8
 8006b84:	f7ff fef4 	bl	8006970 <_free_r>
 8006b88:	e7e1      	b.n	8006b4e <_realloc_r+0x1e>
 8006b8a:	4635      	mov	r5, r6
 8006b8c:	e7df      	b.n	8006b4e <_realloc_r+0x1e>
	...

08006b90 <_sbrk_r>:
 8006b90:	b538      	push	{r3, r4, r5, lr}
 8006b92:	4d06      	ldr	r5, [pc, #24]	; (8006bac <_sbrk_r+0x1c>)
 8006b94:	2300      	movs	r3, #0
 8006b96:	4604      	mov	r4, r0
 8006b98:	4608      	mov	r0, r1
 8006b9a:	602b      	str	r3, [r5, #0]
 8006b9c:	f7fa f812 	bl	8000bc4 <_sbrk>
 8006ba0:	1c43      	adds	r3, r0, #1
 8006ba2:	d102      	bne.n	8006baa <_sbrk_r+0x1a>
 8006ba4:	682b      	ldr	r3, [r5, #0]
 8006ba6:	b103      	cbz	r3, 8006baa <_sbrk_r+0x1a>
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	bd38      	pop	{r3, r4, r5, pc}
 8006bac:	240005d8 	.word	0x240005d8

08006bb0 <__malloc_lock>:
 8006bb0:	4801      	ldr	r0, [pc, #4]	; (8006bb8 <__malloc_lock+0x8>)
 8006bb2:	f000 b811 	b.w	8006bd8 <__retarget_lock_acquire_recursive>
 8006bb6:	bf00      	nop
 8006bb8:	240005dc 	.word	0x240005dc

08006bbc <__malloc_unlock>:
 8006bbc:	4801      	ldr	r0, [pc, #4]	; (8006bc4 <__malloc_unlock+0x8>)
 8006bbe:	f000 b80c 	b.w	8006bda <__retarget_lock_release_recursive>
 8006bc2:	bf00      	nop
 8006bc4:	240005dc 	.word	0x240005dc

08006bc8 <_malloc_usable_size_r>:
 8006bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bcc:	1f18      	subs	r0, r3, #4
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	bfbc      	itt	lt
 8006bd2:	580b      	ldrlt	r3, [r1, r0]
 8006bd4:	18c0      	addlt	r0, r0, r3
 8006bd6:	4770      	bx	lr

08006bd8 <__retarget_lock_acquire_recursive>:
 8006bd8:	4770      	bx	lr

08006bda <__retarget_lock_release_recursive>:
 8006bda:	4770      	bx	lr

08006bdc <_init>:
 8006bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bde:	bf00      	nop
 8006be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006be2:	bc08      	pop	{r3}
 8006be4:	469e      	mov	lr, r3
 8006be6:	4770      	bx	lr

08006be8 <_fini>:
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	bf00      	nop
 8006bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bee:	bc08      	pop	{r3}
 8006bf0:	469e      	mov	lr, r3
 8006bf2:	4770      	bx	lr
