{
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 55904,
            "ru_utime_sec": 0.55891500000000005,
            "ru_stime_sec": 0.033994000000000003,
            "ru_minflt": 14715,
            "ru_nivcsw": 118,
            "ru_majflt": 0,
            "ru_nvcsw": 47
        },
        "mopSpeed": 108670.56470226191,
        "outputSizePerQuad": 122.0,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 36725,
        "mop/quad": 3.7520433183489987,
        "ru_self_end": {
            "ru_maxrss_kb": 63220,
            "ru_utime_sec": 0.89686299999999997,
            "ru_stime_sec": 0.087985999999999995,
            "ru_minflt": 17456,
            "ru_nivcsw": 210,
            "ru_majflt": 0,
            "ru_nvcsw": 49
        },
        "Frontend(%)": 62.318882594108587,
        "nQuads": 9788,
        "totalObjSize": 1202520,
        "ru_childs_end": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "quadSpeed": 28963.03573330809,
        "CodeGen(%)": 37.68111740589142
    },
    "MlibObjs": {},
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7109,
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        },
        "OAI22X1TS": {
            "bqZmw_d": {
                "mod": "OAI22X1TS",
                "bytes": 11251,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "bqZmw_d.o"
            }
        },
        "tb_Oper_Start_In": {
            "tW6Qs_d": {
                "mod": "tb_Oper_Start_In",
                "bytes": 33557,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "tW6Qs_d.o"
            }
        },
        "AOI222XLTS": {
            "fJQL4_d": {
                "mod": "AOI222XLTS",
                "bytes": 28099,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "fJQL4_d.o"
            }
        },
        "RegisterAdd_W31_0": {
            "NWdV9_d": {
                "mod": "RegisterAdd_W31_0",
                "bytes": 13813,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "NWdV9_d.o"
            }
        },
        "sgn_result": {
            "M9GPN_d": {
                "mod": "sgn_result",
                "bytes": 15565,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "M9GPN_d.o"
            }
        },
        "OAI32X1TS": {
            "f3qvy_d": {
                "mod": "OAI32X1TS",
                "bytes": 17124,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "f3qvy_d.o"
            }
        },
        "Comparator_W31": {
            "LFpm5_d": {
                "mod": "Comparator_W31",
                "bytes": 43455,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "LFpm5_d.o"
            }
        },
        "MultiplexTxT_W31": {
            "yUbAc_d": {
                "mod": "MultiplexTxT_W31",
                "bytes": 20007,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "yUbAc_d.o"
            }
        },
        "OAI222X1TS": {
            "DPNuy_d": {
                "mod": "OAI222X1TS",
                "bytes": 27295,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "DPNuy_d.o"
            }
        },
        "AOI32X1TS": {
            "bYNep_d": {
                "mod": "AOI32X1TS",
                "bytes": 16388,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "bYNep_d.o"
            }
        },
        "udp_dff": {
            "udp_dff": {
                "mod": "udp_dff",
                "bytes": 0,
                "mode": 4,
                "out": "objs/udps/exIG1.o"
            }
        },
        "xor_tri_W32": {
            "vZBze_d": {
                "mod": "xor_tri_W32",
                "bytes": 10319,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "vZBze_d.o"
            }
        },
        "OAI2BB2XLTS": {
            "HG8j1_d": {
                "mod": "OAI2BB2XLTS",
                "bytes": 11301,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "HG8j1_d.o"
            }
        },
        "AOI22X1TS": {
            "qwLJd_d": {
                "mod": "AOI22X1TS",
                "bytes": 11165,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "qwLJd_d.o"
            }
        },
        "CLKBUFX2TS": {
            "EKMET_d": {
                "mod": "CLKBUFX2TS",
                "bytes": 6064,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.6/_19952_archive_1.a",
                "out": "EKMET_d.o"
            }
        }
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "NameTable": {
        "Multiplexer_AC_W1_9": [
            "Multiplexer_AC_W1_9",
            "D1Frg",
            "module"
        ],
        "RegisterAdd_W2": [
            "RegisterAdd_W2",
            "ZFFWk",
            "module"
        ],
        "AO22XLTS": [
            "AO22XLTS",
            "h1mxv",
            "module"
        ],
        "shift_mux_array_SWR26_LEVEL0": [
            "shift_mux_array_SWR26_LEVEL0",
            "SudgA",
            "module"
        ],
        "RegisterAdd_W32_2": [
            "RegisterAdd_W32_2",
            "fJ9yB",
            "module"
        ],
        "Oper_Start_In_2_W32_1": [
            "Oper_Start_In_2_W32_1",
            "gBWf1",
            "module"
        ],
        "CLKAND2X3TS": [
            "CLKAND2X3TS",
            "LBRMp",
            "module"
        ],
        "OA21XLTS": [
            "OA21XLTS",
            "xvYs6",
            "module"
        ],
        "MultiplexTxT_W31": [
            "MultiplexTxT_W31",
            "yUbAc",
            "module"
        ],
        "Add_Subt_SWR26_DW01_sub_0": [
            "Add_Subt_SWR26_DW01_sub_0",
            "Dd1Pf",
            "module"
        ],
        "DFFRXLTS": [
            "DFFRXLTS",
            "GPEPC",
            "module"
        ],
        "RegisterAdd_W32_1": [
            "RegisterAdd_W32_1",
            "Bdvij",
            "module"
        ],
        "NAND4BX1TS": [
            "NAND4BX1TS",
            "yV15g",
            "module"
        ],
        "OAI222X1TS": [
            "OAI222X1TS",
            "DPNuy",
            "module"
        ],
        "Mux_3x1_W1": [
            "Mux_3x1_W1",
            "ss21q",
            "module"
        ],
        "NAND3X8TS": [
            "NAND3X8TS",
            "bQQH2",
            "module"
        ],
        "XNOR2XLTS": [
            "XNOR2XLTS",
            "pHAyS",
            "module"
        ],
        "RegisterAdd_W1_4": [
            "RegisterAdd_W1_4",
            "Ez0Qq",
            "module"
        ],
        "sgn_result": [
            "sgn_result",
            "M9GPN",
            "module"
        ],
        "Comparator_W31": [
            "Comparator_W31",
            "LFpm5",
            "module"
        ],
        "Rotate_Mux_Array_SWR26_0": [
            "Rotate_Mux_Array_SWR26_0",
            "Q5PGr",
            "module"
        ],
        "NAND2BX2TS": [
            "NAND2BX2TS",
            "RMDH5",
            "module"
        ],
        "xor_tri_W32": [
            "xor_tri_W32",
            "vZBze",
            "module"
        ],
        "RegisterAdd_W31_0": [
            "RegisterAdd_W31_0",
            "NWdV9",
            "module"
        ],
        "Multiplexer_AC_W8_1": [
            "Multiplexer_AC_W8_1",
            "c8j3J",
            "module"
        ],
        "Mux_3x1_W8": [
            "Mux_3x1_W8",
            "ZBqQY",
            "module"
        ],
        "shift_mux_array_SWR26_LEVEL2": [
            "shift_mux_array_SWR26_LEVEL2",
            "ej4pt",
            "module"
        ],
        "Mux_3x1_W5": [
            "Mux_3x1_W5",
            "qpDxk",
            "module"
        ],
        "OAI21X1TS": [
            "OAI21X1TS",
            "dezJx",
            "module"
        ],
        "LZD_SWR26_EWR5": [
            "LZD_SWR26_EWR5",
            "qz2nS",
            "module"
        ],
        "AND4X1TS": [
            "AND4X1TS",
            "LR0dg",
            "module"
        ],
        "DFFRHQX2TS": [
            "DFFRHQX2TS",
            "VRQcF",
            "module"
        ],
        "Exp_Operation_EW8": [
            "Exp_Operation_EW8",
            "U9fnC",
            "module"
        ],
        "Rotate_Mux_Array_SWR26_1": [
            "Rotate_Mux_Array_SWR26_1",
            "HHA8S",
            "module"
        ],
        "Multiplexer_AC_W26_2": [
            "Multiplexer_AC_W26_2",
            "zKqqJ",
            "module"
        ],
        "NOR3X1TS": [
            "NOR3X1TS",
            "TwzRn",
            "module"
        ],
        "Multiplexer_AC_W8_0": [
            "Multiplexer_AC_W8_0",
            "pstvN",
            "module"
        ],
        "Multiplexer_AC_W23": [
            "Multiplexer_AC_W23",
            "tCQx2",
            "module"
        ],
        "FPU_Add_Subtract_Function_W32": [
            "FPU_Add_Subtract_Function_W32",
            "JrArZ",
            "module"
        ],
        "Tenth_Phase_W32_EW8_SW23": [
            "Tenth_Phase_W32_EW8_SW23",
            "msKkD",
            "module"
        ],
        "Add_Subt_SWR26_DW01_add_0": [
            "Add_Subt_SWR26_DW01_add_0",
            "g7aMM",
            "module"
        ],
        "shift_mux_array_SWR26_LEVEL1": [
            "shift_mux_array_SWR26_LEVEL1",
            "JeuSF",
            "module"
        ],
        "shift_mux_array_SWR26_LEVEL3": [
            "shift_mux_array_SWR26_LEVEL3",
            "aEuvJ",
            "module"
        ],
        "shift_mux_array_SWR26_LEVEL4": [
            "shift_mux_array_SWR26_LEVEL4",
            "W1His",
            "module"
        ],
        "Mux_Array_SWR26_EWR5": [
            "Mux_Array_SWR26_EWR5",
            "yUR81",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "tb_Oper_Start_In": [
            "tb_Oper_Start_In",
            "tW6Qs",
            "module"
        ],
        "INVXLTS": [
            "INVXLTS",
            "syLS6",
            "module"
        ],
        "NAND4BBX1TS": [
            "NAND4BBX1TS",
            "An0FV",
            "module"
        ],
        "AND3X2TS": [
            "AND3X2TS",
            "hJH7t",
            "module"
        ],
        "AOI21X1TS": [
            "AOI21X1TS",
            "nzxkZ",
            "module"
        ],
        "AOI211X1TS": [
            "AOI211X1TS",
            "UcgRe",
            "module"
        ],
        "OAI2BB2XLTS": [
            "OAI2BB2XLTS",
            "HG8j1",
            "module"
        ],
        "AOI22X1TS": [
            "AOI22X1TS",
            "qwLJd",
            "module"
        ],
        "NOR3BX1TS": [
            "NOR3BX1TS",
            "qi0gZ",
            "module"
        ],
        "AOI221X1TS": [
            "AOI221X1TS",
            "ff9t5",
            "module"
        ],
        "AOI222XLTS": [
            "AOI222XLTS",
            "fJQL4",
            "module"
        ],
        "AOI31X1TS": [
            "AOI31X1TS",
            "VtVU1",
            "module"
        ],
        "AOI32X1TS": [
            "AOI32X1TS",
            "bYNep",
            "module"
        ],
        "NAND2XLTS": [
            "NAND2XLTS",
            "v4TQJ",
            "module"
        ],
        "OAI22X1TS": [
            "OAI22X1TS",
            "bqZmw",
            "module"
        ],
        "NAND4X1TS": [
            "NAND4X1TS",
            "uqUWe",
            "module"
        ],
        "NOR2XLTS": [
            "NOR2XLTS",
            "N2WPb",
            "module"
        ],
        "NOR4XLTS": [
            "NOR4XLTS",
            "P0U5z",
            "module"
        ],
        "OAI33XLTS": [
            "OAI33XLTS",
            "RCUVQ",
            "module"
        ],
        "OR2X2TS": [
            "OR2X2TS",
            "MRVcp",
            "module"
        ],
        "NOR2BX4TS": [
            "NOR2BX4TS",
            "DtSeu",
            "module"
        ],
        "NOR4BX1TS": [
            "NOR4BX1TS",
            "zihT1",
            "module"
        ],
        "OAI211X1TS": [
            "OAI211X1TS",
            "Dyqva",
            "module"
        ],
        "OAI31X1TS": [
            "OAI31X1TS",
            "E46LR",
            "module"
        ],
        "OAI32X1TS": [
            "OAI32X1TS",
            "f3qvy",
            "module"
        ],
        "OAI2BB1X1TS": [
            "OAI2BB1X1TS",
            "qnwuA",
            "module"
        ],
        "XOR2XLTS": [
            "XOR2XLTS",
            "Yxwba",
            "module"
        ],
        "XOR3XLTS": [
            "XOR3XLTS",
            "T7j4I",
            "module"
        ],
        "CLKBUFX2TS": [
            "CLKBUFX2TS",
            "EKMET",
            "module"
        ],
        "udp_dff": [
            "udp_dff",
            "exIG1",
            "udp"
        ],
        "ADDFX1TS": [
            "ADDFX1TS",
            "sJDFZ",
            "module"
        ],
        "CMPR32X2TS": [
            "CMPR32X2TS",
            "i1ayL",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 96110
    },
    "CurCompileModules": [
        "...MASTER...",
        "RegisterAdd_W2",
        "RegisterAdd_W32_2",
        "RegisterAdd_W32_1",
        "RegisterAdd_W1_4",
        "Comparator_W31",
        "xor_tri_W32",
        "sgn_result",
        "MultiplexTxT_W31",
        "RegisterAdd_W31_0",
        "Oper_Start_In_2_W32_1",
        "Multiplexer_AC_W8_1",
        "Mux_3x1_W8",
        "Exp_Operation_EW8",
        "Mux_3x1_W5",
        "Multiplexer_AC_W26_2",
        "LZD_SWR26_EWR5",
        "Mux_3x1_W1",
        "Multiplexer_AC_W8_0",
        "Multiplexer_AC_W23",
        "Tenth_Phase_W32_EW8_SW23",
        "Rotate_Mux_Array_SWR26_1",
        "shift_mux_array_SWR26_LEVEL0",
        "shift_mux_array_SWR26_LEVEL1",
        "shift_mux_array_SWR26_LEVEL2",
        "shift_mux_array_SWR26_LEVEL3",
        "shift_mux_array_SWR26_LEVEL4",
        "Multiplexer_AC_W1_9",
        "Rotate_Mux_Array_SWR26_0",
        "Mux_Array_SWR26_EWR5",
        "Add_Subt_SWR26_DW01_add_0",
        "Add_Subt_SWR26_DW01_sub_0",
        "FPU_Add_Subtract_Function_W32",
        "tb_Oper_Start_In",
        "INVXLTS",
        "AND3X2TS",
        "AND4X1TS",
        "AOI21X1TS",
        "AOI211X1TS",
        "AOI22X1TS",
        "AOI221X1TS",
        "AOI222XLTS",
        "AOI31X1TS",
        "AOI32X1TS",
        "AO22XLTS",
        "NAND2XLTS",
        "NAND3X8TS",
        "NAND4X1TS",
        "NAND2BX2TS",
        "NAND4BX1TS",
        "NAND4BBX1TS",
        "NOR2XLTS",
        "NOR3X1TS",
        "NOR4XLTS",
        "NOR2BX4TS",
        "NOR3BX1TS",
        "NOR4BX1TS",
        "OR2X2TS",
        "OAI21X1TS",
        "OAI211X1TS",
        "OAI22X1TS",
        "OAI222X1TS",
        "OAI31X1TS",
        "OAI32X1TS",
        "OAI33XLTS",
        "OAI2BB1X1TS",
        "OAI2BB2XLTS",
        "OA21XLTS",
        "XOR2XLTS",
        "XOR3XLTS",
        "XNOR2XLTS",
        "CLKBUFX2TS",
        "CLKAND2X3TS",
        "ADDFX1TS",
        "CMPR32X2TS",
        "DFFRXLTS",
        "DFFRHQX2TS"
    ],
    "CompileProcesses": [
        "cgproc.19952.json"
    ],
    "Misc": {
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/INIT_STAGE",
        "csrc": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/INIT_STAGE/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/INIT_STAGE/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.6"
    }
}