

================================================================
== Synthesis Summary Report of 'sssp_kernel_0'
================================================================
+ General Information: 
    * Date:           Mon Jul 10 16:45:56 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        prj
    * Solution:       sol (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-------------+--------------+---------+
    |                                Modules                                |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |    |             |              |         |
    |                                & Loops                                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|      FF     |      LUT     |   URAM  |
    +-----------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-------------+--------------+---------+
    |+ sssp_kernel_0                                                        |  Timing|  -0.30|        -|          -|         -|        -|     -|        no|  34 (~0%)|   -|  168443 (4%)|  633324 (36%)|  5 (~0%)|
    | + grp_sssp_kernel_0_Pipeline_VITIS_LOOP_54_1_fu_708                   |       -|   0.00|    12299|  4.099e+04|         -|    12299|     -|        no|         -|   -|   57970 (1%)|  217858 (12%)|        -|
    |  o VITIS_LOOP_54_1                                                    |      II|   2.43|    12297|  4.099e+04|       106|       96|   128|       yes|         -|   -|            -|             -|        -|
    | + grp_buffer_compute_1_fu_769                                         |  Timing|  -0.30|        -|          -|         -|        -|     -|        no|         -|   -|   3581 (~0%)|    7348 (~0%)|        -|
    |  + grp_PE_kernel_1_fu_522                                             |       -|   0.04|        -|          -|         -|        -|     -|        no|         -|   -|   3324 (~0%)|    1616 (~0%)|        -|
    |   + grp_PE_kernel_1_Pipeline_init_distances_fu_308                    |       -|   0.04|       35|    116.655|         -|       35|     -|        no|         -|   -|   1078 (~0%)|     102 (~0%)|        -|
    |    o init_distances                                                   |       -|   2.43|       33|    109.989|         3|        1|    32|       yes|         -|   -|            -|             -|        -|
    |   + grp_PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_347  |       -|   0.04|        -|          -|         -|        -|     -|        no|         -|   -|   2176 (~0%)|    1212 (~0%)|        -|
    |    o sssp_computation_VITIS_LOOP_33_1                                 |       -|   2.43|        -|          -|         4|        1|     -|       yes|         -|   -|            -|             -|        -|
    |   + grp_PE_kernel_1_Pipeline_write_distances_fu_425                   |       -|   1.08|       34|    113.322|         -|       34|     -|        no|         -|   -|      8 (~0%)|     198 (~0%)|        -|
    |    o write_distances                                                  |       -|   2.43|       32|    106.656|         1|        1|    32|       yes|         -|   -|            -|             -|        -|
    | + grp_sssp_kernel_0_Pipeline_VITIS_LOOP_70_1_fu_906                   |       -|   0.00|     4105|  1.368e+04|         -|     4105|     -|        no|         -|   -|  18576 (~0%)|    73066 (4%)|        -|
    |  o VITIS_LOOP_70_1                                                    |      II|   2.43|     4103|  1.368e+04|        40|       32|   128|       yes|         -|   -|            -|             -|        -|
    | + grp_sssp_kernel_0_Pipeline_VITIS_LOOP_54_15_fu_947                  |       -|   0.00|    12299|  4.099e+04|         -|    12299|     -|        no|         -|   -|   57970 (1%)|  217858 (12%)|        -|
    |  o VITIS_LOOP_54_1                                                    |      II|   2.43|    12297|  4.099e+04|       106|       96|   128|       yes|         -|   -|            -|             -|        -|
    | + grp_buffer_compute_fu_1008                                          |  Timing|  -0.30|        -|          -|         -|        -|     -|        no|         -|   -|   3588 (~0%)|    5759 (~0%)|        -|
    |  + grp_PE_kernel_fu_268                                               |       -|   0.04|        -|          -|         -|        -|     -|        no|         -|   -|   3331 (~0%)|    1635 (~0%)|        -|
    |   + grp_PE_kernel_Pipeline_init_distances_fu_316                      |       -|   0.04|       35|    116.655|         -|       35|     -|        no|         -|   -|   1078 (~0%)|     102 (~0%)|        -|
    |    o init_distances                                                   |       -|   2.43|       33|    109.989|         3|        1|    32|       yes|         -|   -|            -|             -|        -|
    |   + grp_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_355    |       -|   0.04|        -|          -|         -|        -|     -|        no|         -|   -|   2176 (~0%)|    1212 (~0%)|        -|
    |    o sssp_computation_VITIS_LOOP_33_1                                 |       -|   2.43|        -|          -|         4|        1|     -|       yes|         -|   -|            -|             -|        -|
    |   + grp_PE_kernel_Pipeline_write_distances_fu_433                     |       -|   0.04|       34|    113.322|         -|       34|     -|        no|         -|   -|      8 (~0%)|     217 (~0%)|        -|
    |    o write_distances                                                  |       -|   2.43|       32|    106.656|         1|        1|    32|       yes|         -|   -|            -|             -|        -|
    | + grp_sssp_kernel_0_Pipeline_VITIS_LOOP_70_16_fu_1018                 |       -|   0.00|     4113|  1.371e+04|         -|     4113|     -|        no|         -|   -|  19080 (~0%)|    94593 (5%)|        -|
    |  o VITIS_LOOP_70_1                                                    |      II|   2.43|     4111|  1.370e+04|        40|       32|   128|       yes|         -|   -|            -|             -|        -|
    | o VITIS_LOOP_106_1                                                    |       -|   2.43|        -|          -|     12302|        -|     -|        no|         -|   -|            -|             -|        -|
    +-----------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-------------+--------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 64           | 64           | 64          | 64          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| size      | ap_none | 32       |
| vertices  | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------+
| Argument   | Direction | Datatype      |
+------------+-----------+---------------+
| e_src      | inout     | ap_uint<512>* |
| e_dst      | inout     | ap_uint<512>* |
| out_degree | inout     | ap_uint<512>* |
| out_r      | inout     | ap_uint<512>* |
| size       | in        | int           |
| vertices   | in        | int           |
+------------+-----------+---------------+

* SW-to-HW Mapping
+------------+----------------------------+-----------+----------+-----------------------+
| Argument   | HW Name                    | HW Type   | HW Usage | HW Info               |
+------------+----------------------------+-----------+----------+-----------------------+
| e_src      | m_axi_gmem                 | interface |          |                       |
| e_src      | s_axi_control e_src_1      | register  | offset   | offset=0x10, range=32 |
| e_src      | s_axi_control e_src_2      | register  | offset   | offset=0x14, range=32 |
| e_dst      | m_axi_gmem                 | interface |          |                       |
| e_dst      | s_axi_control e_dst_1      | register  | offset   | offset=0x1c, range=32 |
| e_dst      | s_axi_control e_dst_2      | register  | offset   | offset=0x20, range=32 |
| out_degree | m_axi_gmem                 | interface |          |                       |
| out_degree | s_axi_control out_degree_1 | register  | offset   | offset=0x28, range=32 |
| out_degree | s_axi_control out_degree_2 | register  | offset   | offset=0x2c, range=32 |
| out_r      | m_axi_gmem                 | interface |          |                       |
| out_r      | s_axi_control out_r_1      | register  | offset   | offset=0x34, range=32 |
| out_r      | s_axi_control out_r_2      | register  | offset   | offset=0x38, range=32 |
| size       | size                       | port      |          |                       |
| vertices   | vertices                   | port      |          |                       |
+------------+----------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------+-----------------------+
| HW Interface | Variable   | Loop            | Problem                                                                                                           | Resolution | Location              |
+--------------+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------+-----------------------+
| m_axi_gmem   | out_r      | VITIS_LOOP_70_1 | Stride is incompatible                                                                                            | 214-230    | sssp_kernel.cpp:70:22 |
| m_axi_gmem   | out_r      | VITIS_LOOP_70_1 | Stride is incompatible                                                                                            | 214-230    | sssp_kernel.cpp:70:22 |
| m_axi_gmem   | out_r      |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:72:2  |
| m_axi_gmem   | out_degree |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:58:9  |
| m_axi_gmem   | e_dst      |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:57:9  |
| m_axi_gmem   | e_src      |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:56:2  |
| m_axi_gmem   | out_r      |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:72:2  |
| m_axi_gmem   | out_degree |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:58:9  |
| m_axi_gmem   | e_dst      |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:57:9  |
| m_axi_gmem   | e_src      |                 | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | sssp_kernel.cpp:56:2  |
+--------------+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+------------+-----------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

