
001_MQTT_Subscribe_Publish.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca08  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d38  0800cb98  0800cb98  0000db98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8d0  0800d8d0  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d8d0  0800d8d0  0000e8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8d8  0800d8d8  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8d8  0800d8d8  0000e8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8dc  0800d8dc  0000e8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d8e0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1d8  2**0
                  CONTENTS
 10 .bss          00011278  200001d8  200001d8  0000f1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20011450  20011450  0000f1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017bfd  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c8f  00000000  00000000  00026e05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f0  00000000  00000000  0002aa98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001035  00000000  00000000  0002bf88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024068  00000000  00000000  0002cfbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c685  00000000  00000000  00051025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d31e5  00000000  00000000  0006d6aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014088f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b34  00000000  00000000  001408d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  00147408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cb80 	.word	0x0800cb80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800cb80 	.word	0x0800cb80

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <dwt_init>:
#define DHT_PIN  GPIO_PIN_4

/* ==== DWT Delay ==== */

static void dwt_init(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <dwt_init+0x2c>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	4a08      	ldr	r2, [pc, #32]	@ (8000f00 <dwt_init+0x2c>)
 8000ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ee2:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8000ee4:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <dwt_init+0x30>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000eea:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <dwt_init+0x30>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a05      	ldr	r2, [pc, #20]	@ (8000f04 <dwt_init+0x30>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	6013      	str	r3, [r2, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000edf0 	.word	0xe000edf0
 8000f04:	e0001000 	.word	0xe0001000

08000f08 <delay_us>:

static void delay_us(uint32_t us)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000f10:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <delay_us+0x40>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000);
 8000f16:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <delay_us+0x44>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <delay_us+0x48>)
 8000f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f20:	0c9a      	lsrs	r2, r3, #18
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	fb02 f303 	mul.w	r3, r2, r3
 8000f28:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks);
 8000f2a:	bf00      	nop
 8000f2c:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <delay_us+0x40>)
 8000f2e:	685a      	ldr	r2, [r3, #4]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	68ba      	ldr	r2, [r7, #8]
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d8f8      	bhi.n	8000f2c <delay_us+0x24>
}
 8000f3a:	bf00      	nop
 8000f3c:	bf00      	nop
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	e0001000 	.word	0xe0001000
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	431bde83 	.word	0x431bde83

08000f54 <set_output>:

/* ==== GPIO Helpers ==== */

static void set_output(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000f68:	2310      	movs	r3, #16
 8000f6a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f74:	2302      	movs	r3, #2
 8000f76:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4803      	ldr	r0, [pc, #12]	@ (8000f8c <set_output+0x38>)
 8000f7e:	f002 f899 	bl	80030b4 <HAL_GPIO_Init>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40020000 	.word	0x40020000

08000f90 <set_input>:

static void set_input(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4803      	ldr	r0, [pc, #12]	@ (8000fc4 <set_input+0x34>)
 8000fb6:	f002 f87d 	bl	80030b4 <HAL_GPIO_Init>
}
 8000fba:	bf00      	nop
 8000fbc:	3718      	adds	r7, #24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40020000 	.word	0x40020000

08000fc8 <wait_for_state>:

static dht11_status_t wait_for_state(GPIO_PinState state, uint32_t timeout_us)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	71fb      	strb	r3, [r7, #7]
    uint32_t start = DWT->CYCCNT;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <wait_for_state+0x58>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = timeout_us * (SystemCoreClock / 1000000);
 8000fda:	4b12      	ldr	r3, [pc, #72]	@ (8001024 <wait_for_state+0x5c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a12      	ldr	r2, [pc, #72]	@ (8001028 <wait_for_state+0x60>)
 8000fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe4:	0c9a      	lsrs	r2, r3, #18
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	fb02 f303 	mul.w	r3, r2, r3
 8000fec:	60bb      	str	r3, [r7, #8]

    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) != state)
 8000fee:	e008      	b.n	8001002 <wait_for_state+0x3a>
    {
        if ((DWT->CYCCNT - start) > ticks)
 8000ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8001020 <wait_for_state+0x58>)
 8000ff2:	685a      	ldr	r2, [r3, #4]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	68ba      	ldr	r2, [r7, #8]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d201      	bcs.n	8001002 <wait_for_state+0x3a>
            return DHT11_TIMEOUT;
 8000ffe:	2302      	movs	r3, #2
 8001000:	e009      	b.n	8001016 <wait_for_state+0x4e>
    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) != state)
 8001002:	2110      	movs	r1, #16
 8001004:	4809      	ldr	r0, [pc, #36]	@ (800102c <wait_for_state+0x64>)
 8001006:	f002 faed 	bl	80035e4 <HAL_GPIO_ReadPin>
 800100a:	4603      	mov	r3, r0
 800100c:	461a      	mov	r2, r3
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	4293      	cmp	r3, r2
 8001012:	d1ed      	bne.n	8000ff0 <wait_for_state+0x28>
    }
    return DHT11_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	e0001000 	.word	0xe0001000
 8001024:	20000000 	.word	0x20000000
 8001028:	431bde83 	.word	0x431bde83
 800102c:	40020000 	.word	0x40020000

08001030 <dht11_init>:

/* ==== Public ==== */

void dht11_init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    dwt_init();
 8001034:	f7ff ff4e 	bl	8000ed4 <dwt_init>
    set_output();
 8001038:	f7ff ff8c 	bl	8000f54 <set_output>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 800103c:	2201      	movs	r2, #1
 800103e:	2110      	movs	r1, #16
 8001040:	4802      	ldr	r0, [pc, #8]	@ (800104c <dht11_init+0x1c>)
 8001042:	f002 fae7 	bl	8003614 <HAL_GPIO_WritePin>
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40020000 	.word	0x40020000

08001050 <dht11_read>:

dht11_status_t dht11_read(dht11_data_t *data)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    if (data == NULL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <dht11_read+0x12>
        return DHT11_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e09c      	b.n	800119c <dht11_read+0x14c>

    uint8_t buffer[5] = {0};
 8001062:	f107 030c 	add.w	r3, r7, #12
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	711a      	strb	r2, [r3, #4]

    /* Start signal */
    set_output();
 800106c:	f7ff ff72 	bl	8000f54 <set_output>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	2110      	movs	r1, #16
 8001074:	484b      	ldr	r0, [pc, #300]	@ (80011a4 <dht11_read+0x154>)
 8001076:	f002 facd 	bl	8003614 <HAL_GPIO_WritePin>
    delay_us(20000);      // >18ms
 800107a:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800107e:	f7ff ff43 	bl	8000f08 <delay_us>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2110      	movs	r1, #16
 8001086:	4847      	ldr	r0, [pc, #284]	@ (80011a4 <dht11_read+0x154>)
 8001088:	f002 fac4 	bl	8003614 <HAL_GPIO_WritePin>
    delay_us(30);
 800108c:	201e      	movs	r0, #30
 800108e:	f7ff ff3b 	bl	8000f08 <delay_us>
    set_input();
 8001092:	f7ff ff7d 	bl	8000f90 <set_input>

    /* Sensor response */
    if (wait_for_state(GPIO_PIN_RESET, 100) != DHT11_OK)
 8001096:	2164      	movs	r1, #100	@ 0x64
 8001098:	2000      	movs	r0, #0
 800109a:	f7ff ff95 	bl	8000fc8 <wait_for_state>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <dht11_read+0x58>
        return DHT11_TIMEOUT;
 80010a4:	2302      	movs	r3, #2
 80010a6:	e079      	b.n	800119c <dht11_read+0x14c>

    if (wait_for_state(GPIO_PIN_SET, 100) != DHT11_OK)
 80010a8:	2164      	movs	r1, #100	@ 0x64
 80010aa:	2001      	movs	r0, #1
 80010ac:	f7ff ff8c 	bl	8000fc8 <wait_for_state>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <dht11_read+0x6a>
        return DHT11_TIMEOUT;
 80010b6:	2302      	movs	r3, #2
 80010b8:	e070      	b.n	800119c <dht11_read+0x14c>

    if (wait_for_state(GPIO_PIN_RESET, 100) != DHT11_OK)
 80010ba:	2164      	movs	r1, #100	@ 0x64
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ff83 	bl	8000fc8 <wait_for_state>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <dht11_read+0x7c>
        return DHT11_TIMEOUT;
 80010c8:	2302      	movs	r3, #2
 80010ca:	e067      	b.n	800119c <dht11_read+0x14c>

    /* Read 40 bits */
    for (int i = 0; i < 40; i++)
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
 80010d0:	e04b      	b.n	800116a <dht11_read+0x11a>
    {
        if (wait_for_state(GPIO_PIN_SET, 70) != DHT11_OK)
 80010d2:	2146      	movs	r1, #70	@ 0x46
 80010d4:	2001      	movs	r0, #1
 80010d6:	f7ff ff77 	bl	8000fc8 <wait_for_state>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <dht11_read+0x94>
            return DHT11_TIMEOUT;
 80010e0:	2302      	movs	r3, #2
 80010e2:	e05b      	b.n	800119c <dht11_read+0x14c>

        uint32_t start = DWT->CYCCNT;
 80010e4:	4b30      	ldr	r3, [pc, #192]	@ (80011a8 <dht11_read+0x158>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	61bb      	str	r3, [r7, #24]

        if (wait_for_state(GPIO_PIN_RESET, 100) != DHT11_OK)
 80010ea:	2164      	movs	r1, #100	@ 0x64
 80010ec:	2000      	movs	r0, #0
 80010ee:	f7ff ff6b 	bl	8000fc8 <wait_for_state>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <dht11_read+0xac>
            return DHT11_TIMEOUT;
 80010f8:	2302      	movs	r3, #2
 80010fa:	e04f      	b.n	800119c <dht11_read+0x14c>

        uint32_t pulse_width = DWT->CYCCNT - start;
 80010fc:	4b2a      	ldr	r3, [pc, #168]	@ (80011a8 <dht11_read+0x158>)
 80010fe:	685a      	ldr	r2, [r3, #4]
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	617b      	str	r3, [r7, #20]

        buffer[i / 8] <<= 1;
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	2b00      	cmp	r3, #0
 800110a:	da00      	bge.n	800110e <dht11_read+0xbe>
 800110c:	3307      	adds	r3, #7
 800110e:	10db      	asrs	r3, r3, #3
 8001110:	f103 0220 	add.w	r2, r3, #32
 8001114:	443a      	add	r2, r7
 8001116:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800111a:	0052      	lsls	r2, r2, #1
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	3320      	adds	r3, #32
 8001120:	443b      	add	r3, r7
 8001122:	f803 2c14 	strb.w	r2, [r3, #-20]

        if (pulse_width > (SystemCoreClock / 1000000) * 40)
 8001126:	4b21      	ldr	r3, [pc, #132]	@ (80011ac <dht11_read+0x15c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a21      	ldr	r2, [pc, #132]	@ (80011b0 <dht11_read+0x160>)
 800112c:	fba2 2303 	umull	r2, r3, r2, r3
 8001130:	0c9a      	lsrs	r2, r3, #18
 8001132:	4613      	mov	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4413      	add	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	461a      	mov	r2, r3
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	4293      	cmp	r3, r2
 8001140:	d910      	bls.n	8001164 <dht11_read+0x114>
            buffer[i / 8] |= 1;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da00      	bge.n	800114a <dht11_read+0xfa>
 8001148:	3307      	adds	r3, #7
 800114a:	10db      	asrs	r3, r3, #3
 800114c:	f103 0220 	add.w	r2, r3, #32
 8001150:	443a      	add	r2, r7
 8001152:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8001156:	f042 0201 	orr.w	r2, r2, #1
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	3320      	adds	r3, #32
 800115e:	443b      	add	r3, r7
 8001160:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (int i = 0; i < 40; i++)
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	3301      	adds	r3, #1
 8001168:	61fb      	str	r3, [r7, #28]
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	2b27      	cmp	r3, #39	@ 0x27
 800116e:	ddb0      	ble.n	80010d2 <dht11_read+0x82>
    }

    /* Checksum */
    if ((uint8_t)(buffer[0] + buffer[1] + buffer[2] + buffer[3]) != buffer[4])
 8001170:	7b3a      	ldrb	r2, [r7, #12]
 8001172:	7b7b      	ldrb	r3, [r7, #13]
 8001174:	4413      	add	r3, r2
 8001176:	b2da      	uxtb	r2, r3
 8001178:	7bbb      	ldrb	r3, [r7, #14]
 800117a:	4413      	add	r3, r2
 800117c:	b2da      	uxtb	r2, r3
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	4413      	add	r3, r2
 8001182:	b2da      	uxtb	r2, r3
 8001184:	7c3b      	ldrb	r3, [r7, #16]
 8001186:	429a      	cmp	r2, r3
 8001188:	d001      	beq.n	800118e <dht11_read+0x13e>
        return DHT11_CHECKSUM_ERROR;
 800118a:	2303      	movs	r3, #3
 800118c:	e006      	b.n	800119c <dht11_read+0x14c>

    data->humidity = buffer[0];
 800118e:	7b3a      	ldrb	r2, [r7, #12]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	701a      	strb	r2, [r3, #0]
    data->temperature = buffer[2];
 8001194:	7bba      	ldrb	r2, [r7, #14]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	705a      	strb	r2, [r3, #1]

    return DHT11_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40020000 	.word	0x40020000
 80011a8:	e0001000 	.word	0xe0001000
 80011ac:	20000000 	.word	0x20000000
 80011b0:	431bde83 	.word	0x431bde83

080011b4 <mqtt_publish_task>:
QueueHandle_t mqtt_rx_queue;
/* USER CODE BEGIN PV */


void mqtt_publish_task(void *parameters)
{
 80011b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b6:	f5ad 7d21 	sub.w	sp, sp, #644	@ 0x284
 80011ba:	af04      	add	r7, sp, #16
 80011bc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80011c0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80011c4:	6018      	str	r0, [r3, #0]
    float temperature = 0.0f;
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
    uint8_t humidity = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
   mqtt_queue_item_t item = {
 80011d4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80011d8:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80011dc:	4618      	mov	r0, r3
 80011de:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 80011e2:	461a      	mov	r2, r3
 80011e4:	2100      	movs	r1, #0
 80011e6:	f009 fb67 	bl	800a8b8 <memset>
 80011ea:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80011ee:	f5a3 751a 	sub.w	r5, r3, #616	@ 0x268
 80011f2:	4a3a      	ldr	r2, [pc, #232]	@ (80012dc <mqtt_publish_task+0x128>)
 80011f4:	1c6b      	adds	r3, r5, #1
 80011f6:	6814      	ldr	r4, [r2, #0]
 80011f8:	6850      	ldr	r0, [r2, #4]
 80011fa:	6891      	ldr	r1, [r2, #8]
 80011fc:	68d6      	ldr	r6, [r2, #12]
 80011fe:	601c      	str	r4, [r3, #0]
 8001200:	6058      	str	r0, [r3, #4]
 8001202:	6099      	str	r1, [r3, #8]
 8001204:	60de      	str	r6, [r3, #12]
 8001206:	6914      	ldr	r4, [r2, #16]
 8001208:	6950      	ldr	r0, [r2, #20]
 800120a:	6991      	ldr	r1, [r2, #24]
 800120c:	611c      	str	r4, [r3, #16]
 800120e:	6158      	str	r0, [r3, #20]
 8001210:	6199      	str	r1, [r3, #24]
 8001212:	f105 031d 	add.w	r3, r5, #29
 8001216:	2234      	movs	r2, #52	@ 0x34
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f009 fb4c 	bl	800a8b8 <memset>
 8001220:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001224:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8001228:	221b      	movs	r2, #27
 800122a:	655a      	str	r2, [r3, #84]	@ 0x54
    };

    while (1)
    {
        // Read sensor via abstraction layer
        get_temperature_reading(&temperature);
 800122c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8001230:	4618      	mov	r0, r3
 8001232:	f000 fdfb 	bl	8001e2c <get_temperature_reading>
        get_humidity_reading(&humidity);
 8001236:	f207 2367 	addw	r3, r7, #615	@ 0x267
 800123a:	4618      	mov	r0, r3
 800123c:	f000 fe32 	bl	8001ea4 <get_humidity_reading>

     LogDebug(("Sensor Readings - Temperature: %.2f C, Humidity: %u%%",
                  temperature, humidity));

        // Format JSON payload
       size_t payload_len = snprintf((char*)item.payload,sizeof(item.payload),"{\"temp\": %.2f, \"humidity\": %u}",temperature,humidity);
 8001240:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff f97f 	bl	8000548 <__aeabi_f2d>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	f897 1267 	ldrb.w	r1, [r7, #615]	@ 0x267
 8001252:	460c      	mov	r4, r1
 8001254:	f107 0108 	add.w	r1, r7, #8
 8001258:	f101 0058 	add.w	r0, r1, #88	@ 0x58
 800125c:	9402      	str	r4, [sp, #8]
 800125e:	e9cd 2300 	strd	r2, r3, [sp]
 8001262:	4a1f      	ldr	r2, [pc, #124]	@ (80012e0 <mqtt_publish_task+0x12c>)
 8001264:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001268:	f009 f9ae 	bl	800a5c8 <sniprintf>
 800126c:	4603      	mov	r3, r0
 800126e:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
       item.payload_length = payload_len;
 8001272:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001276:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800127a:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800127e:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
      // post an item to the queue
      if (xQueueSend(mqtt_tx_queue, &item, portMAX_DELAY) == pdPASS) {
 8001282:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <mqtt_publish_task+0x130>)
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	f107 0108 	add.w	r1, r7, #8
 800128a:	2300      	movs	r3, #0
 800128c:	f04f 32ff 	mov.w	r2, #4294967295
 8001290:	f005 fb74 	bl	800697c <xQueueGenericSend>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d10d      	bne.n	80012b6 <mqtt_publish_task+0x102>
          LogInfo(("Queue MQTT publish: Topic='%s'.", SENSOR_DATA_TOPIC));
 800129a:	4a13      	ldr	r2, [pc, #76]	@ (80012e8 <mqtt_publish_task+0x134>)
 800129c:	2355      	movs	r3, #85	@ 0x55
 800129e:	4913      	ldr	r1, [pc, #76]	@ (80012ec <mqtt_publish_task+0x138>)
 80012a0:	4813      	ldr	r0, [pc, #76]	@ (80012f0 <mqtt_publish_task+0x13c>)
 80012a2:	f009 f921 	bl	800a4e8 <iprintf>
 80012a6:	490d      	ldr	r1, [pc, #52]	@ (80012dc <mqtt_publish_task+0x128>)
 80012a8:	4812      	ldr	r0, [pc, #72]	@ (80012f4 <mqtt_publish_task+0x140>)
 80012aa:	f009 f91d 	bl	800a4e8 <iprintf>
 80012ae:	4812      	ldr	r0, [pc, #72]	@ (80012f8 <mqtt_publish_task+0x144>)
 80012b0:	f009 f982 	bl	800a5b8 <puts>
 80012b4:	e00c      	b.n	80012d0 <mqtt_publish_task+0x11c>
      } else {
          LogError(("Failed to queue MQTT publish: Topic='%s'.", SENSOR_DATA_TOPIC));
 80012b6:	4a0c      	ldr	r2, [pc, #48]	@ (80012e8 <mqtt_publish_task+0x134>)
 80012b8:	2357      	movs	r3, #87	@ 0x57
 80012ba:	490c      	ldr	r1, [pc, #48]	@ (80012ec <mqtt_publish_task+0x138>)
 80012bc:	480f      	ldr	r0, [pc, #60]	@ (80012fc <mqtt_publish_task+0x148>)
 80012be:	f009 f913 	bl	800a4e8 <iprintf>
 80012c2:	4906      	ldr	r1, [pc, #24]	@ (80012dc <mqtt_publish_task+0x128>)
 80012c4:	480e      	ldr	r0, [pc, #56]	@ (8001300 <mqtt_publish_task+0x14c>)
 80012c6:	f009 f90f 	bl	800a4e8 <iprintf>
 80012ca:	480b      	ldr	r0, [pc, #44]	@ (80012f8 <mqtt_publish_task+0x144>)
 80012cc:	f009 f974 	bl	800a5b8 <puts>

    }
        vTaskDelay(pdMS_TO_TICKS(MQTT_PUBLISH_TIME_BETWEEN_MS));
 80012d0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80012d4:	f006 f886 	bl	80073e4 <vTaskDelay>
    {
 80012d8:	e7a8      	b.n	800122c <mqtt_publish_task+0x78>
 80012da:	bf00      	nop
 80012dc:	0800cbf0 	.word	0x0800cbf0
 80012e0:	0800cb98 	.word	0x0800cb98
 80012e4:	200002e4 	.word	0x200002e4
 80012e8:	0800cbc4 	.word	0x0800cbc4
 80012ec:	0800cbcc 	.word	0x0800cbcc
 80012f0:	0800cbd8 	.word	0x0800cbd8
 80012f4:	0800cc0c 	.word	0x0800cc0c
 80012f8:	0800cc2c 	.word	0x0800cc2c
 80012fc:	0800cc30 	.word	0x0800cc30
 8001300:	0800cc48 	.word	0x0800cc48

08001304 <mqtt_receive_task>:
   }
}

void mqtt_receive_task(void *parameters) {
 8001304:	b580      	push	{r7, lr}
 8001306:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 800130a:	af00      	add	r7, sp, #0
 800130c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001310:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001314:	6018      	str	r0, [r3, #0]

  mqtt_queue_item_t item = { 0 };
 8001316:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800131a:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 800131e:	4618      	mov	r0, r3
 8001320:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 8001324:	461a      	mov	r2, r3
 8001326:	2100      	movs	r1, #0
 8001328:	f009 fac6 	bl	800a8b8 <memset>

  while(1) {

    BaseType_t rc = xQueueReceive(mqtt_rx_queue, &item, portMAX_DELAY);
 800132c:	4b3c      	ldr	r3, [pc, #240]	@ (8001420 <mqtt_receive_task+0x11c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f107 010c 	add.w	r1, r7, #12
 8001334:	f04f 32ff 	mov.w	r2, #4294967295
 8001338:	4618      	mov	r0, r3
 800133a:	f005 fc21 	bl	8006b80 <xQueueReceive>
 800133e:	f8c7 026c 	str.w	r0, [r7, #620]	@ 0x26c

    configASSERT(rc == pdPASS);
 8001342:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8001346:	2b01      	cmp	r3, #1
 8001348:	d00c      	beq.n	8001364 <mqtt_receive_task+0x60>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800134a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800134e:	f383 8811 	msr	BASEPRI, r3
 8001352:	f3bf 8f6f 	isb	sy
 8001356:	f3bf 8f4f 	dsb	sy
 800135a:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800135e:	bf00      	nop
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <mqtt_receive_task+0x5c>

    // Check if both topic and payload contain valid data
    if (item.operation == MQTT_OPERATION_RECEIVE &&
 8001364:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001368:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d148      	bne.n	8001404 <mqtt_receive_task+0x100>
        item.topic_length   > 0 &&
 8001372:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001376:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 800137a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if (item.operation == MQTT_OPERATION_RECEIVE &&
 800137c:	2b00      	cmp	r3, #0
 800137e:	d041      	beq.n	8001404 <mqtt_receive_task+0x100>
        item.payload_length > 0) {
 8001380:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001384:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8001388:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
        item.topic_length   > 0 &&
 800138c:	2b00      	cmp	r3, #0
 800138e:	d039      	beq.n	8001404 <mqtt_receive_task+0x100>

      // Log the received message
      LogInfo(("\r\nReceived message:"));
 8001390:	4a24      	ldr	r2, [pc, #144]	@ (8001424 <mqtt_receive_task+0x120>)
 8001392:	236e      	movs	r3, #110	@ 0x6e
 8001394:	4924      	ldr	r1, [pc, #144]	@ (8001428 <mqtt_receive_task+0x124>)
 8001396:	4825      	ldr	r0, [pc, #148]	@ (800142c <mqtt_receive_task+0x128>)
 8001398:	f009 f8a6 	bl	800a4e8 <iprintf>
 800139c:	4824      	ldr	r0, [pc, #144]	@ (8001430 <mqtt_receive_task+0x12c>)
 800139e:	f009 f8a3 	bl	800a4e8 <iprintf>
 80013a2:	4824      	ldr	r0, [pc, #144]	@ (8001434 <mqtt_receive_task+0x130>)
 80013a4:	f009 f908 	bl	800a5b8 <puts>
      LogInfo(("Topic: %.*s", (int)item.topic_length, item.topic));
 80013a8:	4a1e      	ldr	r2, [pc, #120]	@ (8001424 <mqtt_receive_task+0x120>)
 80013aa:	236f      	movs	r3, #111	@ 0x6f
 80013ac:	491e      	ldr	r1, [pc, #120]	@ (8001428 <mqtt_receive_task+0x124>)
 80013ae:	481f      	ldr	r0, [pc, #124]	@ (800142c <mqtt_receive_task+0x128>)
 80013b0:	f009 f89a 	bl	800a4e8 <iprintf>
 80013b4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80013b8:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 80013bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013be:	4619      	mov	r1, r3
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	3301      	adds	r3, #1
 80013c6:	461a      	mov	r2, r3
 80013c8:	481b      	ldr	r0, [pc, #108]	@ (8001438 <mqtt_receive_task+0x134>)
 80013ca:	f009 f88d 	bl	800a4e8 <iprintf>
 80013ce:	4819      	ldr	r0, [pc, #100]	@ (8001434 <mqtt_receive_task+0x130>)
 80013d0:	f009 f8f2 	bl	800a5b8 <puts>
      LogInfo(("Message: %.*s", (int)item.payload_length, item.payload));
 80013d4:	4a13      	ldr	r2, [pc, #76]	@ (8001424 <mqtt_receive_task+0x120>)
 80013d6:	2370      	movs	r3, #112	@ 0x70
 80013d8:	4913      	ldr	r1, [pc, #76]	@ (8001428 <mqtt_receive_task+0x124>)
 80013da:	4814      	ldr	r0, [pc, #80]	@ (800142c <mqtt_receive_task+0x128>)
 80013dc:	f009 f884 	bl	800a4e8 <iprintf>
 80013e0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80013e4:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 80013e8:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80013ec:	4619      	mov	r1, r3
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	3358      	adds	r3, #88	@ 0x58
 80013f4:	461a      	mov	r2, r3
 80013f6:	4811      	ldr	r0, [pc, #68]	@ (800143c <mqtt_receive_task+0x138>)
 80013f8:	f009 f876 	bl	800a4e8 <iprintf>
 80013fc:	480d      	ldr	r0, [pc, #52]	@ (8001434 <mqtt_receive_task+0x130>)
 80013fe:	f009 f8db 	bl	800a5b8 <puts>
 8001402:	e00b      	b.n	800141c <mqtt_receive_task+0x118>
    } else {
    	LogInfo(("Faiil Receive"));
 8001404:	4a07      	ldr	r2, [pc, #28]	@ (8001424 <mqtt_receive_task+0x120>)
 8001406:	2372      	movs	r3, #114	@ 0x72
 8001408:	4907      	ldr	r1, [pc, #28]	@ (8001428 <mqtt_receive_task+0x124>)
 800140a:	4808      	ldr	r0, [pc, #32]	@ (800142c <mqtt_receive_task+0x128>)
 800140c:	f009 f86c 	bl	800a4e8 <iprintf>
 8001410:	480b      	ldr	r0, [pc, #44]	@ (8001440 <mqtt_receive_task+0x13c>)
 8001412:	f009 f869 	bl	800a4e8 <iprintf>
 8001416:	4807      	ldr	r0, [pc, #28]	@ (8001434 <mqtt_receive_task+0x130>)
 8001418:	f009 f8ce 	bl	800a5b8 <puts>
  while(1) {
 800141c:	e786      	b.n	800132c <mqtt_receive_task+0x28>
 800141e:	bf00      	nop
 8001420:	200002e8 	.word	0x200002e8
 8001424:	0800cbc4 	.word	0x0800cbc4
 8001428:	0800cbcc 	.word	0x0800cbcc
 800142c:	0800cbd8 	.word	0x0800cbd8
 8001430:	0800cc74 	.word	0x0800cc74
 8001434:	0800cc2c 	.word	0x0800cc2c
 8001438:	0800cc88 	.word	0x0800cc88
 800143c:	0800cc94 	.word	0x0800cc94
 8001440:	0800cca4 	.word	0x0800cca4

08001444 <at_cmd_handle_task>:
    }
  }
}

void at_cmd_handle_task(void *parameters) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	@ 0x28
 8001448:	af02      	add	r7, sp, #8
 800144a:	6078      	str	r0, [r7, #4]
  (void)parameters;

  static mqtt_queue_item_t item = { 0 };
  static mqtt_queue_item_t new_message = { 0 };

  mqtt_receive_t mqtt_data = { 0 };
 800144c:	f107 030c 	add.w	r3, r7, #12
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
  mqtt_status_t status = MQTT_ERROR;
 800145a:	2300      	movs	r3, #0
 800145c:	77fb      	strb	r3, [r7, #31]

  static char topic_buffer[MAX_MQTT_TOPIC_SIZE];
  static char payload_buffer[MAX_MQTT_PAYLOAD_SIZE];


  mqtt_data.p_payload = payload_buffer;
 800145e:	4b65      	ldr	r3, [pc, #404]	@ (80015f4 <at_cmd_handle_task+0x1b0>)
 8001460:	617b      	str	r3, [r7, #20]
  mqtt_data.p_topic = topic_buffer;
 8001462:	4b65      	ldr	r3, [pc, #404]	@ (80015f8 <at_cmd_handle_task+0x1b4>)
 8001464:	60fb      	str	r3, [r7, #12]
  mqtt_data.topic_length = sizeof(topic_buffer);
 8001466:	2350      	movs	r3, #80	@ 0x50
 8001468:	613b      	str	r3, [r7, #16]
  mqtt_data.payload_length = sizeof(payload_buffer);
 800146a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800146e:	61bb      	str	r3, [r7, #24]

  LogInfo(("at_cmd_handle_task started")); //test
 8001470:	4a62      	ldr	r2, [pc, #392]	@ (80015fc <at_cmd_handle_task+0x1b8>)
 8001472:	238a      	movs	r3, #138	@ 0x8a
 8001474:	4962      	ldr	r1, [pc, #392]	@ (8001600 <at_cmd_handle_task+0x1bc>)
 8001476:	4863      	ldr	r0, [pc, #396]	@ (8001604 <at_cmd_handle_task+0x1c0>)
 8001478:	f009 f836 	bl	800a4e8 <iprintf>
 800147c:	4862      	ldr	r0, [pc, #392]	@ (8001608 <at_cmd_handle_task+0x1c4>)
 800147e:	f009 f833 	bl	800a4e8 <iprintf>
 8001482:	4862      	ldr	r0, [pc, #392]	@ (800160c <at_cmd_handle_task+0x1c8>)
 8001484:	f009 f898 	bl	800a5b8 <puts>

  while(1) {
	   //test
    //1. De-queue MQTT TX queue
    if (xQueueReceive(mqtt_tx_queue, &item, 0) == pdPASS) {
 8001488:	4b61      	ldr	r3, [pc, #388]	@ (8001610 <at_cmd_handle_task+0x1cc>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2200      	movs	r2, #0
 800148e:	4961      	ldr	r1, [pc, #388]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 8001490:	4618      	mov	r0, r3
 8001492:	f005 fb75 	bl	8006b80 <xQueueReceive>
 8001496:	4603      	mov	r3, r0
 8001498:	2b01      	cmp	r3, #1
 800149a:	d13a      	bne.n	8001512 <at_cmd_handle_task+0xce>
    	//LogInfo(("Got item from TX queue")); //test

      if (item.operation == MQTT_OPERATION_PUBLISH) {
 800149c:	4b5d      	ldr	r3, [pc, #372]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d166      	bne.n	8001572 <at_cmd_handle_task+0x12e>
    	 // LogInfo(("Publishing: %.*s",
    	               //   (int)item.payload_length, (char*)item.payload));  // test

        //2. Send MQTT publish AT command using mqtt_publish() (check mqtt_helper.c)
        status = mqtt_publish(item.topic, item.topic_length,
 80014a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 80014a6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80014a8:	4b5a      	ldr	r3, [pc, #360]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 80014aa:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80014ae:	4a5a      	ldr	r2, [pc, #360]	@ (8001618 <at_cmd_handle_task+0x1d4>)
 80014b0:	485a      	ldr	r0, [pc, #360]	@ (800161c <at_cmd_handle_task+0x1d8>)
 80014b2:	f007 ff37 	bl	8009324 <mqtt_publish>
 80014b6:	4603      	mov	r3, r0
 80014b8:	77fb      	strb	r3, [r7, #31]
                              item.payload, item.payload_length);

        if (status == MQTT_SUCCESS) {
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d117      	bne.n	80014f0 <at_cmd_handle_task+0xac>
          LogInfo(("MQTT Publish successful: Topic='%.*s', Payload='%.*s'",
 80014c0:	4a4e      	ldr	r2, [pc, #312]	@ (80015fc <at_cmd_handle_task+0x1b8>)
 80014c2:	239b      	movs	r3, #155	@ 0x9b
 80014c4:	494e      	ldr	r1, [pc, #312]	@ (8001600 <at_cmd_handle_task+0x1bc>)
 80014c6:	484f      	ldr	r0, [pc, #316]	@ (8001604 <at_cmd_handle_task+0x1c0>)
 80014c8:	f009 f80e 	bl	800a4e8 <iprintf>
 80014cc:	4b51      	ldr	r3, [pc, #324]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 80014ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d0:	4619      	mov	r1, r3
 80014d2:	4b50      	ldr	r3, [pc, #320]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 80014d4:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80014d8:	461a      	mov	r2, r3
 80014da:	4b4f      	ldr	r3, [pc, #316]	@ (8001618 <at_cmd_handle_task+0x1d4>)
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4613      	mov	r3, r2
 80014e0:	4a4e      	ldr	r2, [pc, #312]	@ (800161c <at_cmd_handle_task+0x1d8>)
 80014e2:	484f      	ldr	r0, [pc, #316]	@ (8001620 <at_cmd_handle_task+0x1dc>)
 80014e4:	f009 f800 	bl	800a4e8 <iprintf>
 80014e8:	4848      	ldr	r0, [pc, #288]	@ (800160c <at_cmd_handle_task+0x1c8>)
 80014ea:	f009 f865 	bl	800a5b8 <puts>
 80014ee:	e040      	b.n	8001572 <at_cmd_handle_task+0x12e>
                   (int)item.topic_length, item.topic,
                   (int)item.payload_length, (char *)item.payload));
        } else  {
          LogError(("MQTT Publish failed: Topic='%.*s'",
 80014f0:	4a42      	ldr	r2, [pc, #264]	@ (80015fc <at_cmd_handle_task+0x1b8>)
 80014f2:	239f      	movs	r3, #159	@ 0x9f
 80014f4:	4942      	ldr	r1, [pc, #264]	@ (8001600 <at_cmd_handle_task+0x1bc>)
 80014f6:	484b      	ldr	r0, [pc, #300]	@ (8001624 <at_cmd_handle_task+0x1e0>)
 80014f8:	f008 fff6 	bl	800a4e8 <iprintf>
 80014fc:	4b45      	ldr	r3, [pc, #276]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 80014fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001500:	4a46      	ldr	r2, [pc, #280]	@ (800161c <at_cmd_handle_task+0x1d8>)
 8001502:	4619      	mov	r1, r3
 8001504:	4848      	ldr	r0, [pc, #288]	@ (8001628 <at_cmd_handle_task+0x1e4>)
 8001506:	f008 ffef 	bl	800a4e8 <iprintf>
 800150a:	4840      	ldr	r0, [pc, #256]	@ (800160c <at_cmd_handle_task+0x1c8>)
 800150c:	f009 f854 	bl	800a5b8 <puts>
 8001510:	e02f      	b.n	8001572 <at_cmd_handle_task+0x12e>
                    (int)item.topic_length, item.topic));
        }

      }
    }
      else if (item.operation == MQTT_OPERATION_SUBSCRIBE) {
 8001512:	4b40      	ldr	r3, [pc, #256]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d12b      	bne.n	8001572 <at_cmd_handle_task+0x12e>

        //2. Send MQTT subscribe AT command using mqtt_subscribe() (check mqtt_helper.c)
        status = mqtt_subscribe(item.topic, item.topic_length);
 800151a:	4b3e      	ldr	r3, [pc, #248]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 800151c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800151e:	4619      	mov	r1, r3
 8001520:	483e      	ldr	r0, [pc, #248]	@ (800161c <at_cmd_handle_task+0x1d8>)
 8001522:	f007 ff40 	bl	80093a6 <mqtt_subscribe>
 8001526:	4603      	mov	r3, r0
 8001528:	77fb      	strb	r3, [r7, #31]
        if (status == MQTT_SUCCESS) {
 800152a:	7ffb      	ldrb	r3, [r7, #31]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d110      	bne.n	8001552 <at_cmd_handle_task+0x10e>
            LogInfo(("MQTT Subscribe successful: Topic='%.*s'",
 8001530:	4a32      	ldr	r2, [pc, #200]	@ (80015fc <at_cmd_handle_task+0x1b8>)
 8001532:	23aa      	movs	r3, #170	@ 0xaa
 8001534:	4932      	ldr	r1, [pc, #200]	@ (8001600 <at_cmd_handle_task+0x1bc>)
 8001536:	4833      	ldr	r0, [pc, #204]	@ (8001604 <at_cmd_handle_task+0x1c0>)
 8001538:	f008 ffd6 	bl	800a4e8 <iprintf>
 800153c:	4b35      	ldr	r3, [pc, #212]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 800153e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001540:	4a36      	ldr	r2, [pc, #216]	@ (800161c <at_cmd_handle_task+0x1d8>)
 8001542:	4619      	mov	r1, r3
 8001544:	4839      	ldr	r0, [pc, #228]	@ (800162c <at_cmd_handle_task+0x1e8>)
 8001546:	f008 ffcf 	bl	800a4e8 <iprintf>
 800154a:	4830      	ldr	r0, [pc, #192]	@ (800160c <at_cmd_handle_task+0x1c8>)
 800154c:	f009 f834 	bl	800a5b8 <puts>
 8001550:	e00f      	b.n	8001572 <at_cmd_handle_task+0x12e>
                     (int)item.topic_length, item.topic));
        } else {
            LogError(("MQTT Subscribe failed: Topic='%.*s'",
 8001552:	4a2a      	ldr	r2, [pc, #168]	@ (80015fc <at_cmd_handle_task+0x1b8>)
 8001554:	23ad      	movs	r3, #173	@ 0xad
 8001556:	492a      	ldr	r1, [pc, #168]	@ (8001600 <at_cmd_handle_task+0x1bc>)
 8001558:	4832      	ldr	r0, [pc, #200]	@ (8001624 <at_cmd_handle_task+0x1e0>)
 800155a:	f008 ffc5 	bl	800a4e8 <iprintf>
 800155e:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <at_cmd_handle_task+0x1d0>)
 8001560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001562:	4a2e      	ldr	r2, [pc, #184]	@ (800161c <at_cmd_handle_task+0x1d8>)
 8001564:	4619      	mov	r1, r3
 8001566:	4832      	ldr	r0, [pc, #200]	@ (8001630 <at_cmd_handle_task+0x1ec>)
 8001568:	f008 ffbe 	bl	800a4e8 <iprintf>
 800156c:	4827      	ldr	r0, [pc, #156]	@ (800160c <at_cmd_handle_task+0x1c8>)
 800156e:	f009 f823 	bl	800a5b8 <puts>
                      (int)item.topic_length, item.topic));
        }
      }

    //3. Check for incoming MQTT data (check esp32_recv_mqtt_data() in esp32_at.c)
    esp32_status_t rx_status = esp32_recv_mqtt_data(&mqtt_data);
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	4618      	mov	r0, r3
 8001578:	f004 fd08 	bl	8005f8c <esp32_recv_mqtt_data>
 800157c:	4603      	mov	r3, r0
 800157e:	77bb      	strb	r3, [r7, #30]

    if (rx_status != ESP32_ERROR && mqtt_data.payload_length > 0) {
 8001580:	7fbb      	ldrb	r3, [r7, #30]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d080      	beq.n	8001488 <at_cmd_handle_task+0x44>
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	2b00      	cmp	r3, #0
 800158a:	f43f af7d 	beq.w	8001488 <at_cmd_handle_task+0x44>
      new_message.operation = MQTT_OPERATION_RECEIVE;
 800158e:	4b29      	ldr	r3, [pc, #164]	@ (8001634 <at_cmd_handle_task+0x1f0>)
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]
      new_message.payload_length = mqtt_data.payload_length;
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	4a27      	ldr	r2, [pc, #156]	@ (8001634 <at_cmd_handle_task+0x1f0>)
 8001598:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258
      new_message.topic_length = mqtt_data.topic_length;
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	4a25      	ldr	r2, [pc, #148]	@ (8001634 <at_cmd_handle_task+0x1f0>)
 80015a0:	6553      	str	r3, [r2, #84]	@ 0x54
      memcpy(new_message.payload, mqtt_data.p_payload, mqtt_data.payload_length);
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4619      	mov	r1, r3
 80015a8:	4823      	ldr	r0, [pc, #140]	@ (8001638 <at_cmd_handle_task+0x1f4>)
 80015aa:	f009 fa2a 	bl	800aa02 <memcpy>
      memcpy(new_message.topic, mqtt_data.p_topic, mqtt_data.topic_length);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	693a      	ldr	r2, [r7, #16]
 80015b2:	4619      	mov	r1, r3
 80015b4:	4821      	ldr	r0, [pc, #132]	@ (800163c <at_cmd_handle_task+0x1f8>)
 80015b6:	f009 fa24 	bl	800aa02 <memcpy>

      if (xQueueSend(mqtt_rx_queue, &new_message, 0) == pdPASS) {
 80015ba:	4b21      	ldr	r3, [pc, #132]	@ (8001640 <at_cmd_handle_task+0x1fc>)
 80015bc:	6818      	ldr	r0, [r3, #0]
 80015be:	2300      	movs	r3, #0
 80015c0:	2200      	movs	r2, #0
 80015c2:	491c      	ldr	r1, [pc, #112]	@ (8001634 <at_cmd_handle_task+0x1f0>)
 80015c4:	f005 f9da 	bl	800697c <xQueueGenericSend>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	f47f af5c 	bne.w	8001488 <at_cmd_handle_task+0x44>
          LogInfo(("Queued MQTT receive: Topic='%.*s'",
 80015d0:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <at_cmd_handle_task+0x1b8>)
 80015d2:	23bd      	movs	r3, #189	@ 0xbd
 80015d4:	490a      	ldr	r1, [pc, #40]	@ (8001600 <at_cmd_handle_task+0x1bc>)
 80015d6:	480b      	ldr	r0, [pc, #44]	@ (8001604 <at_cmd_handle_task+0x1c0>)
 80015d8:	f008 ff86 	bl	800a4e8 <iprintf>
 80015dc:	4b15      	ldr	r3, [pc, #84]	@ (8001634 <at_cmd_handle_task+0x1f0>)
 80015de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015e0:	4a16      	ldr	r2, [pc, #88]	@ (800163c <at_cmd_handle_task+0x1f8>)
 80015e2:	4619      	mov	r1, r3
 80015e4:	4817      	ldr	r0, [pc, #92]	@ (8001644 <at_cmd_handle_task+0x200>)
 80015e6:	f008 ff7f 	bl	800a4e8 <iprintf>
 80015ea:	4808      	ldr	r0, [pc, #32]	@ (800160c <at_cmd_handle_task+0x1c8>)
 80015ec:	f008 ffe4 	bl	800a5b8 <puts>
  while(1) {
 80015f0:	e74a      	b.n	8001488 <at_cmd_handle_task+0x44>
 80015f2:	bf00      	nop
 80015f4:	200002ec 	.word	0x200002ec
 80015f8:	200004ec 	.word	0x200004ec
 80015fc:	0800cbc4 	.word	0x0800cbc4
 8001600:	0800cbcc 	.word	0x0800cbcc
 8001604:	0800cbd8 	.word	0x0800cbd8
 8001608:	0800ccb4 	.word	0x0800ccb4
 800160c:	0800cc2c 	.word	0x0800cc2c
 8001610:	200002e4 	.word	0x200002e4
 8001614:	2000053c 	.word	0x2000053c
 8001618:	20000594 	.word	0x20000594
 800161c:	2000053d 	.word	0x2000053d
 8001620:	0800ccd0 	.word	0x0800ccd0
 8001624:	0800cc30 	.word	0x0800cc30
 8001628:	0800cd08 	.word	0x0800cd08
 800162c:	0800cd2c 	.word	0x0800cd2c
 8001630:	0800cd54 	.word	0x0800cd54
 8001634:	20000798 	.word	0x20000798
 8001638:	200007f0 	.word	0x200007f0
 800163c:	20000799 	.word	0x20000799
 8001640:	200002e8 	.word	0x200002e8
 8001644:	0800cd78 	.word	0x0800cd78

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164a:	b091      	sub	sp, #68	@ 0x44
 800164c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800164e:	f000 ff57 	bl	8002500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001652:	f000 fa2d 	bl	8001ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001656:	f000 fb09 	bl	8001c6c <MX_GPIO_Init>
  MX_DMA_Init();
 800165a:	f000 fae7 	bl	8001c2c <MX_DMA_Init>
  MX_UART5_Init();
 800165e:	f000 fabb 	bl	8001bd8 <MX_UART5_Init>
  MX_UART4_Init();
 8001662:	f000 fa8f 	bl	8001b84 <MX_UART4_Init>
  dht11_init();
 8001666:	f7ff fce3 	bl	8001030 <dht11_init>
  init_temperature_humidity_sensor();
 800166a:	f000 fba9 	bl	8001dc0 <init_temperature_humidity_sensor>



  /* USER CODE BEGIN 2 */
  /* Step 1: Initialize ESP32 AT module */
    LogInfo(("Initializing ESP32 AT module...\r\n"));
 800166e:	4aac      	ldr	r2, [pc, #688]	@ (8001920 <main+0x2d8>)
 8001670:	23fd      	movs	r3, #253	@ 0xfd
 8001672:	49ac      	ldr	r1, [pc, #688]	@ (8001924 <main+0x2dc>)
 8001674:	48ac      	ldr	r0, [pc, #688]	@ (8001928 <main+0x2e0>)
 8001676:	f008 ff37 	bl	800a4e8 <iprintf>
 800167a:	48ac      	ldr	r0, [pc, #688]	@ (800192c <main+0x2e4>)
 800167c:	f008 ff9c 	bl	800a5b8 <puts>
 8001680:	48ab      	ldr	r0, [pc, #684]	@ (8001930 <main+0x2e8>)
 8001682:	f008 ff99 	bl	800a5b8 <puts>
    if (esp32_init() != ESP32_OK) {
 8001686:	f004 f9e7 	bl	8005a58 <esp32_init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d00d      	beq.n	80016ac <main+0x64>
       LogError(("Failed to initialize ESP32 AT module.\r\n"));
 8001690:	4aa3      	ldr	r2, [pc, #652]	@ (8001920 <main+0x2d8>)
 8001692:	23ff      	movs	r3, #255	@ 0xff
 8001694:	49a3      	ldr	r1, [pc, #652]	@ (8001924 <main+0x2dc>)
 8001696:	48a7      	ldr	r0, [pc, #668]	@ (8001934 <main+0x2ec>)
 8001698:	f008 ff26 	bl	800a4e8 <iprintf>
 800169c:	48a6      	ldr	r0, [pc, #664]	@ (8001938 <main+0x2f0>)
 800169e:	f008 ff8b 	bl	800a5b8 <puts>
 80016a2:	48a3      	ldr	r0, [pc, #652]	@ (8001930 <main+0x2e8>)
 80016a4:	f008 ff88 	bl	800a5b8 <puts>
        Error_Handler();
 80016a8:	f000 fb42 	bl	8001d30 <Error_Handler>
   }
    LogInfo(("ESP32 AT module initialized successfully.\r\n"));
 80016ac:	4a9c      	ldr	r2, [pc, #624]	@ (8001920 <main+0x2d8>)
 80016ae:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80016b2:	499c      	ldr	r1, [pc, #624]	@ (8001924 <main+0x2dc>)
 80016b4:	489c      	ldr	r0, [pc, #624]	@ (8001928 <main+0x2e0>)
 80016b6:	f008 ff17 	bl	800a4e8 <iprintf>
 80016ba:	48a0      	ldr	r0, [pc, #640]	@ (800193c <main+0x2f4>)
 80016bc:	f008 ff7c 	bl	800a5b8 <puts>
 80016c0:	489b      	ldr	r0, [pc, #620]	@ (8001930 <main+0x2e8>)
 80016c2:	f008 ff79 	bl	800a5b8 <puts>

   /*Step 2: Connect to Wi-Fi network */
    LogInfo(("Joining Access Point: '%s'...", WIFI_SSID));
 80016c6:	4a96      	ldr	r2, [pc, #600]	@ (8001920 <main+0x2d8>)
 80016c8:	f240 1305 	movw	r3, #261	@ 0x105
 80016cc:	4995      	ldr	r1, [pc, #596]	@ (8001924 <main+0x2dc>)
 80016ce:	4896      	ldr	r0, [pc, #600]	@ (8001928 <main+0x2e0>)
 80016d0:	f008 ff0a 	bl	800a4e8 <iprintf>
 80016d4:	499a      	ldr	r1, [pc, #616]	@ (8001940 <main+0x2f8>)
 80016d6:	489b      	ldr	r0, [pc, #620]	@ (8001944 <main+0x2fc>)
 80016d8:	f008 ff06 	bl	800a4e8 <iprintf>
 80016dc:	4894      	ldr	r0, [pc, #592]	@ (8001930 <main+0x2e8>)
 80016de:	f008 ff6b 	bl	800a5b8 <puts>
    /* Keep attemping to connect to the specified accesss point until
     * successful */
    while (esp32_join_ap((uint8_t *)WIFI_SSID,
 80016e2:	e00d      	b.n	8001700 <main+0xb8>
                                 (uint8_t *)WIFI_PASSWORD) != ESP32_OK) {
        LogInfo(("Retrying to join Access Point: %s", WIFI_SSID));
 80016e4:	4a8e      	ldr	r2, [pc, #568]	@ (8001920 <main+0x2d8>)
 80016e6:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 80016ea:	498e      	ldr	r1, [pc, #568]	@ (8001924 <main+0x2dc>)
 80016ec:	488e      	ldr	r0, [pc, #568]	@ (8001928 <main+0x2e0>)
 80016ee:	f008 fefb 	bl	800a4e8 <iprintf>
 80016f2:	4993      	ldr	r1, [pc, #588]	@ (8001940 <main+0x2f8>)
 80016f4:	4894      	ldr	r0, [pc, #592]	@ (8001948 <main+0x300>)
 80016f6:	f008 fef7 	bl	800a4e8 <iprintf>
 80016fa:	488d      	ldr	r0, [pc, #564]	@ (8001930 <main+0x2e8>)
 80016fc:	f008 ff5c 	bl	800a5b8 <puts>
    while (esp32_join_ap((uint8_t *)WIFI_SSID,
 8001700:	4992      	ldr	r1, [pc, #584]	@ (800194c <main+0x304>)
 8001702:	488f      	ldr	r0, [pc, #572]	@ (8001940 <main+0x2f8>)
 8001704:	f004 f9f6 	bl	8005af4 <esp32_join_ap>
 8001708:	4603      	mov	r3, r0
                                 (uint8_t *)WIFI_PASSWORD) != ESP32_OK) {
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1ea      	bne.n	80016e4 <main+0x9c>
                                }
    LogInfo(("Successfully joined Access Point: %s", WIFI_SSID));
 800170e:	4a84      	ldr	r2, [pc, #528]	@ (8001920 <main+0x2d8>)
 8001710:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8001714:	4983      	ldr	r1, [pc, #524]	@ (8001924 <main+0x2dc>)
 8001716:	4884      	ldr	r0, [pc, #528]	@ (8001928 <main+0x2e0>)
 8001718:	f008 fee6 	bl	800a4e8 <iprintf>
 800171c:	4988      	ldr	r1, [pc, #544]	@ (8001940 <main+0x2f8>)
 800171e:	488c      	ldr	r0, [pc, #560]	@ (8001950 <main+0x308>)
 8001720:	f008 fee2 	bl	800a4e8 <iprintf>
 8001724:	4882      	ldr	r0, [pc, #520]	@ (8001930 <main+0x2e8>)
 8001726:	f008 ff47 	bl	800a5b8 <puts>

    /* Step 3: Configure SNTP for time synchronization */
    /* Configure simple NetWork Time Protocol*/
     if (esp32_config_sntp(UTC_OFFSET) != ESP32_OK) {
 800172a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800172e:	f004 fa0d 	bl	8005b4c <esp32_config_sntp>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d00e      	beq.n	8001756 <main+0x10e>
         LogError(("Failed to configure SNTP."));
 8001738:	4a79      	ldr	r2, [pc, #484]	@ (8001920 <main+0x2d8>)
 800173a:	f240 1311 	movw	r3, #273	@ 0x111
 800173e:	4979      	ldr	r1, [pc, #484]	@ (8001924 <main+0x2dc>)
 8001740:	487c      	ldr	r0, [pc, #496]	@ (8001934 <main+0x2ec>)
 8001742:	f008 fed1 	bl	800a4e8 <iprintf>
 8001746:	4883      	ldr	r0, [pc, #524]	@ (8001954 <main+0x30c>)
 8001748:	f008 fece 	bl	800a4e8 <iprintf>
 800174c:	4878      	ldr	r0, [pc, #480]	@ (8001930 <main+0x2e8>)
 800174e:	f008 ff33 	bl	800a5b8 <puts>
         Error_Handler();
 8001752:	f000 faed 	bl	8001d30 <Error_Handler>
        }

        /* Retrieve the current time from SNTP */
        sntp_time_t sntp_time;
        if (esp32_get_sntp_time(&sntp_time) != ESP32_OK) {
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	4618      	mov	r0, r3
 800175a:	f004 fa2b 	bl	8005bb4 <esp32_get_sntp_time>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00e      	beq.n	8001782 <main+0x13a>
           LogError(("Failed to retrieve current time from SNTP."));
 8001764:	4a6e      	ldr	r2, [pc, #440]	@ (8001920 <main+0x2d8>)
 8001766:	f44f 738c 	mov.w	r3, #280	@ 0x118
 800176a:	496e      	ldr	r1, [pc, #440]	@ (8001924 <main+0x2dc>)
 800176c:	4871      	ldr	r0, [pc, #452]	@ (8001934 <main+0x2ec>)
 800176e:	f008 febb 	bl	800a4e8 <iprintf>
 8001772:	4879      	ldr	r0, [pc, #484]	@ (8001958 <main+0x310>)
 8001774:	f008 feb8 	bl	800a4e8 <iprintf>
 8001778:	486d      	ldr	r0, [pc, #436]	@ (8001930 <main+0x2e8>)
 800177a:	f008 ff1d 	bl	800a5b8 <puts>
            Error_Handler();
 800177e:	f000 fad7 	bl	8001d30 <Error_Handler>
        }
        LogInfo(("Current time: %s %s %02d %04d %02d:%02d:%02d",
 8001782:	4a67      	ldr	r2, [pc, #412]	@ (8001920 <main+0x2d8>)
 8001784:	f240 131b 	movw	r3, #283	@ 0x11b
 8001788:	4966      	ldr	r1, [pc, #408]	@ (8001924 <main+0x2dc>)
 800178a:	4867      	ldr	r0, [pc, #412]	@ (8001928 <main+0x2e0>)
 800178c:	f008 feac 	bl	800a4e8 <iprintf>
 8001790:	68fe      	ldr	r6, [r7, #12]
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	69b9      	ldr	r1, [r7, #24]
 8001798:	69f8      	ldr	r0, [r7, #28]
 800179a:	1d3c      	adds	r4, r7, #4
 800179c:	1d25      	adds	r5, r4, #4
 800179e:	1d3c      	adds	r4, r7, #4
 80017a0:	9003      	str	r0, [sp, #12]
 80017a2:	9102      	str	r1, [sp, #8]
 80017a4:	9201      	str	r2, [sp, #4]
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	4633      	mov	r3, r6
 80017aa:	462a      	mov	r2, r5
 80017ac:	4621      	mov	r1, r4
 80017ae:	486b      	ldr	r0, [pc, #428]	@ (800195c <main+0x314>)
 80017b0:	f008 fe9a 	bl	800a4e8 <iprintf>
 80017b4:	485e      	ldr	r0, [pc, #376]	@ (8001930 <main+0x2e8>)
 80017b6:	f008 feff 	bl	800a5b8 <puts>
                sntp_time.hour,
               sntp_time.min,
               sntp_time.sec));

      /* Step 4 Configure the MQTT client and Step 5: Establish MQTT connection */
     LogInfo(("Connecting to MQTT broker at %s:%d...", MQTT_BROKER, MQTT_PORT));
 80017ba:	4a59      	ldr	r2, [pc, #356]	@ (8001920 <main+0x2d8>)
 80017bc:	f240 1325 	movw	r3, #293	@ 0x125
 80017c0:	4958      	ldr	r1, [pc, #352]	@ (8001924 <main+0x2dc>)
 80017c2:	4859      	ldr	r0, [pc, #356]	@ (8001928 <main+0x2e0>)
 80017c4:	f008 fe90 	bl	800a4e8 <iprintf>
 80017c8:	f242 22b3 	movw	r2, #8883	@ 0x22b3
 80017cc:	4964      	ldr	r1, [pc, #400]	@ (8001960 <main+0x318>)
 80017ce:	4865      	ldr	r0, [pc, #404]	@ (8001964 <main+0x31c>)
 80017d0:	f008 fe8a 	bl	800a4e8 <iprintf>
 80017d4:	4856      	ldr	r0, [pc, #344]	@ (8001930 <main+0x2e8>)
 80017d6:	f008 feef 	bl	800a5b8 <puts>
      if (mqtt_connect(CLIENT_ID, MQTT_BROKER, MQTT_PORT) != MQTT_SUCCESS) {
 80017da:	f242 22b3 	movw	r2, #8883	@ 0x22b3
 80017de:	4960      	ldr	r1, [pc, #384]	@ (8001960 <main+0x318>)
 80017e0:	4861      	ldr	r0, [pc, #388]	@ (8001968 <main+0x320>)
 80017e2:	f007 fd2b 	bl	800923c <mqtt_connect>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d00e      	beq.n	800180a <main+0x1c2>
          LogError(("Failed to connect to MQTT broker."));
 80017ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001920 <main+0x2d8>)
 80017ee:	f240 1327 	movw	r3, #295	@ 0x127
 80017f2:	494c      	ldr	r1, [pc, #304]	@ (8001924 <main+0x2dc>)
 80017f4:	484f      	ldr	r0, [pc, #316]	@ (8001934 <main+0x2ec>)
 80017f6:	f008 fe77 	bl	800a4e8 <iprintf>
 80017fa:	485c      	ldr	r0, [pc, #368]	@ (800196c <main+0x324>)
 80017fc:	f008 fe74 	bl	800a4e8 <iprintf>
 8001800:	484b      	ldr	r0, [pc, #300]	@ (8001930 <main+0x2e8>)
 8001802:	f008 fed9 	bl	800a5b8 <puts>
          Error_Handler();
 8001806:	f000 fa93 	bl	8001d30 <Error_Handler>
     }
     LogInfo(("Successfully connected to MQTT broker."));
 800180a:	4a45      	ldr	r2, [pc, #276]	@ (8001920 <main+0x2d8>)
 800180c:	f44f 7395 	mov.w	r3, #298	@ 0x12a
 8001810:	4944      	ldr	r1, [pc, #272]	@ (8001924 <main+0x2dc>)
 8001812:	4845      	ldr	r0, [pc, #276]	@ (8001928 <main+0x2e0>)
 8001814:	f008 fe68 	bl	800a4e8 <iprintf>
 8001818:	4855      	ldr	r0, [pc, #340]	@ (8001970 <main+0x328>)
 800181a:	f008 fe65 	bl	800a4e8 <iprintf>
 800181e:	4844      	ldr	r0, [pc, #272]	@ (8001930 <main+0x2e8>)
 8001820:	f008 feca 	bl	800a5b8 <puts>

     LogInfo(("Subscribing to topic: %s", SENSOR_DATA_TOPIC));
 8001824:	4a3e      	ldr	r2, [pc, #248]	@ (8001920 <main+0x2d8>)
 8001826:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800182a:	493e      	ldr	r1, [pc, #248]	@ (8001924 <main+0x2dc>)
 800182c:	483e      	ldr	r0, [pc, #248]	@ (8001928 <main+0x2e0>)
 800182e:	f008 fe5b 	bl	800a4e8 <iprintf>
 8001832:	4950      	ldr	r1, [pc, #320]	@ (8001974 <main+0x32c>)
 8001834:	4850      	ldr	r0, [pc, #320]	@ (8001978 <main+0x330>)
 8001836:	f008 fe57 	bl	800a4e8 <iprintf>
 800183a:	483d      	ldr	r0, [pc, #244]	@ (8001930 <main+0x2e8>)
 800183c:	f008 febc 	bl	800a5b8 <puts>
       if (mqtt_subscribe(SENSOR_DATA_TOPIC, strlen(SENSOR_DATA_TOPIC)) != MQTT_SUCCESS) {
 8001840:	211b      	movs	r1, #27
 8001842:	484c      	ldr	r0, [pc, #304]	@ (8001974 <main+0x32c>)
 8001844:	f007 fdaf 	bl	80093a6 <mqtt_subscribe>
 8001848:	4603      	mov	r3, r0
 800184a:	2b01      	cmp	r3, #1
 800184c:	d00f      	beq.n	800186e <main+0x226>
         LogError(("Subscription to topic '%s' failed.", SENSOR_DATA_TOPIC));
 800184e:	4a34      	ldr	r2, [pc, #208]	@ (8001920 <main+0x2d8>)
 8001850:	f44f 7397 	mov.w	r3, #302	@ 0x12e
 8001854:	4933      	ldr	r1, [pc, #204]	@ (8001924 <main+0x2dc>)
 8001856:	4837      	ldr	r0, [pc, #220]	@ (8001934 <main+0x2ec>)
 8001858:	f008 fe46 	bl	800a4e8 <iprintf>
 800185c:	4945      	ldr	r1, [pc, #276]	@ (8001974 <main+0x32c>)
 800185e:	4847      	ldr	r0, [pc, #284]	@ (800197c <main+0x334>)
 8001860:	f008 fe42 	bl	800a4e8 <iprintf>
 8001864:	4832      	ldr	r0, [pc, #200]	@ (8001930 <main+0x2e8>)
 8001866:	f008 fea7 	bl	800a5b8 <puts>
         Error_Handler();
 800186a:	f000 fa61 	bl	8001d30 <Error_Handler>
       }
       LogInfo(("Successfully Subscribed to topic: %s", SENSOR_DATA_TOPIC));
 800186e:	4a2c      	ldr	r2, [pc, #176]	@ (8001920 <main+0x2d8>)
 8001870:	f240 1331 	movw	r3, #305	@ 0x131
 8001874:	492b      	ldr	r1, [pc, #172]	@ (8001924 <main+0x2dc>)
 8001876:	482c      	ldr	r0, [pc, #176]	@ (8001928 <main+0x2e0>)
 8001878:	f008 fe36 	bl	800a4e8 <iprintf>
 800187c:	493d      	ldr	r1, [pc, #244]	@ (8001974 <main+0x32c>)
 800187e:	4840      	ldr	r0, [pc, #256]	@ (8001980 <main+0x338>)
 8001880:	f008 fe32 	bl	800a4e8 <iprintf>
 8001884:	482a      	ldr	r0, [pc, #168]	@ (8001930 <main+0x2e8>)
 8001886:	f008 fe97 	bl	800a5b8 <puts>


       /* Create queue */
      // tra size trc
       LogInfo(("sizeof(mqtt_queue_item_t) = %d bytes", sizeof(mqtt_queue_item_t)));
 800188a:	4a25      	ldr	r2, [pc, #148]	@ (8001920 <main+0x2d8>)
 800188c:	f44f 739b 	mov.w	r3, #310	@ 0x136
 8001890:	4924      	ldr	r1, [pc, #144]	@ (8001924 <main+0x2dc>)
 8001892:	4825      	ldr	r0, [pc, #148]	@ (8001928 <main+0x2e0>)
 8001894:	f008 fe28 	bl	800a4e8 <iprintf>
 8001898:	f44f 7117 	mov.w	r1, #604	@ 0x25c
 800189c:	4839      	ldr	r0, [pc, #228]	@ (8001984 <main+0x33c>)
 800189e:	f008 fe23 	bl	800a4e8 <iprintf>
 80018a2:	4823      	ldr	r0, [pc, #140]	@ (8001930 <main+0x2e8>)
 80018a4:	f008 fe88 	bl	800a5b8 <puts>
       LogInfo(("Free heap before queue: %d bytes", xPortGetFreeHeapSize()));
 80018a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001920 <main+0x2d8>)
 80018aa:	f240 1337 	movw	r3, #311	@ 0x137
 80018ae:	491d      	ldr	r1, [pc, #116]	@ (8001924 <main+0x2dc>)
 80018b0:	481d      	ldr	r0, [pc, #116]	@ (8001928 <main+0x2e0>)
 80018b2:	f008 fe19 	bl	800a4e8 <iprintf>
 80018b6:	f007 fbe1 	bl	800907c <xPortGetFreeHeapSize>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4619      	mov	r1, r3
 80018be:	4832      	ldr	r0, [pc, #200]	@ (8001988 <main+0x340>)
 80018c0:	f008 fe12 	bl	800a4e8 <iprintf>
 80018c4:	481a      	ldr	r0, [pc, #104]	@ (8001930 <main+0x2e8>)
 80018c6:	f008 fe77 	bl	800a5b8 <puts>
         mqtt_tx_queue = xQueueCreate(5, sizeof(mqtt_queue_item_t));
 80018ca:	2200      	movs	r2, #0
 80018cc:	f44f 7117 	mov.w	r1, #604	@ 0x25c
 80018d0:	2005      	movs	r0, #5
 80018d2:	f004 ffe0 	bl	8006896 <xQueueGenericCreate>
 80018d6:	4603      	mov	r3, r0
 80018d8:	4a2c      	ldr	r2, [pc, #176]	@ (800198c <main+0x344>)
 80018da:	6013      	str	r3, [r2, #0]
         mqtt_rx_queue = xQueueCreate(10, sizeof(mqtt_queue_item_t));
 80018dc:	2200      	movs	r2, #0
 80018de:	f44f 7117 	mov.w	r1, #604	@ 0x25c
 80018e2:	200a      	movs	r0, #10
 80018e4:	f004 ffd7 	bl	8006896 <xQueueGenericCreate>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a29      	ldr	r2, [pc, #164]	@ (8001990 <main+0x348>)
 80018ec:	6013      	str	r3, [r2, #0]
         if (mqtt_tx_queue == NULL || mqtt_rx_queue == NULL) {
 80018ee:	4b27      	ldr	r3, [pc, #156]	@ (800198c <main+0x344>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <main+0x2b6>
 80018f6:	4b26      	ldr	r3, [pc, #152]	@ (8001990 <main+0x348>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d14c      	bne.n	8001998 <main+0x350>
             LogError(("Queue creation failed."));
 80018fe:	4a08      	ldr	r2, [pc, #32]	@ (8001920 <main+0x2d8>)
 8001900:	f240 133b 	movw	r3, #315	@ 0x13b
 8001904:	4907      	ldr	r1, [pc, #28]	@ (8001924 <main+0x2dc>)
 8001906:	480b      	ldr	r0, [pc, #44]	@ (8001934 <main+0x2ec>)
 8001908:	f008 fdee 	bl	800a4e8 <iprintf>
 800190c:	4821      	ldr	r0, [pc, #132]	@ (8001994 <main+0x34c>)
 800190e:	f008 fdeb 	bl	800a4e8 <iprintf>
 8001912:	4807      	ldr	r0, [pc, #28]	@ (8001930 <main+0x2e8>)
 8001914:	f008 fe50 	bl	800a5b8 <puts>
             Error_Handler();
 8001918:	f000 fa0a 	bl	8001d30 <Error_Handler>
 800191c:	e05a      	b.n	80019d4 <main+0x38c>
 800191e:	bf00      	nop
 8001920:	0800cbc4 	.word	0x0800cbc4
 8001924:	0800cbcc 	.word	0x0800cbcc
 8001928:	0800cbd8 	.word	0x0800cbd8
 800192c:	0800cd9c 	.word	0x0800cd9c
 8001930:	0800cc2c 	.word	0x0800cc2c
 8001934:	0800cc30 	.word	0x0800cc30
 8001938:	0800cdc0 	.word	0x0800cdc0
 800193c:	0800cde8 	.word	0x0800cde8
 8001940:	0800ce14 	.word	0x0800ce14
 8001944:	0800ce18 	.word	0x0800ce18
 8001948:	0800ce38 	.word	0x0800ce38
 800194c:	0800ce5c 	.word	0x0800ce5c
 8001950:	0800ce68 	.word	0x0800ce68
 8001954:	0800ce90 	.word	0x0800ce90
 8001958:	0800ceac 	.word	0x0800ceac
 800195c:	0800ced8 	.word	0x0800ced8
 8001960:	0800cf08 	.word	0x0800cf08
 8001964:	0800cf3c 	.word	0x0800cf3c
 8001968:	0800cf64 	.word	0x0800cf64
 800196c:	0800cf74 	.word	0x0800cf74
 8001970:	0800cf98 	.word	0x0800cf98
 8001974:	0800cbf0 	.word	0x0800cbf0
 8001978:	0800cfc0 	.word	0x0800cfc0
 800197c:	0800cfdc 	.word	0x0800cfdc
 8001980:	0800d000 	.word	0x0800d000
 8001984:	0800d028 	.word	0x0800d028
 8001988:	0800d050 	.word	0x0800d050
 800198c:	200002e4 	.word	0x200002e4
 8001990:	200002e8 	.word	0x200002e8
 8001994:	0800d074 	.word	0x0800d074
         } else {
             LogInfo(("MQTT TX and RX queues created successfully."));
 8001998:	4a39      	ldr	r2, [pc, #228]	@ (8001a80 <main+0x438>)
 800199a:	f44f 739f 	mov.w	r3, #318	@ 0x13e
 800199e:	4939      	ldr	r1, [pc, #228]	@ (8001a84 <main+0x43c>)
 80019a0:	4839      	ldr	r0, [pc, #228]	@ (8001a88 <main+0x440>)
 80019a2:	f008 fda1 	bl	800a4e8 <iprintf>
 80019a6:	4839      	ldr	r0, [pc, #228]	@ (8001a8c <main+0x444>)
 80019a8:	f008 fd9e 	bl	800a4e8 <iprintf>
 80019ac:	4838      	ldr	r0, [pc, #224]	@ (8001a90 <main+0x448>)
 80019ae:	f008 fe03 	bl	800a5b8 <puts>
		LogInfo(("Free heap after queue: %d bytes", xPortGetFreeHeapSize()));
 80019b2:	4a33      	ldr	r2, [pc, #204]	@ (8001a80 <main+0x438>)
 80019b4:	f240 133f 	movw	r3, #319	@ 0x13f
 80019b8:	4932      	ldr	r1, [pc, #200]	@ (8001a84 <main+0x43c>)
 80019ba:	4833      	ldr	r0, [pc, #204]	@ (8001a88 <main+0x440>)
 80019bc:	f008 fd94 	bl	800a4e8 <iprintf>
 80019c0:	f007 fb5c 	bl	800907c <xPortGetFreeHeapSize>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4619      	mov	r1, r3
 80019c8:	4832      	ldr	r0, [pc, #200]	@ (8001a94 <main+0x44c>)
 80019ca:	f008 fd8d 	bl	800a4e8 <iprintf>
 80019ce:	4830      	ldr	r0, [pc, #192]	@ (8001a90 <main+0x448>)
 80019d0:	f008 fdf2 	bl	800a5b8 <puts>
         }

      /* Create 2 Freertos tasks */
       BaseType_t status;
       status = xTaskCreate(mqtt_publish_task, "Public sensor data", 2048, NULL, 2, NULL);
 80019d4:	2300      	movs	r3, #0
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	2302      	movs	r3, #2
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	2300      	movs	r3, #0
 80019de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019e2:	492d      	ldr	r1, [pc, #180]	@ (8001a98 <main+0x450>)
 80019e4:	482d      	ldr	r0, [pc, #180]	@ (8001a9c <main+0x454>)
 80019e6:	f005 fbb6 	bl	8007156 <xTaskCreate>
 80019ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
       configASSERT(status == pdPASS);
 80019ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d00b      	beq.n	8001a0a <main+0x3c2>
    __asm volatile
 80019f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019f6:	f383 8811 	msr	BASEPRI, r3
 80019fa:	f3bf 8f6f 	isb	sy
 80019fe:	f3bf 8f4f 	dsb	sy
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	e7fd      	b.n	8001a06 <main+0x3be>

       status = xTaskCreate(mqtt_receive_task, "Receive sensor data", 2048, NULL, 2, NULL);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	9301      	str	r3, [sp, #4]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	2300      	movs	r3, #0
 8001a14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a18:	4921      	ldr	r1, [pc, #132]	@ (8001aa0 <main+0x458>)
 8001a1a:	4822      	ldr	r0, [pc, #136]	@ (8001aa4 <main+0x45c>)
 8001a1c:	f005 fb9b 	bl	8007156 <xTaskCreate>
 8001a20:	62f8      	str	r0, [r7, #44]	@ 0x2c
        configASSERT(status == pdPASS);
 8001a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d00b      	beq.n	8001a40 <main+0x3f8>
    __asm volatile
 8001a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a2c:	f383 8811 	msr	BASEPRI, r3
 8001a30:	f3bf 8f6f 	isb	sy
 8001a34:	f3bf 8f4f 	dsb	sy
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001a3a:	bf00      	nop
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <main+0x3f4>

        status = xTaskCreate(at_cmd_handle_task, "MQTT send and receive", 2048, NULL, 2, NULL);
 8001a40:	2300      	movs	r3, #0
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	2302      	movs	r3, #2
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a4e:	4916      	ldr	r1, [pc, #88]	@ (8001aa8 <main+0x460>)
 8001a50:	4816      	ldr	r0, [pc, #88]	@ (8001aac <main+0x464>)
 8001a52:	f005 fb80 	bl	8007156 <xTaskCreate>
 8001a56:	62f8      	str	r0, [r7, #44]	@ 0x2c
        configASSERT(status == pdPASS);
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d00b      	beq.n	8001a76 <main+0x42e>
    __asm volatile
 8001a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a62:	f383 8811 	msr	BASEPRI, r3
 8001a66:	f3bf 8f6f 	isb	sy
 8001a6a:	f3bf 8f4f 	dsb	sy
 8001a6e:	623b      	str	r3, [r7, #32]
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	e7fd      	b.n	8001a72 <main+0x42a>

        vTaskStartScheduler();
 8001a76:	f005 fd53 	bl	8007520 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a7a:	bf00      	nop
 8001a7c:	e7fd      	b.n	8001a7a <main+0x432>
 8001a7e:	bf00      	nop
 8001a80:	0800cbc4 	.word	0x0800cbc4
 8001a84:	0800cbcc 	.word	0x0800cbcc
 8001a88:	0800cbd8 	.word	0x0800cbd8
 8001a8c:	0800d08c 	.word	0x0800d08c
 8001a90:	0800cc2c 	.word	0x0800cc2c
 8001a94:	0800d0b8 	.word	0x0800d0b8
 8001a98:	0800d0d8 	.word	0x0800d0d8
 8001a9c:	080011b5 	.word	0x080011b5
 8001aa0:	0800d0ec 	.word	0x0800d0ec
 8001aa4:	08001305 	.word	0x08001305
 8001aa8:	0800d100 	.word	0x0800d100
 8001aac:	08001445 	.word	0x08001445

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b094      	sub	sp, #80	@ 0x50
 8001ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab6:	f107 0320 	add.w	r3, r7, #32
 8001aba:	2230      	movs	r2, #48	@ 0x30
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f008 fefa 	bl	800a8b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	4b28      	ldr	r3, [pc, #160]	@ (8001b7c <SystemClock_Config+0xcc>)
 8001ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001adc:	4a27      	ldr	r2, [pc, #156]	@ (8001b7c <SystemClock_Config+0xcc>)
 8001ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae4:	4b25      	ldr	r3, [pc, #148]	@ (8001b7c <SystemClock_Config+0xcc>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001af0:	2300      	movs	r3, #0
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	4b22      	ldr	r3, [pc, #136]	@ (8001b80 <SystemClock_Config+0xd0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a21      	ldr	r2, [pc, #132]	@ (8001b80 <SystemClock_Config+0xd0>)
 8001afa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4b1f      	ldr	r3, [pc, #124]	@ (8001b80 <SystemClock_Config+0xd0>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b10:	2301      	movs	r3, #1
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b14:	2310      	movs	r3, #16
 8001b16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b20:	2308      	movs	r3, #8
 8001b22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001b24:	23a0      	movs	r3, #160	@ 0xa0
 8001b26:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b2c:	2304      	movs	r3, #4
 8001b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b30:	f107 0320 	add.w	r3, r7, #32
 8001b34:	4618      	mov	r0, r3
 8001b36:	f001 fd87 	bl	8003648 <HAL_RCC_OscConfig>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b40:	f000 f8f6 	bl	8001d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b44:	230f      	movs	r3, #15
 8001b46:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b50:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	2105      	movs	r1, #5
 8001b62:	4618      	mov	r0, r3
 8001b64:	f001 ffe8 	bl	8003b38 <HAL_RCC_ClockConfig>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b6e:	f000 f8df 	bl	8001d30 <Error_Handler>
  }
}
 8001b72:	bf00      	nop
 8001b74:	3750      	adds	r7, #80	@ 0x50
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	40007000 	.word	0x40007000

08001b84 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	@ (8001bd4 <MX_UART4_Init+0x50>)
 8001b8c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001b90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b94:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001ba8:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001baa:	220c      	movs	r2, #12
 8001bac:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bae:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001bba:	4805      	ldr	r0, [pc, #20]	@ (8001bd0 <MX_UART4_Init+0x4c>)
 8001bbc:	f002 fc6a 	bl	8004494 <HAL_UART_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001bc6:	f000 f8b3 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200001f4 	.word	0x200001f4
 8001bd4:	40004c00 	.word	0x40004c00

08001bd8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001bdc:	4b11      	ldr	r3, [pc, #68]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001bde:	4a12      	ldr	r2, [pc, #72]	@ (8001c28 <MX_UART5_Init+0x50>)
 8001be0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001be2:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001be4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001be8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001bea:	4b0e      	ldr	r3, [pc, #56]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001bfc:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001bfe:	220c      	movs	r2, #12
 8001c00:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c02:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c08:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001c0e:	4805      	ldr	r0, [pc, #20]	@ (8001c24 <MX_UART5_Init+0x4c>)
 8001c10:	f002 fc40 	bl	8004494 <HAL_UART_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001c1a:	f000 f889 	bl	8001d30 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	2000023c 	.word	0x2000023c
 8001c28:	40005000 	.word	0x40005000

08001c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
 8001c36:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <MX_DMA_Init+0x3c>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c68 <MX_DMA_Init+0x3c>)
 8001c3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <MX_DMA_Init+0x3c>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2100      	movs	r1, #0
 8001c52:	200d      	movs	r0, #13
 8001c54:	f000 fd96 	bl	8002784 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001c58:	200d      	movs	r0, #13
 8001c5a:	f000 fdaf 	bl	80027bc <HAL_NVIC_EnableIRQ>

}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800

08001c6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b1f      	ldr	r3, [pc, #124]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b1c      	ldr	r3, [pc, #112]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b18      	ldr	r3, [pc, #96]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a17      	ldr	r2, [pc, #92]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b11      	ldr	r3, [pc, #68]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a10      	ldr	r2, [pc, #64]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001cc4:	f043 0304 	orr.w	r3, r3, #4
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	4b0a      	ldr	r3, [pc, #40]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a09      	ldr	r2, [pc, #36]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001ce0:	f043 0308 	orr.w	r3, r3, #8
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b07      	ldr	r3, [pc, #28]	@ (8001d04 <MX_GPIO_Init+0x98>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2110      	movs	r1, #16
 8001cf6:	4804      	ldr	r0, [pc, #16]	@ (8001d08 <MX_GPIO_Init+0x9c>)
 8001cf8:	f001 fc8c 	bl	8003614 <HAL_GPIO_WritePin>
//  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001cfc:	bf00      	nop
 8001cfe:	3728      	adds	r7, #40	@ 0x28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a04      	ldr	r2, [pc, #16]	@ (8001d2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d101      	bne.n	8001d22 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d1e:	f000 fc11 	bl	8002544 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40001000 	.word	0x40001000

08001d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d34:	b672      	cpsid	i
}
 8001d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <Error_Handler+0x8>

08001d3c <__io_putchar>:

/* UART debug */
extern UART_HandleTypeDef huart5;

PUTCHAR_PROTOTYPE
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001d44:	1d39      	adds	r1, r7, #4
 8001d46:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	4803      	ldr	r0, [pc, #12]	@ (8001d5c <__io_putchar+0x20>)
 8001d4e:	f002 fc23 	bl	8004598 <HAL_UART_Transmit>
    return ch;
 8001d52:	687b      	ldr	r3, [r7, #4]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	2000023c 	.word	0x2000023c

08001d60 <update_sensor_if_needed>:
static dht11_data_t cached_data;
static uint32_t last_read_tick = 0;
static uint8_t initialized = 0;

static void update_sensor_if_needed(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
    uint32_t now = xTaskGetTickCount();
 8001d66:	f005 fd35 	bl	80077d4 <xTaskGetTickCount>
 8001d6a:	6038      	str	r0, [r7, #0]

    if ((now - last_read_tick) < pdMS_TO_TICKS(1000))
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <update_sensor_if_needed+0x58>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d78:	d319      	bcc.n	8001dae <update_sensor_if_needed+0x4e>
        return;

    taskENTER_CRITICAL();
 8001d7a:	f006 fef3 	bl	8008b64 <vPortEnterCritical>

    for (int i = 0; i < 3; i++)
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	e00e      	b.n	8001da2 <update_sensor_if_needed+0x42>
    {
        if (dht11_read(&cached_data) == DHT11_OK)
 8001d84:	480d      	ldr	r0, [pc, #52]	@ (8001dbc <update_sensor_if_needed+0x5c>)
 8001d86:	f7ff f963 	bl	8001050 <dht11_read>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d105      	bne.n	8001d9c <update_sensor_if_needed+0x3c>
        {
            last_read_tick = now;
 8001d90:	4a09      	ldr	r2, [pc, #36]	@ (8001db8 <update_sensor_if_needed+0x58>)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	6013      	str	r3, [r2, #0]
            taskEXIT_CRITICAL();
 8001d96:	f006 ff17 	bl	8008bc8 <vPortExitCritical>
            return;
 8001d9a:	e009      	b.n	8001db0 <update_sensor_if_needed+0x50>
    for (int i = 0; i < 3; i++)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	dded      	ble.n	8001d84 <update_sensor_if_needed+0x24>
        }
    }

    taskEXIT_CRITICAL();
 8001da8:	f006 ff0e 	bl	8008bc8 <vPortExitCritical>
 8001dac:	e000      	b.n	8001db0 <update_sensor_if_needed+0x50>
        return;
 8001dae:	bf00      	nop
}
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200009f8 	.word	0x200009f8
 8001dbc:	200009f4 	.word	0x200009f4

08001dc0 <init_temperature_humidity_sensor>:

int init_temperature_humidity_sensor(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
    LogInfo(("Initializing DHT11 on PA4..."));
 8001dc4:	4a11      	ldr	r2, [pc, #68]	@ (8001e0c <init_temperature_humidity_sensor+0x4c>)
 8001dc6:	232c      	movs	r3, #44	@ 0x2c
 8001dc8:	4911      	ldr	r1, [pc, #68]	@ (8001e10 <init_temperature_humidity_sensor+0x50>)
 8001dca:	4812      	ldr	r0, [pc, #72]	@ (8001e14 <init_temperature_humidity_sensor+0x54>)
 8001dcc:	f008 fb8c 	bl	800a4e8 <iprintf>
 8001dd0:	4811      	ldr	r0, [pc, #68]	@ (8001e18 <init_temperature_humidity_sensor+0x58>)
 8001dd2:	f008 fb89 	bl	800a4e8 <iprintf>
 8001dd6:	4811      	ldr	r0, [pc, #68]	@ (8001e1c <init_temperature_humidity_sensor+0x5c>)
 8001dd8:	f008 fbee 	bl	800a5b8 <puts>

    dht11_init();
 8001ddc:	f7ff f928 	bl	8001030 <dht11_init>

    initialized = 1;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <init_temperature_humidity_sensor+0x60>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
    last_read_tick = 0;
 8001de6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <init_temperature_humidity_sensor+0x64>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

    LogInfo(("DHT11 ready."));
 8001dec:	4a07      	ldr	r2, [pc, #28]	@ (8001e0c <init_temperature_humidity_sensor+0x4c>)
 8001dee:	2333      	movs	r3, #51	@ 0x33
 8001df0:	4907      	ldr	r1, [pc, #28]	@ (8001e10 <init_temperature_humidity_sensor+0x50>)
 8001df2:	4808      	ldr	r0, [pc, #32]	@ (8001e14 <init_temperature_humidity_sensor+0x54>)
 8001df4:	f008 fb78 	bl	800a4e8 <iprintf>
 8001df8:	480b      	ldr	r0, [pc, #44]	@ (8001e28 <init_temperature_humidity_sensor+0x68>)
 8001dfa:	f008 fb75 	bl	800a4e8 <iprintf>
 8001dfe:	4807      	ldr	r0, [pc, #28]	@ (8001e1c <init_temperature_humidity_sensor+0x5c>)
 8001e00:	f008 fbda 	bl	800a5b8 <puts>

    return 0;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	0800d124 	.word	0x0800d124
 8001e10:	0800d134 	.word	0x0800d134
 8001e14:	0800d13c 	.word	0x0800d13c
 8001e18:	0800d154 	.word	0x0800d154
 8001e1c:	0800d174 	.word	0x0800d174
 8001e20:	200009fc 	.word	0x200009fc
 8001e24:	200009f8 	.word	0x200009f8
 8001e28:	0800d178 	.word	0x0800d178

08001e2c <get_temperature_reading>:

void get_temperature_reading(float *temperature)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
    if (!initialized || temperature == NULL)
 8001e34:	4b14      	ldr	r3, [pc, #80]	@ (8001e88 <get_temperature_reading+0x5c>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d021      	beq.n	8001e80 <get_temperature_reading+0x54>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d01e      	beq.n	8001e80 <get_temperature_reading+0x54>
        return;

    update_sensor_if_needed();
 8001e42:	f7ff ff8d 	bl	8001d60 <update_sensor_if_needed>

    *temperature = (float)cached_data.temperature;
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <get_temperature_reading+0x60>)
 8001e48:	785b      	ldrb	r3, [r3, #1]
 8001e4a:	ee07 3a90 	vmov	s15, r3
 8001e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	edc3 7a00 	vstr	s15, [r3]

    LogInfo(("Temperature: %.2f C", *temperature));
 8001e58:	4a0d      	ldr	r2, [pc, #52]	@ (8001e90 <get_temperature_reading+0x64>)
 8001e5a:	2341      	movs	r3, #65	@ 0x41
 8001e5c:	490d      	ldr	r1, [pc, #52]	@ (8001e94 <get_temperature_reading+0x68>)
 8001e5e:	480e      	ldr	r0, [pc, #56]	@ (8001e98 <get_temperature_reading+0x6c>)
 8001e60:	f008 fb42 	bl	800a4e8 <iprintf>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7fe fb6d 	bl	8000548 <__aeabi_f2d>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	480a      	ldr	r0, [pc, #40]	@ (8001e9c <get_temperature_reading+0x70>)
 8001e74:	f008 fb38 	bl	800a4e8 <iprintf>
 8001e78:	4809      	ldr	r0, [pc, #36]	@ (8001ea0 <get_temperature_reading+0x74>)
 8001e7a:	f008 fb9d 	bl	800a5b8 <puts>
 8001e7e:	e000      	b.n	8001e82 <get_temperature_reading+0x56>
        return;
 8001e80:	bf00      	nop
}
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	200009fc 	.word	0x200009fc
 8001e8c:	200009f4 	.word	0x200009f4
 8001e90:	0800d124 	.word	0x0800d124
 8001e94:	0800d134 	.word	0x0800d134
 8001e98:	0800d13c 	.word	0x0800d13c
 8001e9c:	0800d188 	.word	0x0800d188
 8001ea0:	0800d174 	.word	0x0800d174

08001ea4 <get_humidity_reading>:

void get_humidity_reading(uint8_t *humidity)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
    if (!initialized || humidity == NULL)
 8001eac:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <get_humidity_reading+0x4c>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d018      	beq.n	8001ee6 <get_humidity_reading+0x42>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d015      	beq.n	8001ee6 <get_humidity_reading+0x42>
        return;

    update_sensor_if_needed();
 8001eba:	f7ff ff51 	bl	8001d60 <update_sensor_if_needed>

    *humidity = cached_data.humidity;
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <get_humidity_reading+0x50>)
 8001ec0:	781a      	ldrb	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	701a      	strb	r2, [r3, #0]

    LogInfo(("Humidity: %u %%", *humidity));
 8001ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef8 <get_humidity_reading+0x54>)
 8001ec8:	234d      	movs	r3, #77	@ 0x4d
 8001eca:	490c      	ldr	r1, [pc, #48]	@ (8001efc <get_humidity_reading+0x58>)
 8001ecc:	480c      	ldr	r0, [pc, #48]	@ (8001f00 <get_humidity_reading+0x5c>)
 8001ece:	f008 fb0b 	bl	800a4e8 <iprintf>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	480a      	ldr	r0, [pc, #40]	@ (8001f04 <get_humidity_reading+0x60>)
 8001eda:	f008 fb05 	bl	800a4e8 <iprintf>
 8001ede:	480a      	ldr	r0, [pc, #40]	@ (8001f08 <get_humidity_reading+0x64>)
 8001ee0:	f008 fb6a 	bl	800a5b8 <puts>
 8001ee4:	e000      	b.n	8001ee8 <get_humidity_reading+0x44>
        return;
 8001ee6:	bf00      	nop
}
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200009fc 	.word	0x200009fc
 8001ef4:	200009f4 	.word	0x200009f4
 8001ef8:	0800d124 	.word	0x0800d124
 8001efc:	0800d134 	.word	0x0800d134
 8001f00:	0800d13c 	.word	0x0800d13c
 8001f04:	0800d19c 	.word	0x0800d19c
 8001f08:	0800d174 	.word	0x0800d174

08001f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	607b      	str	r3, [r7, #4]
 8001f16:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <HAL_MspInit+0x4c>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f58 <HAL_MspInit+0x4c>)
 8001f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <HAL_MspInit+0x4c>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f2a:	607b      	str	r3, [r7, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	603b      	str	r3, [r7, #0]
 8001f32:	4b09      	ldr	r3, [pc, #36]	@ (8001f58 <HAL_MspInit+0x4c>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	4a08      	ldr	r2, [pc, #32]	@ (8001f58 <HAL_MspInit+0x4c>)
 8001f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_MspInit+0x4c>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	603b      	str	r3, [r7, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40023800 	.word	0x40023800

08001f5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08c      	sub	sp, #48	@ 0x30
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a5d      	ldr	r2, [pc, #372]	@ (80020f0 <HAL_UART_MspInit+0x194>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d163      	bne.n	8002046 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	4b5c      	ldr	r3, [pc, #368]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	4a5b      	ldr	r2, [pc, #364]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8001f88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8e:	4b59      	ldr	r3, [pc, #356]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	4b55      	ldr	r3, [pc, #340]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	4a54      	ldr	r2, [pc, #336]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001faa:	4b52      	ldr	r3, [pc, #328]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001fc6:	2308      	movs	r3, #8
 8001fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fca:	f107 031c 	add.w	r3, r7, #28
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4849      	ldr	r0, [pc, #292]	@ (80020f8 <HAL_UART_MspInit+0x19c>)
 8001fd2:	f001 f86f 	bl	80030b4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001fd6:	4b49      	ldr	r3, [pc, #292]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8001fd8:	4a49      	ldr	r2, [pc, #292]	@ (8002100 <HAL_UART_MspInit+0x1a4>)
 8001fda:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001fdc:	4b47      	ldr	r3, [pc, #284]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8001fde:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001fe2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fe4:	4b45      	ldr	r3, [pc, #276]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fea:	4b44      	ldr	r3, [pc, #272]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ff0:	4b42      	ldr	r3, [pc, #264]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8001ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ff6:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ff8:	4b40      	ldr	r3, [pc, #256]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ffe:	4b3f      	ldr	r3, [pc, #252]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8002004:	4b3d      	ldr	r3, [pc, #244]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8002006:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800200a:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800200c:	4b3b      	ldr	r3, [pc, #236]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 800200e:	2200      	movs	r2, #0
 8002010:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002012:	4b3a      	ldr	r3, [pc, #232]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8002014:	2200      	movs	r2, #0
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002018:	4838      	ldr	r0, [pc, #224]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 800201a:	f000 fbeb 	bl	80027f4 <HAL_DMA_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002024:	f7ff fe84 	bl	8001d30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a34      	ldr	r2, [pc, #208]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 800202c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800202e:	4a33      	ldr	r2, [pc, #204]	@ (80020fc <HAL_UART_MspInit+0x1a0>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	2100      	movs	r1, #0
 8002038:	2034      	movs	r0, #52	@ 0x34
 800203a:	f000 fba3 	bl	8002784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800203e:	2034      	movs	r0, #52	@ 0x34
 8002040:	f000 fbbc 	bl	80027bc <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN UART5_MspInit 1 */

    /* USER CODE END UART5_MspInit 1 */
  }

}
 8002044:	e04f      	b.n	80020e6 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==UART5)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a2e      	ldr	r2, [pc, #184]	@ (8002104 <HAL_UART_MspInit+0x1a8>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d14a      	bne.n	80020e6 <HAL_UART_MspInit+0x18a>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	613b      	str	r3, [r7, #16]
 8002054:	4b27      	ldr	r3, [pc, #156]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8002056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002058:	4a26      	ldr	r2, [pc, #152]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 800205a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800205e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002060:	4b24      	ldr	r3, [pc, #144]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	4b20      	ldr	r3, [pc, #128]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002074:	4a1f      	ldr	r2, [pc, #124]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8002076:	f043 0304 	orr.w	r3, r3, #4
 800207a:	6313      	str	r3, [r2, #48]	@ 0x30
 800207c:	4b1d      	ldr	r3, [pc, #116]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002088:	2300      	movs	r3, #0
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	4b19      	ldr	r3, [pc, #100]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002090:	4a18      	ldr	r2, [pc, #96]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 8002092:	f043 0308 	orr.w	r3, r3, #8
 8002096:	6313      	str	r3, [r2, #48]	@ 0x30
 8002098:	4b16      	ldr	r3, [pc, #88]	@ (80020f4 <HAL_UART_MspInit+0x198>)
 800209a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209c:	f003 0308 	and.w	r3, r3, #8
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80020a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b2:	2303      	movs	r3, #3
 80020b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020b6:	2308      	movs	r3, #8
 80020b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ba:	f107 031c 	add.w	r3, r7, #28
 80020be:	4619      	mov	r1, r3
 80020c0:	4811      	ldr	r0, [pc, #68]	@ (8002108 <HAL_UART_MspInit+0x1ac>)
 80020c2:	f000 fff7 	bl	80030b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020c6:	2304      	movs	r3, #4
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020d6:	2308      	movs	r3, #8
 80020d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020da:	f107 031c 	add.w	r3, r7, #28
 80020de:	4619      	mov	r1, r3
 80020e0:	480a      	ldr	r0, [pc, #40]	@ (800210c <HAL_UART_MspInit+0x1b0>)
 80020e2:	f000 ffe7 	bl	80030b4 <HAL_GPIO_Init>
}
 80020e6:	bf00      	nop
 80020e8:	3730      	adds	r7, #48	@ 0x30
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40004c00 	.word	0x40004c00
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020000 	.word	0x40020000
 80020fc:	20000284 	.word	0x20000284
 8002100:	40026040 	.word	0x40026040
 8002104:	40005000 	.word	0x40005000
 8002108:	40020800 	.word	0x40020800
 800210c:	40020c00 	.word	0x40020c00

08002110 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a16      	ldr	r2, [pc, #88]	@ (8002178 <HAL_UART_MspDeInit+0x68>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d112      	bne.n	8002148 <HAL_UART_MspDeInit+0x38>
  {
    /* USER CODE BEGIN UART4_MspDeInit 0 */

    /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 8002122:	4b16      	ldr	r3, [pc, #88]	@ (800217c <HAL_UART_MspDeInit+0x6c>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	4a15      	ldr	r2, [pc, #84]	@ (800217c <HAL_UART_MspDeInit+0x6c>)
 8002128:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800212c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800212e:	2103      	movs	r1, #3
 8002130:	4813      	ldr	r0, [pc, #76]	@ (8002180 <HAL_UART_MspDeInit+0x70>)
 8002132:	f001 f95b 	bl	80033ec <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fc08 	bl	8002950 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 8002140:	2034      	movs	r0, #52	@ 0x34
 8002142:	f000 fb49 	bl	80027d8 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN UART5_MspDeInit 1 */

    /* USER CODE END UART5_MspDeInit 1 */
  }

}
 8002146:	e013      	b.n	8002170 <HAL_UART_MspDeInit+0x60>
  else if(huart->Instance==UART5)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <HAL_UART_MspDeInit+0x74>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d10e      	bne.n	8002170 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_UART5_CLK_DISABLE();
 8002152:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <HAL_UART_MspDeInit+0x6c>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	4a09      	ldr	r2, [pc, #36]	@ (800217c <HAL_UART_MspDeInit+0x6c>)
 8002158:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800215c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 800215e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002162:	4809      	ldr	r0, [pc, #36]	@ (8002188 <HAL_UART_MspDeInit+0x78>)
 8002164:	f001 f942 	bl	80033ec <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8002168:	2104      	movs	r1, #4
 800216a:	4808      	ldr	r0, [pc, #32]	@ (800218c <HAL_UART_MspDeInit+0x7c>)
 800216c:	f001 f93e 	bl	80033ec <HAL_GPIO_DeInit>
}
 8002170:	bf00      	nop
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40004c00 	.word	0x40004c00
 800217c:	40023800 	.word	0x40023800
 8002180:	40020000 	.word	0x40020000
 8002184:	40005000 	.word	0x40005000
 8002188:	40020800 	.word	0x40020800
 800218c:	40020c00 	.word	0x40020c00

08002190 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08e      	sub	sp, #56	@ 0x38
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80021a0:	2300      	movs	r3, #0
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	4b33      	ldr	r3, [pc, #204]	@ (8002274 <HAL_InitTick+0xe4>)
 80021a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a8:	4a32      	ldr	r2, [pc, #200]	@ (8002274 <HAL_InitTick+0xe4>)
 80021aa:	f043 0310 	orr.w	r3, r3, #16
 80021ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80021b0:	4b30      	ldr	r3, [pc, #192]	@ (8002274 <HAL_InitTick+0xe4>)
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	f003 0310 	and.w	r3, r3, #16
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021bc:	f107 0210 	add.w	r2, r7, #16
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f001 fe96 	bl	8003ef8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80021d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d103      	bne.n	80021de <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80021d6:	f001 fe67 	bl	8003ea8 <HAL_RCC_GetPCLK1Freq>
 80021da:	6378      	str	r0, [r7, #52]	@ 0x34
 80021dc:	e004      	b.n	80021e8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80021de:	f001 fe63 	bl	8003ea8 <HAL_RCC_GetPCLK1Freq>
 80021e2:	4603      	mov	r3, r0
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80021e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ea:	4a23      	ldr	r2, [pc, #140]	@ (8002278 <HAL_InitTick+0xe8>)
 80021ec:	fba2 2303 	umull	r2, r3, r2, r3
 80021f0:	0c9b      	lsrs	r3, r3, #18
 80021f2:	3b01      	subs	r3, #1
 80021f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80021f6:	4b21      	ldr	r3, [pc, #132]	@ (800227c <HAL_InitTick+0xec>)
 80021f8:	4a21      	ldr	r2, [pc, #132]	@ (8002280 <HAL_InitTick+0xf0>)
 80021fa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80021fc:	4b1f      	ldr	r3, [pc, #124]	@ (800227c <HAL_InitTick+0xec>)
 80021fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002202:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002204:	4a1d      	ldr	r2, [pc, #116]	@ (800227c <HAL_InitTick+0xec>)
 8002206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002208:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800220a:	4b1c      	ldr	r3, [pc, #112]	@ (800227c <HAL_InitTick+0xec>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002210:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <HAL_InitTick+0xec>)
 8002212:	2200      	movs	r2, #0
 8002214:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002216:	4b19      	ldr	r3, [pc, #100]	@ (800227c <HAL_InitTick+0xec>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800221c:	4817      	ldr	r0, [pc, #92]	@ (800227c <HAL_InitTick+0xec>)
 800221e:	f001 fe9d 	bl	8003f5c <HAL_TIM_Base_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002228:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800222c:	2b00      	cmp	r3, #0
 800222e:	d11b      	bne.n	8002268 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002230:	4812      	ldr	r0, [pc, #72]	@ (800227c <HAL_InitTick+0xec>)
 8002232:	f001 feed 	bl	8004010 <HAL_TIM_Base_Start_IT>
 8002236:	4603      	mov	r3, r0
 8002238:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800223c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002240:	2b00      	cmp	r3, #0
 8002242:	d111      	bne.n	8002268 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002244:	2036      	movs	r0, #54	@ 0x36
 8002246:	f000 fab9 	bl	80027bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b0f      	cmp	r3, #15
 800224e:	d808      	bhi.n	8002262 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002250:	2200      	movs	r2, #0
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	2036      	movs	r0, #54	@ 0x36
 8002256:	f000 fa95 	bl	8002784 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800225a:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <HAL_InitTick+0xf4>)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	e002      	b.n	8002268 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002268:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800226c:	4618      	mov	r0, r3
 800226e:	3738      	adds	r7, #56	@ 0x38
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40023800 	.word	0x40023800
 8002278:	431bde83 	.word	0x431bde83
 800227c:	20000a00 	.word	0x20000a00
 8002280:	40001000 	.word	0x40001000
 8002284:	20000004 	.word	0x20000004

08002288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <NMI_Handler+0x4>

08002290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <HardFault_Handler+0x4>

08002298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <MemManage_Handler+0x4>

080022a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <BusFault_Handler+0x4>

080022a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <UsageFault_Handler+0x4>

080022b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
	...

080022c0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80022c4:	4802      	ldr	r0, [pc, #8]	@ (80022d0 <DMA1_Stream2_IRQHandler+0x10>)
 80022c6:	f000 fc8b 	bl	8002be0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000284 	.word	0x20000284

080022d4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80022d8:	4802      	ldr	r0, [pc, #8]	@ (80022e4 <UART4_IRQHandler+0x10>)
 80022da:	f002 fac1 	bl	8004860 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	200001f4 	.word	0x200001f4

080022e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <TIM6_DAC_IRQHandler+0x10>)
 80022ee:	f001 feff 	bl	80040f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000a00 	.word	0x20000a00

080022fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return 1;
 8002300:	2301      	movs	r3, #1
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_kill>:

int _kill(int pid, int sig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002316:	f008 fb47 	bl	800a9a8 <__errno>
 800231a:	4603      	mov	r3, r0
 800231c:	2216      	movs	r2, #22
 800231e:	601a      	str	r2, [r3, #0]
  return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_exit>:

void _exit (int status)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffe7 	bl	800230c <_kill>
  while (1) {}    /* Make sure we hang here */
 800233e:	bf00      	nop
 8002340:	e7fd      	b.n	800233e <_exit+0x12>

08002342 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b086      	sub	sp, #24
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
 8002352:	e00a      	b.n	800236a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002354:	f3af 8000 	nop.w
 8002358:	4601      	mov	r1, r0
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	60ba      	str	r2, [r7, #8]
 8002360:	b2ca      	uxtb	r2, r1
 8002362:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	3301      	adds	r3, #1
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	429a      	cmp	r2, r3
 8002370:	dbf0      	blt.n	8002354 <_read+0x12>
  }

  return len;
 8002372:	687b      	ldr	r3, [r7, #4]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	e009      	b.n	80023a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	1c5a      	adds	r2, r3, #1
 8002392:	60ba      	str	r2, [r7, #8]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fcd0 	bl	8001d3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	3301      	adds	r3, #1
 80023a0:	617b      	str	r3, [r7, #20]
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	dbf1      	blt.n	800238e <_write+0x12>
  }
  return len;
 80023aa:	687b      	ldr	r3, [r7, #4]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <_close>:

int _close(int file)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023dc:	605a      	str	r2, [r3, #4]
  return 0;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <_isatty>:

int _isatty(int file)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023f4:	2301      	movs	r3, #1
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002402:	b480      	push	{r7}
 8002404:	b085      	sub	sp, #20
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002424:	4a14      	ldr	r2, [pc, #80]	@ (8002478 <_sbrk+0x5c>)
 8002426:	4b15      	ldr	r3, [pc, #84]	@ (800247c <_sbrk+0x60>)
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002430:	4b13      	ldr	r3, [pc, #76]	@ (8002480 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002438:	4b11      	ldr	r3, [pc, #68]	@ (8002480 <_sbrk+0x64>)
 800243a:	4a12      	ldr	r2, [pc, #72]	@ (8002484 <_sbrk+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800244c:	f008 faac 	bl	800a9a8 <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	220c      	movs	r2, #12
 8002454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
 800245a:	e009      	b.n	8002470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800245c:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002462:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	4a05      	ldr	r2, [pc, #20]	@ (8002480 <_sbrk+0x64>)
 800246c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20020000 	.word	0x20020000
 800247c:	00000400 	.word	0x00000400
 8002480:	20000a48 	.word	0x20000a48
 8002484:	20011450 	.word	0x20011450

08002488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <SystemInit+0x20>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002492:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <SystemInit+0x20>)
 8002494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024b0:	f7ff ffea 	bl	8002488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b4:	480c      	ldr	r0, [pc, #48]	@ (80024e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024b6:	490d      	ldr	r1, [pc, #52]	@ (80024ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024b8:	4a0d      	ldr	r2, [pc, #52]	@ (80024f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024bc:	e002      	b.n	80024c4 <LoopCopyDataInit>

080024be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c2:	3304      	adds	r3, #4

080024c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c8:	d3f9      	bcc.n	80024be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ca:	4a0a      	ldr	r2, [pc, #40]	@ (80024f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024cc:	4c0a      	ldr	r4, [pc, #40]	@ (80024f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d0:	e001      	b.n	80024d6 <LoopFillZerobss>

080024d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d4:	3204      	adds	r2, #4

080024d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d8:	d3fb      	bcc.n	80024d2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80024da:	f008 fa6b 	bl	800a9b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024de:	f7ff f8b3 	bl	8001648 <main>
  bx  lr    
 80024e2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80024f0:	0800d8e0 	.word	0x0800d8e0
  ldr r2, =_sbss
 80024f4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80024f8:	20011450 	.word	0x20011450

080024fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024fc:	e7fe      	b.n	80024fc <ADC_IRQHandler>
	...

08002500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002504:	4b0e      	ldr	r3, [pc, #56]	@ (8002540 <HAL_Init+0x40>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a0d      	ldr	r2, [pc, #52]	@ (8002540 <HAL_Init+0x40>)
 800250a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800250e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002510:	4b0b      	ldr	r3, [pc, #44]	@ (8002540 <HAL_Init+0x40>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0a      	ldr	r2, [pc, #40]	@ (8002540 <HAL_Init+0x40>)
 8002516:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800251a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800251c:	4b08      	ldr	r3, [pc, #32]	@ (8002540 <HAL_Init+0x40>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a07      	ldr	r2, [pc, #28]	@ (8002540 <HAL_Init+0x40>)
 8002522:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002526:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002528:	2003      	movs	r0, #3
 800252a:	f000 f920 	bl	800276e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800252e:	200f      	movs	r0, #15
 8002530:	f7ff fe2e 	bl	8002190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002534:	f7ff fcea 	bl	8001f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40023c00 	.word	0x40023c00

08002544 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_IncTick+0x20>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <HAL_IncTick+0x24>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <HAL_IncTick+0x24>)
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	20000008 	.word	0x20000008
 8002568:	20000a4c 	.word	0x20000a4c

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b03      	ldr	r3, [pc, #12]	@ (8002580 <HAL_GetTick+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000a4c 	.word	0x20000a4c

08002584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800258c:	f7ff ffee 	bl	800256c <HAL_GetTick>
 8002590:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800259c:	d005      	beq.n	80025aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800259e:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <HAL_Delay+0x44>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4413      	add	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025aa:	bf00      	nop
 80025ac:	f7ff ffde 	bl	800256c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d8f7      	bhi.n	80025ac <HAL_Delay+0x28>
  {
  }
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000008 	.word	0x20000008

080025cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fe:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <__NVIC_SetPriorityGrouping+0x44>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	60d3      	str	r3, [r2, #12]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002618:	4b04      	ldr	r3, [pc, #16]	@ (800262c <__NVIC_GetPriorityGrouping+0x18>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	f003 0307 	and.w	r3, r3, #7
}
 8002622:	4618      	mov	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	2b00      	cmp	r3, #0
 8002640:	db0b      	blt.n	800265a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	f003 021f 	and.w	r2, r3, #31
 8002648:	4907      	ldr	r1, [pc, #28]	@ (8002668 <__NVIC_EnableIRQ+0x38>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	2001      	movs	r0, #1
 8002652:	fa00 f202 	lsl.w	r2, r0, r2
 8002656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000e100 	.word	0xe000e100

0800266c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	2b00      	cmp	r3, #0
 800267c:	db12      	blt.n	80026a4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	f003 021f 	and.w	r2, r3, #31
 8002684:	490a      	ldr	r1, [pc, #40]	@ (80026b0 <__NVIC_DisableIRQ+0x44>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	095b      	lsrs	r3, r3, #5
 800268c:	2001      	movs	r0, #1
 800268e:	fa00 f202 	lsl.w	r2, r0, r2
 8002692:	3320      	adds	r3, #32
 8002694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002698:	f3bf 8f4f 	dsb	sy
}
 800269c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800269e:	f3bf 8f6f 	isb	sy
}
 80026a2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000e100 	.word	0xe000e100

080026b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	6039      	str	r1, [r7, #0]
 80026be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	db0a      	blt.n	80026de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	490c      	ldr	r1, [pc, #48]	@ (8002700 <__NVIC_SetPriority+0x4c>)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	0112      	lsls	r2, r2, #4
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	440b      	add	r3, r1
 80026d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026dc:	e00a      	b.n	80026f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	4908      	ldr	r1, [pc, #32]	@ (8002704 <__NVIC_SetPriority+0x50>)
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	f003 030f 	and.w	r3, r3, #15
 80026ea:	3b04      	subs	r3, #4
 80026ec:	0112      	lsls	r2, r2, #4
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	440b      	add	r3, r1
 80026f2:	761a      	strb	r2, [r3, #24]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000e100 	.word	0xe000e100
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	@ 0x24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f003 0307 	and.w	r3, r3, #7
 800271a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f1c3 0307 	rsb	r3, r3, #7
 8002722:	2b04      	cmp	r3, #4
 8002724:	bf28      	it	cs
 8002726:	2304      	movcs	r3, #4
 8002728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3304      	adds	r3, #4
 800272e:	2b06      	cmp	r3, #6
 8002730:	d902      	bls.n	8002738 <NVIC_EncodePriority+0x30>
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3b03      	subs	r3, #3
 8002736:	e000      	b.n	800273a <NVIC_EncodePriority+0x32>
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	f04f 32ff 	mov.w	r2, #4294967295
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43da      	mvns	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	401a      	ands	r2, r3
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002750:	f04f 31ff 	mov.w	r1, #4294967295
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	fa01 f303 	lsl.w	r3, r1, r3
 800275a:	43d9      	mvns	r1, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002760:	4313      	orrs	r3, r2
         );
}
 8002762:	4618      	mov	r0, r3
 8002764:	3724      	adds	r7, #36	@ 0x24
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f7ff ff28 	bl	80025cc <__NVIC_SetPriorityGrouping>
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002796:	f7ff ff3d 	bl	8002614 <__NVIC_GetPriorityGrouping>
 800279a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	68b9      	ldr	r1, [r7, #8]
 80027a0:	6978      	ldr	r0, [r7, #20]
 80027a2:	f7ff ffb1 	bl	8002708 <NVIC_EncodePriority>
 80027a6:	4602      	mov	r2, r0
 80027a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ac:	4611      	mov	r1, r2
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff ff80 	bl	80026b4 <__NVIC_SetPriority>
}
 80027b4:	bf00      	nop
 80027b6:	3718      	adds	r7, #24
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff ff30 	bl	8002630 <__NVIC_EnableIRQ>
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80027e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff40 	bl	800266c <__NVIC_DisableIRQ>
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002800:	f7ff feb4 	bl	800256c <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e099      	b.n	8002944 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 0201 	bic.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002830:	e00f      	b.n	8002852 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002832:	f7ff fe9b 	bl	800256c <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b05      	cmp	r3, #5
 800283e:	d908      	bls.n	8002852 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2220      	movs	r2, #32
 8002844:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2203      	movs	r2, #3
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e078      	b.n	8002944 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1e8      	bne.n	8002832 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	4b38      	ldr	r3, [pc, #224]	@ (800294c <HAL_DMA_Init+0x158>)
 800286c:	4013      	ands	r3, r2
 800286e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800287e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800288a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d107      	bne.n	80028bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b4:	4313      	orrs	r3, r2
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f023 0307 	bic.w	r3, r3, #7
 80028d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	d117      	bne.n	8002916 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00e      	beq.n	8002916 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 fb5f 	bl	8002fbc <DMA_CheckFifoParam>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d008      	beq.n	8002916 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2240      	movs	r2, #64	@ 0x40
 8002908:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002912:	2301      	movs	r3, #1
 8002914:	e016      	b.n	8002944 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fb16 	bl	8002f50 <DMA_CalcBaseAndBitshift>
 8002924:	4603      	mov	r3, r0
 8002926:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292c:	223f      	movs	r2, #63	@ 0x3f
 800292e:	409a      	lsls	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	f010803f 	.word	0xf010803f

08002950 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e050      	b.n	8002a04 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d101      	bne.n	8002972 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800296e:	2302      	movs	r3, #2
 8002970:	e048      	b.n	8002a04 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 0201 	bic.w	r2, r2, #1
 8002980:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2200      	movs	r2, #0
 8002990:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2200      	movs	r2, #0
 80029a0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2221      	movs	r2, #33	@ 0x21
 80029b0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 facc 	bl	8002f50 <DMA_CalcBaseAndBitshift>
 80029b8:	4603      	mov	r3, r0
 80029ba:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e4:	223f      	movs	r2, #63	@ 0x3f
 80029e6:	409a      	lsls	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
 8002a18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d101      	bne.n	8002a32 <HAL_DMA_Start_IT+0x26>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	e040      	b.n	8002ab4 <HAL_DMA_Start_IT+0xa8>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d12f      	bne.n	8002aa6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2202      	movs	r2, #2
 8002a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	68b9      	ldr	r1, [r7, #8]
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 fa4a 	bl	8002ef4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	223f      	movs	r2, #63	@ 0x3f
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0216 	orr.w	r2, r2, #22
 8002a7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0208 	orr.w	r2, r2, #8
 8002a92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 0201 	orr.w	r2, r2, #1
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	e005      	b.n	8002ab2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002aae:	2302      	movs	r3, #2
 8002ab0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ab2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002aca:	f7ff fd4f 	bl	800256c <HAL_GetTick>
 8002ace:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d008      	beq.n	8002aee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2280      	movs	r2, #128	@ 0x80
 8002ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e052      	b.n	8002b94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0216 	bic.w	r2, r2, #22
 8002afc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	695a      	ldr	r2, [r3, #20]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d103      	bne.n	8002b1e <HAL_DMA_Abort+0x62>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d007      	beq.n	8002b2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0208 	bic.w	r2, r2, #8
 8002b2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0201 	bic.w	r2, r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b3e:	e013      	b.n	8002b68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b40:	f7ff fd14 	bl	800256c <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b05      	cmp	r3, #5
 8002b4c:	d90c      	bls.n	8002b68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2203      	movs	r2, #3
 8002b58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e015      	b.n	8002b94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1e4      	bne.n	8002b40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7a:	223f      	movs	r2, #63	@ 0x3f
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d004      	beq.n	8002bba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2280      	movs	r2, #128	@ 0x80
 8002bb4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e00c      	b.n	8002bd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2205      	movs	r2, #5
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0201 	bic.w	r2, r2, #1
 8002bd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bec:	4b8e      	ldr	r3, [pc, #568]	@ (8002e28 <HAL_DMA_IRQHandler+0x248>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a8e      	ldr	r2, [pc, #568]	@ (8002e2c <HAL_DMA_IRQHandler+0x24c>)
 8002bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf6:	0a9b      	lsrs	r3, r3, #10
 8002bf8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0a:	2208      	movs	r2, #8
 8002c0c:	409a      	lsls	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01a      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d013      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 0204 	bic.w	r2, r2, #4
 8002c32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c38:	2208      	movs	r2, #8
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c44:	f043 0201 	orr.w	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c50:	2201      	movs	r2, #1
 8002c52:	409a      	lsls	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d012      	beq.n	8002c82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00b      	beq.n	8002c82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c6e:	2201      	movs	r2, #1
 8002c70:	409a      	lsls	r2, r3
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c7a:	f043 0202 	orr.w	r2, r3, #2
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c86:	2204      	movs	r2, #4
 8002c88:	409a      	lsls	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d012      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00b      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	409a      	lsls	r2, r3
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	f043 0204 	orr.w	r2, r3, #4
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbc:	2210      	movs	r2, #16
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d043      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d03c      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cda:	2210      	movs	r2, #16
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d018      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d108      	bne.n	8002d10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d024      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	4798      	blx	r3
 8002d0e:	e01f      	b.n	8002d50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d01b      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	4798      	blx	r3
 8002d20:	e016      	b.n	8002d50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d107      	bne.n	8002d40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0208 	bic.w	r2, r2, #8
 8002d3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	2220      	movs	r2, #32
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f000 808f 	beq.w	8002e80 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 8087 	beq.w	8002e80 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d76:	2220      	movs	r2, #32
 8002d78:	409a      	lsls	r2, r3
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b05      	cmp	r3, #5
 8002d88:	d136      	bne.n	8002df8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0216 	bic.w	r2, r2, #22
 8002d98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002da8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d103      	bne.n	8002dba <HAL_DMA_IRQHandler+0x1da>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d007      	beq.n	8002dca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0208 	bic.w	r2, r2, #8
 8002dc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dce:	223f      	movs	r2, #63	@ 0x3f
 8002dd0:	409a      	lsls	r2, r3
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d07e      	beq.n	8002eec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	4798      	blx	r3
        }
        return;
 8002df6:	e079      	b.n	8002eec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d01d      	beq.n	8002e42 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10d      	bne.n	8002e30 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d031      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	4798      	blx	r3
 8002e24:	e02c      	b.n	8002e80 <HAL_DMA_IRQHandler+0x2a0>
 8002e26:	bf00      	nop
 8002e28:	20000000 	.word	0x20000000
 8002e2c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d023      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	4798      	blx	r3
 8002e40:	e01e      	b.n	8002e80 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10f      	bne.n	8002e70 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0210 	bic.w	r2, r2, #16
 8002e5e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d032      	beq.n	8002eee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d022      	beq.n	8002eda <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2205      	movs	r2, #5
 8002e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0201 	bic.w	r2, r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d307      	bcc.n	8002ec8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1f2      	bne.n	8002eac <HAL_DMA_IRQHandler+0x2cc>
 8002ec6:	e000      	b.n	8002eca <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ec8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2201      	movs	r2, #1
 8002ece:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d005      	beq.n	8002eee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	4798      	blx	r3
 8002eea:	e000      	b.n	8002eee <HAL_DMA_IRQHandler+0x30e>
        return;
 8002eec:	bf00      	nop
    }
  }
}
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b40      	cmp	r3, #64	@ 0x40
 8002f20:	d108      	bne.n	8002f34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f32:	e007      	b.n	8002f44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	60da      	str	r2, [r3, #12]
}
 8002f44:	bf00      	nop
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	3b10      	subs	r3, #16
 8002f60:	4a14      	ldr	r2, [pc, #80]	@ (8002fb4 <DMA_CalcBaseAndBitshift+0x64>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	091b      	lsrs	r3, r3, #4
 8002f68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f6a:	4a13      	ldr	r2, [pc, #76]	@ (8002fb8 <DMA_CalcBaseAndBitshift+0x68>)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4413      	add	r3, r2
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d909      	bls.n	8002f92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f86:	f023 0303 	bic.w	r3, r3, #3
 8002f8a:	1d1a      	adds	r2, r3, #4
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f90:	e007      	b.n	8002fa2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f9a:	f023 0303 	bic.w	r3, r3, #3
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	aaaaaaab 	.word	0xaaaaaaab
 8002fb8:	0800d500 	.word	0x0800d500

08002fbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d11f      	bne.n	8003016 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d856      	bhi.n	800308a <DMA_CheckFifoParam+0xce>
 8002fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe4 <DMA_CheckFifoParam+0x28>)
 8002fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe2:	bf00      	nop
 8002fe4:	08002ff5 	.word	0x08002ff5
 8002fe8:	08003007 	.word	0x08003007
 8002fec:	08002ff5 	.word	0x08002ff5
 8002ff0:	0800308b 	.word	0x0800308b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d046      	beq.n	800308e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003004:	e043      	b.n	800308e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800300e:	d140      	bne.n	8003092 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003014:	e03d      	b.n	8003092 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800301e:	d121      	bne.n	8003064 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2b03      	cmp	r3, #3
 8003024:	d837      	bhi.n	8003096 <DMA_CheckFifoParam+0xda>
 8003026:	a201      	add	r2, pc, #4	@ (adr r2, 800302c <DMA_CheckFifoParam+0x70>)
 8003028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302c:	0800303d 	.word	0x0800303d
 8003030:	08003043 	.word	0x08003043
 8003034:	0800303d 	.word	0x0800303d
 8003038:	08003055 	.word	0x08003055
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]
      break;
 8003040:	e030      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003046:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d025      	beq.n	800309a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003052:	e022      	b.n	800309a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003058:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800305c:	d11f      	bne.n	800309e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003062:	e01c      	b.n	800309e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d903      	bls.n	8003072 <DMA_CheckFifoParam+0xb6>
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2b03      	cmp	r3, #3
 800306e:	d003      	beq.n	8003078 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003070:	e018      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	73fb      	strb	r3, [r7, #15]
      break;
 8003076:	e015      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00e      	beq.n	80030a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	73fb      	strb	r3, [r7, #15]
      break;
 8003088:	e00b      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;
 800308a:	bf00      	nop
 800308c:	e00a      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      break;
 800308e:	bf00      	nop
 8003090:	e008      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      break;
 8003092:	bf00      	nop
 8003094:	e006      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      break;
 8003096:	bf00      	nop
 8003098:	e004      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      break;
 800309a:	bf00      	nop
 800309c:	e002      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800309e:	bf00      	nop
 80030a0:	e000      	b.n	80030a4 <DMA_CheckFifoParam+0xe8>
      break;
 80030a2:	bf00      	nop
    }
  } 
  
  return status; 
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop

080030b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b089      	sub	sp, #36	@ 0x24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030be:	2300      	movs	r3, #0
 80030c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ca:	2300      	movs	r3, #0
 80030cc:	61fb      	str	r3, [r7, #28]
 80030ce:	e16b      	b.n	80033a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030d0:	2201      	movs	r2, #1
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4013      	ands	r3, r2
 80030e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	f040 815a 	bne.w	80033a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d005      	beq.n	8003106 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003102:	2b02      	cmp	r3, #2
 8003104:	d130      	bne.n	8003168 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	2203      	movs	r2, #3
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43db      	mvns	r3, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4013      	ands	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68da      	ldr	r2, [r3, #12]
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800313c:	2201      	movs	r2, #1
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	43db      	mvns	r3, r3
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4013      	ands	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	091b      	lsrs	r3, r3, #4
 8003152:	f003 0201 	and.w	r2, r3, #1
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4313      	orrs	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 0303 	and.w	r3, r3, #3
 8003170:	2b03      	cmp	r3, #3
 8003172:	d017      	beq.n	80031a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	2203      	movs	r2, #3
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	fa02 f303 	lsl.w	r3, r2, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4313      	orrs	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f003 0303 	and.w	r3, r3, #3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d123      	bne.n	80031f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	08da      	lsrs	r2, r3, #3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	3208      	adds	r2, #8
 80031b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	220f      	movs	r2, #15
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	43db      	mvns	r3, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4013      	ands	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	f003 0307 	and.w	r3, r3, #7
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	08da      	lsrs	r2, r3, #3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3208      	adds	r2, #8
 80031f2:	69b9      	ldr	r1, [r7, #24]
 80031f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	2203      	movs	r2, #3
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 0203 	and.w	r2, r3, #3
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4313      	orrs	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 80b4 	beq.w	80033a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	4b60      	ldr	r3, [pc, #384]	@ (80033c0 <HAL_GPIO_Init+0x30c>)
 8003240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003242:	4a5f      	ldr	r2, [pc, #380]	@ (80033c0 <HAL_GPIO_Init+0x30c>)
 8003244:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003248:	6453      	str	r3, [r2, #68]	@ 0x44
 800324a:	4b5d      	ldr	r3, [pc, #372]	@ (80033c0 <HAL_GPIO_Init+0x30c>)
 800324c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003256:	4a5b      	ldr	r2, [pc, #364]	@ (80033c4 <HAL_GPIO_Init+0x310>)
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	3302      	adds	r3, #2
 800325e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003262:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	220f      	movs	r2, #15
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a52      	ldr	r2, [pc, #328]	@ (80033c8 <HAL_GPIO_Init+0x314>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d02b      	beq.n	80032da <HAL_GPIO_Init+0x226>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a51      	ldr	r2, [pc, #324]	@ (80033cc <HAL_GPIO_Init+0x318>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d025      	beq.n	80032d6 <HAL_GPIO_Init+0x222>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a50      	ldr	r2, [pc, #320]	@ (80033d0 <HAL_GPIO_Init+0x31c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d01f      	beq.n	80032d2 <HAL_GPIO_Init+0x21e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a4f      	ldr	r2, [pc, #316]	@ (80033d4 <HAL_GPIO_Init+0x320>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d019      	beq.n	80032ce <HAL_GPIO_Init+0x21a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a4e      	ldr	r2, [pc, #312]	@ (80033d8 <HAL_GPIO_Init+0x324>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d013      	beq.n	80032ca <HAL_GPIO_Init+0x216>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a4d      	ldr	r2, [pc, #308]	@ (80033dc <HAL_GPIO_Init+0x328>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d00d      	beq.n	80032c6 <HAL_GPIO_Init+0x212>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a4c      	ldr	r2, [pc, #304]	@ (80033e0 <HAL_GPIO_Init+0x32c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d007      	beq.n	80032c2 <HAL_GPIO_Init+0x20e>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a4b      	ldr	r2, [pc, #300]	@ (80033e4 <HAL_GPIO_Init+0x330>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d101      	bne.n	80032be <HAL_GPIO_Init+0x20a>
 80032ba:	2307      	movs	r3, #7
 80032bc:	e00e      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032be:	2308      	movs	r3, #8
 80032c0:	e00c      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032c2:	2306      	movs	r3, #6
 80032c4:	e00a      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032c6:	2305      	movs	r3, #5
 80032c8:	e008      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032ca:	2304      	movs	r3, #4
 80032cc:	e006      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032ce:	2303      	movs	r3, #3
 80032d0:	e004      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032d2:	2302      	movs	r3, #2
 80032d4:	e002      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <HAL_GPIO_Init+0x228>
 80032da:	2300      	movs	r3, #0
 80032dc:	69fa      	ldr	r2, [r7, #28]
 80032de:	f002 0203 	and.w	r2, r2, #3
 80032e2:	0092      	lsls	r2, r2, #2
 80032e4:	4093      	lsls	r3, r2
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032ec:	4935      	ldr	r1, [pc, #212]	@ (80033c4 <HAL_GPIO_Init+0x310>)
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	089b      	lsrs	r3, r3, #2
 80032f2:	3302      	adds	r3, #2
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032fa:	4b3b      	ldr	r3, [pc, #236]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800331e:	4a32      	ldr	r2, [pc, #200]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003324:	4b30      	ldr	r3, [pc, #192]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	43db      	mvns	r3, r3
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4013      	ands	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003348:	4a27      	ldr	r2, [pc, #156]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800334e:	4b26      	ldr	r3, [pc, #152]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	43db      	mvns	r3, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4013      	ands	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003372:	4a1d      	ldr	r2, [pc, #116]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003378:	4b1b      	ldr	r3, [pc, #108]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d003      	beq.n	800339c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800339c:	4a12      	ldr	r2, [pc, #72]	@ (80033e8 <HAL_GPIO_Init+0x334>)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3301      	adds	r3, #1
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	2b0f      	cmp	r3, #15
 80033ac:	f67f ae90 	bls.w	80030d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	3724      	adds	r7, #36	@ 0x24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40023800 	.word	0x40023800
 80033c4:	40013800 	.word	0x40013800
 80033c8:	40020000 	.word	0x40020000
 80033cc:	40020400 	.word	0x40020400
 80033d0:	40020800 	.word	0x40020800
 80033d4:	40020c00 	.word	0x40020c00
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40021400 	.word	0x40021400
 80033e0:	40021800 	.word	0x40021800
 80033e4:	40021c00 	.word	0x40021c00
 80033e8:	40013c00 	.word	0x40013c00

080033ec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033f6:	2300      	movs	r3, #0
 80033f8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
 8003406:	e0cd      	b.n	80035a4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003408:	2201      	movs	r2, #1
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4013      	ands	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	429a      	cmp	r2, r3
 8003420:	f040 80bd 	bne.w	800359e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003424:	4a65      	ldr	r2, [pc, #404]	@ (80035bc <HAL_GPIO_DeInit+0x1d0>)
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	089b      	lsrs	r3, r3, #2
 800342a:	3302      	adds	r3, #2
 800342c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003430:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	220f      	movs	r2, #15
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	4013      	ands	r3, r2
 8003444:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a5d      	ldr	r2, [pc, #372]	@ (80035c0 <HAL_GPIO_DeInit+0x1d4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d02b      	beq.n	80034a6 <HAL_GPIO_DeInit+0xba>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a5c      	ldr	r2, [pc, #368]	@ (80035c4 <HAL_GPIO_DeInit+0x1d8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d025      	beq.n	80034a2 <HAL_GPIO_DeInit+0xb6>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a5b      	ldr	r2, [pc, #364]	@ (80035c8 <HAL_GPIO_DeInit+0x1dc>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01f      	beq.n	800349e <HAL_GPIO_DeInit+0xb2>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a5a      	ldr	r2, [pc, #360]	@ (80035cc <HAL_GPIO_DeInit+0x1e0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d019      	beq.n	800349a <HAL_GPIO_DeInit+0xae>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a59      	ldr	r2, [pc, #356]	@ (80035d0 <HAL_GPIO_DeInit+0x1e4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d013      	beq.n	8003496 <HAL_GPIO_DeInit+0xaa>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a58      	ldr	r2, [pc, #352]	@ (80035d4 <HAL_GPIO_DeInit+0x1e8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00d      	beq.n	8003492 <HAL_GPIO_DeInit+0xa6>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a57      	ldr	r2, [pc, #348]	@ (80035d8 <HAL_GPIO_DeInit+0x1ec>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d007      	beq.n	800348e <HAL_GPIO_DeInit+0xa2>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a56      	ldr	r2, [pc, #344]	@ (80035dc <HAL_GPIO_DeInit+0x1f0>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d101      	bne.n	800348a <HAL_GPIO_DeInit+0x9e>
 8003486:	2307      	movs	r3, #7
 8003488:	e00e      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 800348a:	2308      	movs	r3, #8
 800348c:	e00c      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 800348e:	2306      	movs	r3, #6
 8003490:	e00a      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 8003492:	2305      	movs	r3, #5
 8003494:	e008      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 8003496:	2304      	movs	r3, #4
 8003498:	e006      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 800349a:	2303      	movs	r3, #3
 800349c:	e004      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 800349e:	2302      	movs	r3, #2
 80034a0:	e002      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 80034a2:	2301      	movs	r3, #1
 80034a4:	e000      	b.n	80034a8 <HAL_GPIO_DeInit+0xbc>
 80034a6:	2300      	movs	r3, #0
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	f002 0203 	and.w	r2, r2, #3
 80034ae:	0092      	lsls	r2, r2, #2
 80034b0:	4093      	lsls	r3, r2
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d132      	bne.n	800351e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80034b8:	4b49      	ldr	r3, [pc, #292]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	43db      	mvns	r3, r3
 80034c0:	4947      	ldr	r1, [pc, #284]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80034c6:	4b46      	ldr	r3, [pc, #280]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	4944      	ldr	r1, [pc, #272]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80034d4:	4b42      	ldr	r3, [pc, #264]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	43db      	mvns	r3, r3
 80034dc:	4940      	ldr	r1, [pc, #256]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034de:	4013      	ands	r3, r2
 80034e0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80034e2:	4b3f      	ldr	r3, [pc, #252]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	43db      	mvns	r3, r3
 80034ea:	493d      	ldr	r1, [pc, #244]	@ (80035e0 <HAL_GPIO_DeInit+0x1f4>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f003 0303 	and.w	r3, r3, #3
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	220f      	movs	r2, #15
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003500:	4a2e      	ldr	r2, [pc, #184]	@ (80035bc <HAL_GPIO_DeInit+0x1d0>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	089b      	lsrs	r3, r3, #2
 8003506:	3302      	adds	r3, #2
 8003508:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	43da      	mvns	r2, r3
 8003510:	482a      	ldr	r0, [pc, #168]	@ (80035bc <HAL_GPIO_DeInit+0x1d0>)
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	089b      	lsrs	r3, r3, #2
 8003516:	400a      	ands	r2, r1
 8003518:	3302      	adds	r3, #2
 800351a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	2103      	movs	r1, #3
 8003528:	fa01 f303 	lsl.w	r3, r1, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	401a      	ands	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	08da      	lsrs	r2, r3, #3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3208      	adds	r2, #8
 800353c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f003 0307 	and.w	r3, r3, #7
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	220f      	movs	r2, #15
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	43db      	mvns	r3, r3
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	08d2      	lsrs	r2, r2, #3
 8003554:	4019      	ands	r1, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3208      	adds	r2, #8
 800355a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	2103      	movs	r1, #3
 8003568:	fa01 f303 	lsl.w	r3, r1, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	401a      	ands	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	2101      	movs	r1, #1
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	fa01 f303 	lsl.w	r3, r1, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	401a      	ands	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	2103      	movs	r1, #3
 8003592:	fa01 f303 	lsl.w	r3, r1, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	401a      	ands	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	3301      	adds	r3, #1
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2b0f      	cmp	r3, #15
 80035a8:	f67f af2e 	bls.w	8003408 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	40013800 	.word	0x40013800
 80035c0:	40020000 	.word	0x40020000
 80035c4:	40020400 	.word	0x40020400
 80035c8:	40020800 	.word	0x40020800
 80035cc:	40020c00 	.word	0x40020c00
 80035d0:	40021000 	.word	0x40021000
 80035d4:	40021400 	.word	0x40021400
 80035d8:	40021800 	.word	0x40021800
 80035dc:	40021c00 	.word	0x40021c00
 80035e0:	40013c00 	.word	0x40013c00

080035e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	460b      	mov	r3, r1
 80035ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	887b      	ldrh	r3, [r7, #2]
 80035f6:	4013      	ands	r3, r2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d002      	beq.n	8003602 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035fc:	2301      	movs	r3, #1
 80035fe:	73fb      	strb	r3, [r7, #15]
 8003600:	e001      	b.n	8003606 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003602:	2300      	movs	r3, #0
 8003604:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003606:	7bfb      	ldrb	r3, [r7, #15]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	807b      	strh	r3, [r7, #2]
 8003620:	4613      	mov	r3, r2
 8003622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003624:	787b      	ldrb	r3, [r7, #1]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800362a:	887a      	ldrh	r2, [r7, #2]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003630:	e003      	b.n	800363a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003632:	887b      	ldrh	r3, [r7, #2]
 8003634:	041a      	lsls	r2, r3, #16
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	619a      	str	r2, [r3, #24]
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
	...

08003648 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e267      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d075      	beq.n	8003752 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003666:	4b88      	ldr	r3, [pc, #544]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b04      	cmp	r3, #4
 8003670:	d00c      	beq.n	800368c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003672:	4b85      	ldr	r3, [pc, #532]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800367a:	2b08      	cmp	r3, #8
 800367c:	d112      	bne.n	80036a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800367e:	4b82      	ldr	r3, [pc, #520]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003686:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800368a:	d10b      	bne.n	80036a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800368c:	4b7e      	ldr	r3, [pc, #504]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d05b      	beq.n	8003750 <HAL_RCC_OscConfig+0x108>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d157      	bne.n	8003750 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e242      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ac:	d106      	bne.n	80036bc <HAL_RCC_OscConfig+0x74>
 80036ae:	4b76      	ldr	r3, [pc, #472]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a75      	ldr	r2, [pc, #468]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b8:	6013      	str	r3, [r2, #0]
 80036ba:	e01d      	b.n	80036f8 <HAL_RCC_OscConfig+0xb0>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036c4:	d10c      	bne.n	80036e0 <HAL_RCC_OscConfig+0x98>
 80036c6:	4b70      	ldr	r3, [pc, #448]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a6f      	ldr	r2, [pc, #444]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036d0:	6013      	str	r3, [r2, #0]
 80036d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a6c      	ldr	r2, [pc, #432]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	e00b      	b.n	80036f8 <HAL_RCC_OscConfig+0xb0>
 80036e0:	4b69      	ldr	r3, [pc, #420]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a68      	ldr	r2, [pc, #416]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	4b66      	ldr	r3, [pc, #408]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a65      	ldr	r2, [pc, #404]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80036f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d013      	beq.n	8003728 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003700:	f7fe ff34 	bl	800256c <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003708:	f7fe ff30 	bl	800256c <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b64      	cmp	r3, #100	@ 0x64
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e207      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371a:	4b5b      	ldr	r3, [pc, #364]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d0f0      	beq.n	8003708 <HAL_RCC_OscConfig+0xc0>
 8003726:	e014      	b.n	8003752 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003728:	f7fe ff20 	bl	800256c <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800372e:	e008      	b.n	8003742 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003730:	f7fe ff1c 	bl	800256c <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b64      	cmp	r3, #100	@ 0x64
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e1f3      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003742:	4b51      	ldr	r3, [pc, #324]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1f0      	bne.n	8003730 <HAL_RCC_OscConfig+0xe8>
 800374e:	e000      	b.n	8003752 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003750:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d063      	beq.n	8003826 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800375e:	4b4a      	ldr	r3, [pc, #296]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 030c 	and.w	r3, r3, #12
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00b      	beq.n	8003782 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800376a:	4b47      	ldr	r3, [pc, #284]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003772:	2b08      	cmp	r3, #8
 8003774:	d11c      	bne.n	80037b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003776:	4b44      	ldr	r3, [pc, #272]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d116      	bne.n	80037b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003782:	4b41      	ldr	r3, [pc, #260]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d005      	beq.n	800379a <HAL_RCC_OscConfig+0x152>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d001      	beq.n	800379a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e1c7      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379a:	4b3b      	ldr	r3, [pc, #236]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	4937      	ldr	r1, [pc, #220]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ae:	e03a      	b.n	8003826 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d020      	beq.n	80037fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037b8:	4b34      	ldr	r3, [pc, #208]	@ (800388c <HAL_RCC_OscConfig+0x244>)
 80037ba:	2201      	movs	r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037be:	f7fe fed5 	bl	800256c <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c6:	f7fe fed1 	bl	800256c <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e1a8      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0f0      	beq.n	80037c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e4:	4b28      	ldr	r3, [pc, #160]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	00db      	lsls	r3, r3, #3
 80037f2:	4925      	ldr	r1, [pc, #148]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	600b      	str	r3, [r1, #0]
 80037f8:	e015      	b.n	8003826 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037fa:	4b24      	ldr	r3, [pc, #144]	@ (800388c <HAL_RCC_OscConfig+0x244>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7fe feb4 	bl	800256c <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003808:	f7fe feb0 	bl	800256c <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e187      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800381a:	4b1b      	ldr	r3, [pc, #108]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f0      	bne.n	8003808 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0308 	and.w	r3, r3, #8
 800382e:	2b00      	cmp	r3, #0
 8003830:	d036      	beq.n	80038a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d016      	beq.n	8003868 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800383a:	4b15      	ldr	r3, [pc, #84]	@ (8003890 <HAL_RCC_OscConfig+0x248>)
 800383c:	2201      	movs	r2, #1
 800383e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003840:	f7fe fe94 	bl	800256c <HAL_GetTick>
 8003844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003846:	e008      	b.n	800385a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003848:	f7fe fe90 	bl	800256c <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e167      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800385a:	4b0b      	ldr	r3, [pc, #44]	@ (8003888 <HAL_RCC_OscConfig+0x240>)
 800385c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d0f0      	beq.n	8003848 <HAL_RCC_OscConfig+0x200>
 8003866:	e01b      	b.n	80038a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003868:	4b09      	ldr	r3, [pc, #36]	@ (8003890 <HAL_RCC_OscConfig+0x248>)
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800386e:	f7fe fe7d 	bl	800256c <HAL_GetTick>
 8003872:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003874:	e00e      	b.n	8003894 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003876:	f7fe fe79 	bl	800256c <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d907      	bls.n	8003894 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e150      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
 8003888:	40023800 	.word	0x40023800
 800388c:	42470000 	.word	0x42470000
 8003890:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003894:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1ea      	bne.n	8003876 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0304 	and.w	r3, r3, #4
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 8097 	beq.w	80039dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ae:	2300      	movs	r3, #0
 80038b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b2:	4b81      	ldr	r3, [pc, #516]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10f      	bne.n	80038de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	4b7d      	ldr	r3, [pc, #500]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	4a7c      	ldr	r2, [pc, #496]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80038c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ce:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d6:	60bb      	str	r3, [r7, #8]
 80038d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038da:	2301      	movs	r3, #1
 80038dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038de:	4b77      	ldr	r3, [pc, #476]	@ (8003abc <HAL_RCC_OscConfig+0x474>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d118      	bne.n	800391c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ea:	4b74      	ldr	r3, [pc, #464]	@ (8003abc <HAL_RCC_OscConfig+0x474>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a73      	ldr	r2, [pc, #460]	@ (8003abc <HAL_RCC_OscConfig+0x474>)
 80038f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038f6:	f7fe fe39 	bl	800256c <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038fe:	f7fe fe35 	bl	800256c <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e10c      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003910:	4b6a      	ldr	r3, [pc, #424]	@ (8003abc <HAL_RCC_OscConfig+0x474>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0f0      	beq.n	80038fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d106      	bne.n	8003932 <HAL_RCC_OscConfig+0x2ea>
 8003924:	4b64      	ldr	r3, [pc, #400]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003928:	4a63      	ldr	r2, [pc, #396]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003930:	e01c      	b.n	800396c <HAL_RCC_OscConfig+0x324>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	2b05      	cmp	r3, #5
 8003938:	d10c      	bne.n	8003954 <HAL_RCC_OscConfig+0x30c>
 800393a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 800393c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003940:	f043 0304 	orr.w	r3, r3, #4
 8003944:	6713      	str	r3, [r2, #112]	@ 0x70
 8003946:	4b5c      	ldr	r3, [pc, #368]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800394a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 800394c:	f043 0301 	orr.w	r3, r3, #1
 8003950:	6713      	str	r3, [r2, #112]	@ 0x70
 8003952:	e00b      	b.n	800396c <HAL_RCC_OscConfig+0x324>
 8003954:	4b58      	ldr	r3, [pc, #352]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003958:	4a57      	ldr	r2, [pc, #348]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 800395a:	f023 0301 	bic.w	r3, r3, #1
 800395e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003960:	4b55      	ldr	r3, [pc, #340]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003964:	4a54      	ldr	r2, [pc, #336]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003966:	f023 0304 	bic.w	r3, r3, #4
 800396a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d015      	beq.n	80039a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003974:	f7fe fdfa 	bl	800256c <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800397a:	e00a      	b.n	8003992 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397c:	f7fe fdf6 	bl	800256c <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800398a:	4293      	cmp	r3, r2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e0cb      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003992:	4b49      	ldr	r3, [pc, #292]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0ee      	beq.n	800397c <HAL_RCC_OscConfig+0x334>
 800399e:	e014      	b.n	80039ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a0:	f7fe fde4 	bl	800256c <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039a6:	e00a      	b.n	80039be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a8:	f7fe fde0 	bl	800256c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e0b5      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039be:	4b3e      	ldr	r3, [pc, #248]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80039c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1ee      	bne.n	80039a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039ca:	7dfb      	ldrb	r3, [r7, #23]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d105      	bne.n	80039dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d0:	4b39      	ldr	r3, [pc, #228]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	4a38      	ldr	r2, [pc, #224]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80039d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 80a1 	beq.w	8003b28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039e6:	4b34      	ldr	r3, [pc, #208]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 030c 	and.w	r3, r3, #12
 80039ee:	2b08      	cmp	r3, #8
 80039f0:	d05c      	beq.n	8003aac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d141      	bne.n	8003a7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fa:	4b31      	ldr	r3, [pc, #196]	@ (8003ac0 <HAL_RCC_OscConfig+0x478>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a00:	f7fe fdb4 	bl	800256c <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a08:	f7fe fdb0 	bl	800256c <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e087      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1a:	4b27      	ldr	r3, [pc, #156]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1f0      	bne.n	8003a08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	69da      	ldr	r2, [r3, #28]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	019b      	lsls	r3, r3, #6
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3c:	085b      	lsrs	r3, r3, #1
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	041b      	lsls	r3, r3, #16
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a48:	061b      	lsls	r3, r3, #24
 8003a4a:	491b      	ldr	r1, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a50:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac0 <HAL_RCC_OscConfig+0x478>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a56:	f7fe fd89 	bl	800256c <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a5e:	f7fe fd85 	bl	800256c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e05c      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a70:	4b11      	ldr	r3, [pc, #68]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d0f0      	beq.n	8003a5e <HAL_RCC_OscConfig+0x416>
 8003a7c:	e054      	b.n	8003b28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7e:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <HAL_RCC_OscConfig+0x478>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a84:	f7fe fd72 	bl	800256c <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8c:	f7fe fd6e 	bl	800256c <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e045      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9e:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1f0      	bne.n	8003a8c <HAL_RCC_OscConfig+0x444>
 8003aaa:	e03d      	b.n	8003b28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d107      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e038      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	40007000 	.word	0x40007000
 8003ac0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b34 <HAL_RCC_OscConfig+0x4ec>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d028      	beq.n	8003b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d121      	bne.n	8003b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d11a      	bne.n	8003b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003af4:	4013      	ands	r3, r2
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003afa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d111      	bne.n	8003b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0a:	085b      	lsrs	r3, r3, #1
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d107      	bne.n	8003b24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d001      	beq.n	8003b28 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e000      	b.n	8003b2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40023800 	.word	0x40023800

08003b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e0cc      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b4c:	4b68      	ldr	r3, [pc, #416]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0307 	and.w	r3, r3, #7
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d90c      	bls.n	8003b74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b5a:	4b65      	ldr	r3, [pc, #404]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b62:	4b63      	ldr	r3, [pc, #396]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0307 	and.w	r3, r3, #7
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e0b8      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d020      	beq.n	8003bc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b8c:	4b59      	ldr	r3, [pc, #356]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	4a58      	ldr	r2, [pc, #352]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0308 	and.w	r3, r3, #8
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d005      	beq.n	8003bb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ba4:	4b53      	ldr	r3, [pc, #332]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	4a52      	ldr	r2, [pc, #328]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb0:	4b50      	ldr	r3, [pc, #320]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	494d      	ldr	r1, [pc, #308]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d044      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d107      	bne.n	8003be6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd6:	4b47      	ldr	r3, [pc, #284]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d119      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e07f      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d003      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d107      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d109      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e06f      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c06:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e067      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c16:	4b37      	ldr	r3, [pc, #220]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f023 0203 	bic.w	r2, r3, #3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4934      	ldr	r1, [pc, #208]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c28:	f7fe fca0 	bl	800256c <HAL_GetTick>
 8003c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c30:	f7fe fc9c 	bl	800256c <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e04f      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c46:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 020c 	and.w	r2, r3, #12
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d1eb      	bne.n	8003c30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c58:	4b25      	ldr	r3, [pc, #148]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d20c      	bcs.n	8003c80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c66:	4b22      	ldr	r3, [pc, #136]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6e:	4b20      	ldr	r3, [pc, #128]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0307 	and.w	r3, r3, #7
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e032      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d008      	beq.n	8003c9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c8c:	4b19      	ldr	r3, [pc, #100]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	4916      	ldr	r1, [pc, #88]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0308 	and.w	r3, r3, #8
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d009      	beq.n	8003cbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003caa:	4b12      	ldr	r3, [pc, #72]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	490e      	ldr	r1, [pc, #56]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cbe:	f000 f821 	bl	8003d04 <HAL_RCC_GetSysClockFreq>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	091b      	lsrs	r3, r3, #4
 8003cca:	f003 030f 	and.w	r3, r3, #15
 8003cce:	490a      	ldr	r1, [pc, #40]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003cd0:	5ccb      	ldrb	r3, [r1, r3]
 8003cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd6:	4a09      	ldr	r2, [pc, #36]	@ (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cda:	4b09      	ldr	r3, [pc, #36]	@ (8003d00 <HAL_RCC_ClockConfig+0x1c8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fe fa56 	bl	8002190 <HAL_InitTick>

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40023c00 	.word	0x40023c00
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	0800d4e8 	.word	0x0800d4e8
 8003cfc:	20000000 	.word	0x20000000
 8003d00:	20000004 	.word	0x20000004

08003d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d08:	b090      	sub	sp, #64	@ 0x40
 8003d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d1c:	4b59      	ldr	r3, [pc, #356]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d00d      	beq.n	8003d44 <HAL_RCC_GetSysClockFreq+0x40>
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	f200 80a1 	bhi.w	8003e70 <HAL_RCC_GetSysClockFreq+0x16c>
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d002      	beq.n	8003d38 <HAL_RCC_GetSysClockFreq+0x34>
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d003      	beq.n	8003d3e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d36:	e09b      	b.n	8003e70 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d38:	4b53      	ldr	r3, [pc, #332]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d3c:	e09b      	b.n	8003e76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d3e:	4b53      	ldr	r3, [pc, #332]	@ (8003e8c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d42:	e098      	b.n	8003e76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d44:	4b4f      	ldr	r3, [pc, #316]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d4c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d4e:	4b4d      	ldr	r3, [pc, #308]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d028      	beq.n	8003dac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	099b      	lsrs	r3, r3, #6
 8003d60:	2200      	movs	r2, #0
 8003d62:	623b      	str	r3, [r7, #32]
 8003d64:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d66:	6a3b      	ldr	r3, [r7, #32]
 8003d68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	4b47      	ldr	r3, [pc, #284]	@ (8003e8c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d70:	fb03 f201 	mul.w	r2, r3, r1
 8003d74:	2300      	movs	r3, #0
 8003d76:	fb00 f303 	mul.w	r3, r0, r3
 8003d7a:	4413      	add	r3, r2
 8003d7c:	4a43      	ldr	r2, [pc, #268]	@ (8003e8c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d7e:	fba0 1202 	umull	r1, r2, r0, r2
 8003d82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d84:	460a      	mov	r2, r1
 8003d86:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d8a:	4413      	add	r3, r2
 8003d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d90:	2200      	movs	r2, #0
 8003d92:	61bb      	str	r3, [r7, #24]
 8003d94:	61fa      	str	r2, [r7, #28]
 8003d96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d9e:	f7fc ff03 	bl	8000ba8 <__aeabi_uldivmod>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4613      	mov	r3, r2
 8003da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003daa:	e053      	b.n	8003e54 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dac:	4b35      	ldr	r3, [pc, #212]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	099b      	lsrs	r3, r3, #6
 8003db2:	2200      	movs	r2, #0
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	617a      	str	r2, [r7, #20]
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003dbe:	f04f 0b00 	mov.w	fp, #0
 8003dc2:	4652      	mov	r2, sl
 8003dc4:	465b      	mov	r3, fp
 8003dc6:	f04f 0000 	mov.w	r0, #0
 8003dca:	f04f 0100 	mov.w	r1, #0
 8003dce:	0159      	lsls	r1, r3, #5
 8003dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dd4:	0150      	lsls	r0, r2, #5
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	ebb2 080a 	subs.w	r8, r2, sl
 8003dde:	eb63 090b 	sbc.w	r9, r3, fp
 8003de2:	f04f 0200 	mov.w	r2, #0
 8003de6:	f04f 0300 	mov.w	r3, #0
 8003dea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003dee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003df2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003df6:	ebb2 0408 	subs.w	r4, r2, r8
 8003dfa:	eb63 0509 	sbc.w	r5, r3, r9
 8003dfe:	f04f 0200 	mov.w	r2, #0
 8003e02:	f04f 0300 	mov.w	r3, #0
 8003e06:	00eb      	lsls	r3, r5, #3
 8003e08:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e0c:	00e2      	lsls	r2, r4, #3
 8003e0e:	4614      	mov	r4, r2
 8003e10:	461d      	mov	r5, r3
 8003e12:	eb14 030a 	adds.w	r3, r4, sl
 8003e16:	603b      	str	r3, [r7, #0]
 8003e18:	eb45 030b 	adc.w	r3, r5, fp
 8003e1c:	607b      	str	r3, [r7, #4]
 8003e1e:	f04f 0200 	mov.w	r2, #0
 8003e22:	f04f 0300 	mov.w	r3, #0
 8003e26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e2a:	4629      	mov	r1, r5
 8003e2c:	028b      	lsls	r3, r1, #10
 8003e2e:	4621      	mov	r1, r4
 8003e30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e34:	4621      	mov	r1, r4
 8003e36:	028a      	lsls	r2, r1, #10
 8003e38:	4610      	mov	r0, r2
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e3e:	2200      	movs	r2, #0
 8003e40:	60bb      	str	r3, [r7, #8]
 8003e42:	60fa      	str	r2, [r7, #12]
 8003e44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e48:	f7fc feae 	bl	8000ba8 <__aeabi_uldivmod>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4613      	mov	r3, r2
 8003e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e54:	4b0b      	ldr	r3, [pc, #44]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	0c1b      	lsrs	r3, r3, #16
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	3301      	adds	r3, #1
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003e64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e6e:	e002      	b.n	8003e76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e70:	4b05      	ldr	r3, [pc, #20]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3740      	adds	r7, #64	@ 0x40
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e82:	bf00      	nop
 8003e84:	40023800 	.word	0x40023800
 8003e88:	00f42400 	.word	0x00f42400
 8003e8c:	017d7840 	.word	0x017d7840

08003e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e94:	4b03      	ldr	r3, [pc, #12]	@ (8003ea4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e96:	681b      	ldr	r3, [r3, #0]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	20000000 	.word	0x20000000

08003ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003eac:	f7ff fff0 	bl	8003e90 <HAL_RCC_GetHCLKFreq>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	4b05      	ldr	r3, [pc, #20]	@ (8003ec8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	0a9b      	lsrs	r3, r3, #10
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	4903      	ldr	r1, [pc, #12]	@ (8003ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ebe:	5ccb      	ldrb	r3, [r1, r3]
 8003ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	0800d4f8 	.word	0x0800d4f8

08003ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ed4:	f7ff ffdc 	bl	8003e90 <HAL_RCC_GetHCLKFreq>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	0b5b      	lsrs	r3, r3, #13
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	4903      	ldr	r1, [pc, #12]	@ (8003ef4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ee6:	5ccb      	ldrb	r3, [r1, r3]
 8003ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	0800d4f8 	.word	0x0800d4f8

08003ef8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	220f      	movs	r2, #15
 8003f06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003f08:	4b12      	ldr	r3, [pc, #72]	@ (8003f54 <HAL_RCC_GetClockConfig+0x5c>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 0203 	and.w	r2, r3, #3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003f14:	4b0f      	ldr	r3, [pc, #60]	@ (8003f54 <HAL_RCC_GetClockConfig+0x5c>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003f20:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <HAL_RCC_GetClockConfig+0x5c>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003f2c:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <HAL_RCC_GetClockConfig+0x5c>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	08db      	lsrs	r3, r3, #3
 8003f32:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003f3a:	4b07      	ldr	r3, [pc, #28]	@ (8003f58 <HAL_RCC_GetClockConfig+0x60>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0207 	and.w	r2, r3, #7
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	601a      	str	r2, [r3, #0]
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40023800 	.word	0x40023800
 8003f58:	40023c00 	.word	0x40023c00

08003f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e041      	b.n	8003ff2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d106      	bne.n	8003f88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f839 	bl	8003ffa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3304      	adds	r3, #4
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	f000 f9c0 	bl	8004320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
	...

08004010 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d001      	beq.n	8004028 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e04e      	b.n	80040c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68da      	ldr	r2, [r3, #12]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0201 	orr.w	r2, r2, #1
 800403e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a23      	ldr	r2, [pc, #140]	@ (80040d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d022      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004052:	d01d      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1f      	ldr	r2, [pc, #124]	@ (80040d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d018      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1e      	ldr	r2, [pc, #120]	@ (80040dc <HAL_TIM_Base_Start_IT+0xcc>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d013      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a1c      	ldr	r2, [pc, #112]	@ (80040e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d00e      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a1b      	ldr	r2, [pc, #108]	@ (80040e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d009      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a19      	ldr	r2, [pc, #100]	@ (80040e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d004      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0x80>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a18      	ldr	r2, [pc, #96]	@ (80040ec <HAL_TIM_Base_Start_IT+0xdc>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d111      	bne.n	80040b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 0307 	and.w	r3, r3, #7
 800409a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2b06      	cmp	r3, #6
 80040a0:	d010      	beq.n	80040c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0201 	orr.w	r2, r2, #1
 80040b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b2:	e007      	b.n	80040c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0201 	orr.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3714      	adds	r7, #20
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40010000 	.word	0x40010000
 80040d8:	40000400 	.word	0x40000400
 80040dc:	40000800 	.word	0x40000800
 80040e0:	40000c00 	.word	0x40000c00
 80040e4:	40010400 	.word	0x40010400
 80040e8:	40014000 	.word	0x40014000
 80040ec:	40001800 	.word	0x40001800

080040f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d020      	beq.n	8004154 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01b      	beq.n	8004154 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0202 	mvn.w	r2, #2
 8004124:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f8d2 	bl	80042e4 <HAL_TIM_IC_CaptureCallback>
 8004140:	e005      	b.n	800414e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f8c4 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f8d5 	bl	80042f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b00      	cmp	r3, #0
 800415c:	d020      	beq.n	80041a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	d01b      	beq.n	80041a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0204 	mvn.w	r2, #4
 8004170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2202      	movs	r2, #2
 8004176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f8ac 	bl	80042e4 <HAL_TIM_IC_CaptureCallback>
 800418c:	e005      	b.n	800419a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f89e 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 f8af 	bl	80042f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f003 0308 	and.w	r3, r3, #8
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d020      	beq.n	80041ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f003 0308 	and.w	r3, r3, #8
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01b      	beq.n	80041ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f06f 0208 	mvn.w	r2, #8
 80041bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2204      	movs	r2, #4
 80041c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f886 	bl	80042e4 <HAL_TIM_IC_CaptureCallback>
 80041d8:	e005      	b.n	80041e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f878 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f889 	bl	80042f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0310 	and.w	r3, r3, #16
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d020      	beq.n	8004238 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f003 0310 	and.w	r3, r3, #16
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d01b      	beq.n	8004238 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0210 	mvn.w	r2, #16
 8004208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2208      	movs	r2, #8
 800420e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	69db      	ldr	r3, [r3, #28]
 8004216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f860 	bl	80042e4 <HAL_TIM_IC_CaptureCallback>
 8004224:	e005      	b.n	8004232 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f852 	bl	80042d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f863 	bl	80042f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00c      	beq.n	800425c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d007      	beq.n	800425c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f06f 0201 	mvn.w	r2, #1
 8004254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7fd fd58 	bl	8001d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00c      	beq.n	8004280 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f900 	bl	8004480 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00c      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004290:	2b00      	cmp	r3, #0
 8004292:	d007      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800429c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f834 	bl	800430c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00c      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f003 0320 	and.w	r3, r3, #32
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d007      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0220 	mvn.w	r2, #32
 80042c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f8d2 	bl	800446c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042c8:	bf00      	nop
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a43      	ldr	r2, [pc, #268]	@ (8004440 <TIM_Base_SetConfig+0x120>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d013      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800433e:	d00f      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a40      	ldr	r2, [pc, #256]	@ (8004444 <TIM_Base_SetConfig+0x124>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00b      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a3f      	ldr	r2, [pc, #252]	@ (8004448 <TIM_Base_SetConfig+0x128>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d007      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a3e      	ldr	r2, [pc, #248]	@ (800444c <TIM_Base_SetConfig+0x12c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d003      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a3d      	ldr	r2, [pc, #244]	@ (8004450 <TIM_Base_SetConfig+0x130>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d108      	bne.n	8004372 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	4313      	orrs	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a32      	ldr	r2, [pc, #200]	@ (8004440 <TIM_Base_SetConfig+0x120>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d02b      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004380:	d027      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a2f      	ldr	r2, [pc, #188]	@ (8004444 <TIM_Base_SetConfig+0x124>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d023      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a2e      	ldr	r2, [pc, #184]	@ (8004448 <TIM_Base_SetConfig+0x128>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d01f      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a2d      	ldr	r2, [pc, #180]	@ (800444c <TIM_Base_SetConfig+0x12c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d01b      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a2c      	ldr	r2, [pc, #176]	@ (8004450 <TIM_Base_SetConfig+0x130>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d017      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004454 <TIM_Base_SetConfig+0x134>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d013      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004458 <TIM_Base_SetConfig+0x138>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00f      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a29      	ldr	r2, [pc, #164]	@ (800445c <TIM_Base_SetConfig+0x13c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d00b      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a28      	ldr	r2, [pc, #160]	@ (8004460 <TIM_Base_SetConfig+0x140>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d007      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a27      	ldr	r2, [pc, #156]	@ (8004464 <TIM_Base_SetConfig+0x144>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d003      	beq.n	80043d2 <TIM_Base_SetConfig+0xb2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a26      	ldr	r2, [pc, #152]	@ (8004468 <TIM_Base_SetConfig+0x148>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d108      	bne.n	80043e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	689a      	ldr	r2, [r3, #8]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a0e      	ldr	r2, [pc, #56]	@ (8004440 <TIM_Base_SetConfig+0x120>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d003      	beq.n	8004412 <TIM_Base_SetConfig+0xf2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a10      	ldr	r2, [pc, #64]	@ (8004450 <TIM_Base_SetConfig+0x130>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d103      	bne.n	800441a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f043 0204 	orr.w	r2, r3, #4
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	601a      	str	r2, [r3, #0]
}
 8004432:	bf00      	nop
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40010000 	.word	0x40010000
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800
 800444c:	40000c00 	.word	0x40000c00
 8004450:	40010400 	.word	0x40010400
 8004454:	40014000 	.word	0x40014000
 8004458:	40014400 	.word	0x40014400
 800445c:	40014800 	.word	0x40014800
 8004460:	40001800 	.word	0x40001800
 8004464:	40001c00 	.word	0x40001c00
 8004468:	40002000 	.word	0x40002000

0800446c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e042      	b.n	800452c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d106      	bne.n	80044c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f7fd fd4e 	bl	8001f5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2224      	movs	r2, #36	@ 0x24
 80044c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f001 f849 	bl	8005570 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	695a      	ldr	r2, [r3, #20]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800450c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e024      	b.n	8004590 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2224      	movs	r2, #36	@ 0x24
 800454a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800455c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7fd fdd6 	bl	8002110 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3708      	adds	r7, #8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b08a      	sub	sp, #40	@ 0x28
 800459c:	af02      	add	r7, sp, #8
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	603b      	str	r3, [r7, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b20      	cmp	r3, #32
 80045b6:	d175      	bne.n	80046a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d002      	beq.n	80045c4 <HAL_UART_Transmit+0x2c>
 80045be:	88fb      	ldrh	r3, [r7, #6]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e06e      	b.n	80046a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2221      	movs	r2, #33	@ 0x21
 80045d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045d6:	f7fd ffc9 	bl	800256c <HAL_GetTick>
 80045da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	88fa      	ldrh	r2, [r7, #6]
 80045e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	88fa      	ldrh	r2, [r7, #6]
 80045e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045f0:	d108      	bne.n	8004604 <HAL_UART_Transmit+0x6c>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d104      	bne.n	8004604 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	61bb      	str	r3, [r7, #24]
 8004602:	e003      	b.n	800460c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004608:	2300      	movs	r3, #0
 800460a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800460c:	e02e      	b.n	800466c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2200      	movs	r2, #0
 8004616:	2180      	movs	r1, #128	@ 0x80
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 fce7 	bl	8004fec <UART_WaitOnFlagUntilTimeout>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2220      	movs	r2, #32
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e03a      	b.n	80046a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10b      	bne.n	800464e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	461a      	mov	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004644:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	3302      	adds	r3, #2
 800464a:	61bb      	str	r3, [r7, #24]
 800464c:	e007      	b.n	800465e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	781a      	ldrb	r2, [r3, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	3301      	adds	r3, #1
 800465c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1cb      	bne.n	800460e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2200      	movs	r2, #0
 800467e:	2140      	movs	r1, #64	@ 0x40
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f000 fcb3 	bl	8004fec <UART_WaitOnFlagUntilTimeout>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d005      	beq.n	8004698 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2220      	movs	r2, #32
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e006      	b.n	80046a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2220      	movs	r2, #32
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	e000      	b.n	80046a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
  }
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3720      	adds	r7, #32
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b090      	sub	sp, #64	@ 0x40
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c4:	2b80      	cmp	r3, #128	@ 0x80
 80046c6:	bf0c      	ite	eq
 80046c8:	2301      	moveq	r3, #1
 80046ca:	2300      	movne	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b21      	cmp	r3, #33	@ 0x21
 80046da:	d128      	bne.n	800472e <HAL_UART_DMAStop+0x80>
 80046dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d025      	beq.n	800472e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3314      	adds	r3, #20
 80046e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	623b      	str	r3, [r7, #32]
   return(result);
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3314      	adds	r3, #20
 8004700:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004702:	633a      	str	r2, [r7, #48]	@ 0x30
 8004704:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e5      	bne.n	80046e2 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471a:	2b00      	cmp	r3, #0
 800471c:	d004      	beq.n	8004728 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004722:	4618      	mov	r0, r3
 8004724:	f7fe f9ca 	bl	8002abc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 fd5f 	bl	80051ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004738:	2b40      	cmp	r3, #64	@ 0x40
 800473a:	bf0c      	ite	eq
 800473c:	2301      	moveq	r3, #1
 800473e:	2300      	movne	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b22      	cmp	r3, #34	@ 0x22
 800474e:	d128      	bne.n	80047a2 <HAL_UART_DMAStop+0xf4>
 8004750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004752:	2b00      	cmp	r3, #0
 8004754:	d025      	beq.n	80047a2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	3314      	adds	r3, #20
 800475c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	e853 3f00 	ldrex	r3, [r3]
 8004764:	60fb      	str	r3, [r7, #12]
   return(result);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800476c:	637b      	str	r3, [r7, #52]	@ 0x34
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3314      	adds	r3, #20
 8004774:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004776:	61fa      	str	r2, [r7, #28]
 8004778:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	69b9      	ldr	r1, [r7, #24]
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	617b      	str	r3, [r7, #20]
   return(result);
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e5      	bne.n	8004756 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478e:	2b00      	cmp	r3, #0
 8004790:	d004      	beq.n	800479c <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004796:	4618      	mov	r0, r3
 8004798:	f7fe f990 	bl	8002abc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 fd4d 	bl	800523c <UART_EndRxTransfer>
  }

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3740      	adds	r7, #64	@ 0x40
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08c      	sub	sp, #48	@ 0x30
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	4613      	mov	r3, r2
 80047b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b20      	cmp	r3, #32
 80047c4:	d146      	bne.n	8004854 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80047cc:	88fb      	ldrh	r3, [r7, #6]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e03f      	b.n	8004856 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2201      	movs	r2, #1
 80047da:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80047e2:	88fb      	ldrh	r3, [r7, #6]
 80047e4:	461a      	mov	r2, r3
 80047e6:	68b9      	ldr	r1, [r7, #8]
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 fc59 	bl	80050a0 <UART_Start_Receive_DMA>
 80047ee:	4603      	mov	r3, r0
 80047f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d125      	bne.n	8004848 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047fc:	2300      	movs	r3, #0
 80047fe:	613b      	str	r3, [r7, #16]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	613b      	str	r3, [r7, #16]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	613b      	str	r3, [r7, #16]
 8004810:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	330c      	adds	r3, #12
 8004818:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	e853 3f00 	ldrex	r3, [r3]
 8004820:	617b      	str	r3, [r7, #20]
   return(result);
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f043 0310 	orr.w	r3, r3, #16
 8004828:	62bb      	str	r3, [r7, #40]	@ 0x28
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	330c      	adds	r3, #12
 8004830:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004832:	627a      	str	r2, [r7, #36]	@ 0x24
 8004834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004836:	6a39      	ldr	r1, [r7, #32]
 8004838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800483a:	e841 2300 	strex	r3, r2, [r1]
 800483e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e5      	bne.n	8004812 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8004846:	e002      	b.n	800484e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800484e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004852:	e000      	b.n	8004856 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8004854:	2302      	movs	r3, #2
  }
}
 8004856:	4618      	mov	r0, r3
 8004858:	3730      	adds	r7, #48	@ 0x30
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b0ba      	sub	sp, #232	@ 0xe8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004886:	2300      	movs	r3, #0
 8004888:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800488c:	2300      	movs	r3, #0
 800488e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800489e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10f      	bne.n	80048c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048aa:	f003 0320 	and.w	r3, r3, #32
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d009      	beq.n	80048c6 <HAL_UART_IRQHandler+0x66>
 80048b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048b6:	f003 0320 	and.w	r3, r3, #32
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 fd98 	bl	80053f4 <UART_Receive_IT>
      return;
 80048c4:	e273      	b.n	8004dae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80048c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 80de 	beq.w	8004a8c <HAL_UART_IRQHandler+0x22c>
 80048d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d106      	bne.n	80048ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80d1 	beq.w	8004a8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00b      	beq.n	800490e <HAL_UART_IRQHandler+0xae>
 80048f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d005      	beq.n	800490e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004906:	f043 0201 	orr.w	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800490e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00b      	beq.n	8004932 <HAL_UART_IRQHandler+0xd2>
 800491a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d005      	beq.n	8004932 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492a:	f043 0202 	orr.w	r2, r3, #2
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00b      	beq.n	8004956 <HAL_UART_IRQHandler+0xf6>
 800493e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494e:	f043 0204 	orr.w	r2, r3, #4
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d011      	beq.n	8004986 <HAL_UART_IRQHandler+0x126>
 8004962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004966:	f003 0320 	and.w	r3, r3, #32
 800496a:	2b00      	cmp	r3, #0
 800496c:	d105      	bne.n	800497a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800496e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	f043 0208 	orr.w	r2, r3, #8
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 820a 	beq.w	8004da4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004990:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_UART_IRQHandler+0x14e>
 800499c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049a0:	f003 0320 	and.w	r3, r3, #32
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fd23 	bl	80053f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b8:	2b40      	cmp	r3, #64	@ 0x40
 80049ba:	bf0c      	ite	eq
 80049bc:	2301      	moveq	r3, #1
 80049be:	2300      	movne	r3, #0
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d103      	bne.n	80049da <HAL_UART_IRQHandler+0x17a>
 80049d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d04f      	beq.n	8004a7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 fc2e 	bl	800523c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ea:	2b40      	cmp	r3, #64	@ 0x40
 80049ec:	d141      	bne.n	8004a72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	3314      	adds	r3, #20
 80049f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049fc:	e853 3f00 	ldrex	r3, [r3]
 8004a00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	3314      	adds	r3, #20
 8004a16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a2a:	e841 2300 	strex	r3, r2, [r1]
 8004a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1d9      	bne.n	80049ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d013      	beq.n	8004a6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a46:	4a8a      	ldr	r2, [pc, #552]	@ (8004c70 <HAL_UART_IRQHandler+0x410>)
 8004a48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7fe f8a4 	bl	8002b9c <HAL_DMA_Abort_IT>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d016      	beq.n	8004a88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a64:	4610      	mov	r0, r2
 8004a66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a68:	e00e      	b.n	8004a88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f001 fd46 	bl	80064fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a70:	e00a      	b.n	8004a88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f001 fd42 	bl	80064fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a78:	e006      	b.n	8004a88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f001 fd3e 	bl	80064fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a86:	e18d      	b.n	8004da4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a88:	bf00      	nop
    return;
 8004a8a:	e18b      	b.n	8004da4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	f040 8167 	bne.w	8004d64 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a9a:	f003 0310 	and.w	r3, r3, #16
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f000 8160 	beq.w	8004d64 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004aa8:	f003 0310 	and.w	r3, r3, #16
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 8159 	beq.w	8004d64 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	60bb      	str	r3, [r7, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	60bb      	str	r3, [r7, #8]
 8004ac6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad2:	2b40      	cmp	r3, #64	@ 0x40
 8004ad4:	f040 80ce 	bne.w	8004c74 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ae4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f000 80a9 	beq.w	8004c40 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004af2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004af6:	429a      	cmp	r2, r3
 8004af8:	f080 80a2 	bcs.w	8004c40 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b0e:	f000 8088 	beq.w	8004c22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	330c      	adds	r3, #12
 8004b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b20:	e853 3f00 	ldrex	r3, [r3]
 8004b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b4e:	e841 2300 	strex	r3, r2, [r1]
 8004b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1d9      	bne.n	8004b12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	3314      	adds	r3, #20
 8004b64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b68:	e853 3f00 	ldrex	r3, [r3]
 8004b6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b70:	f023 0301 	bic.w	r3, r3, #1
 8004b74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3314      	adds	r3, #20
 8004b7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b8e:	e841 2300 	strex	r3, r2, [r1]
 8004b92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1e1      	bne.n	8004b5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3314      	adds	r3, #20
 8004ba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3314      	adds	r3, #20
 8004bba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004bc6:	e841 2300 	strex	r3, r2, [r1]
 8004bca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1e3      	bne.n	8004b9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	330c      	adds	r3, #12
 8004be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bf2:	f023 0310 	bic.w	r3, r3, #16
 8004bf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	330c      	adds	r3, #12
 8004c00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e3      	bne.n	8004be0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7fd ff4d 	bl	8002abc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2202      	movs	r2, #2
 8004c26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	4619      	mov	r1, r3
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f001 fc25 	bl	8006488 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c3e:	e0b3      	b.n	8004da8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	f040 80ad 	bne.w	8004da8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c58:	f040 80a6 	bne.w	8004da8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c66:	4619      	mov	r1, r3
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f001 fc0d 	bl	8006488 <HAL_UARTEx_RxEventCallback>
      return;
 8004c6e:	e09b      	b.n	8004da8 <HAL_UART_IRQHandler+0x548>
 8004c70:	08005303 	.word	0x08005303
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 808e 	beq.w	8004dac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004c90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 8089 	beq.w	8004dac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	330c      	adds	r3, #12
 8004ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca4:	e853 3f00 	ldrex	r3, [r3]
 8004ca8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	330c      	adds	r3, #12
 8004cba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004cbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8004cc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cc6:	e841 2300 	strex	r3, r2, [r1]
 8004cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1e3      	bne.n	8004c9a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	3314      	adds	r3, #20
 8004cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	e853 3f00 	ldrex	r3, [r3]
 8004ce0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ce2:	6a3b      	ldr	r3, [r7, #32]
 8004ce4:	f023 0301 	bic.w	r3, r3, #1
 8004ce8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3314      	adds	r3, #20
 8004cf2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004cf6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cfe:	e841 2300 	strex	r3, r2, [r1]
 8004d02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1e3      	bne.n	8004cd2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	330c      	adds	r3, #12
 8004d1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f023 0310 	bic.w	r3, r3, #16
 8004d2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	330c      	adds	r3, #12
 8004d38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d3c:	61fa      	str	r2, [r7, #28]
 8004d3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d40:	69b9      	ldr	r1, [r7, #24]
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	e841 2300 	strex	r3, r2, [r1]
 8004d48:	617b      	str	r3, [r7, #20]
   return(result);
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e3      	bne.n	8004d18 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f001 fb93 	bl	8006488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d62:	e023      	b.n	8004dac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d009      	beq.n	8004d84 <HAL_UART_IRQHandler+0x524>
 8004d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 fad1 	bl	8005324 <UART_Transmit_IT>
    return;
 8004d82:	e014      	b.n	8004dae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00e      	beq.n	8004dae <HAL_UART_IRQHandler+0x54e>
 8004d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d008      	beq.n	8004dae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 fb11 	bl	80053c4 <UART_EndTransmit_IT>
    return;
 8004da2:	e004      	b.n	8004dae <HAL_UART_IRQHandler+0x54e>
    return;
 8004da4:	bf00      	nop
 8004da6:	e002      	b.n	8004dae <HAL_UART_IRQHandler+0x54e>
      return;
 8004da8:	bf00      	nop
 8004daa:	e000      	b.n	8004dae <HAL_UART_IRQHandler+0x54e>
      return;
 8004dac:	bf00      	nop
  }
}
 8004dae:	37e8      	adds	r7, #232	@ 0xe8
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b09c      	sub	sp, #112	@ 0x70
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d172      	bne.n	8004ef2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004e0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e0e:	2200      	movs	r2, #0
 8004e10:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	330c      	adds	r3, #12
 8004e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e1c:	e853 3f00 	ldrex	r3, [r3]
 8004e20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	330c      	adds	r3, #12
 8004e30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004e32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e3a:	e841 2300 	strex	r3, r2, [r1]
 8004e3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1e5      	bne.n	8004e12 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3314      	adds	r3, #20
 8004e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e50:	e853 3f00 	ldrex	r3, [r3]
 8004e54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e58:	f023 0301 	bic.w	r3, r3, #1
 8004e5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3314      	adds	r3, #20
 8004e64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004e66:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e6e:	e841 2300 	strex	r3, r2, [r1]
 8004e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1e5      	bne.n	8004e46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3314      	adds	r3, #20
 8004e80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	e853 3f00 	ldrex	r3, [r3]
 8004e88:	623b      	str	r3, [r7, #32]
   return(result);
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e90:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	3314      	adds	r3, #20
 8004e98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ea2:	e841 2300 	strex	r3, r2, [r1]
 8004ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1e5      	bne.n	8004e7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004eae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d119      	bne.n	8004ef2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	330c      	adds	r3, #12
 8004ec4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	e853 3f00 	ldrex	r3, [r3]
 8004ecc:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f023 0310 	bic.w	r3, r3, #16
 8004ed4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	330c      	adds	r3, #12
 8004edc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004ede:	61fa      	str	r2, [r7, #28]
 8004ee0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee2:	69b9      	ldr	r1, [r7, #24]
 8004ee4:	69fa      	ldr	r2, [r7, #28]
 8004ee6:	e841 2300 	strex	r3, r2, [r1]
 8004eea:	617b      	str	r3, [r7, #20]
   return(result);
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1e5      	bne.n	8004ebe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d106      	bne.n	8004f0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f04:	4619      	mov	r1, r3
 8004f06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f08:	f001 fabe 	bl	8006488 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f0c:	e002      	b.n	8004f14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004f0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f10:	f7ff ff5a 	bl	8004dc8 <HAL_UART_RxCpltCallback>
}
 8004f14:	bf00      	nop
 8004f16:	3770      	adds	r7, #112	@ 0x70
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d108      	bne.n	8004f4a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f3c:	085b      	lsrs	r3, r3, #1
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	4619      	mov	r1, r3
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f001 faa0 	bl	8006488 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f48:	e002      	b.n	8004f50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f7ff ff46 	bl	8004ddc <HAL_UART_RxHalfCpltCallback>
}
 8004f50:	bf00      	nop
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f68:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f74:	2b80      	cmp	r3, #128	@ 0x80
 8004f76:	bf0c      	ite	eq
 8004f78:	2301      	moveq	r3, #1
 8004f7a:	2300      	movne	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b21      	cmp	r3, #33	@ 0x21
 8004f8a:	d108      	bne.n	8004f9e <UART_DMAError+0x46>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d005      	beq.n	8004f9e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2200      	movs	r2, #0
 8004f96:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004f98:	68b8      	ldr	r0, [r7, #8]
 8004f9a:	f000 f927 	bl	80051ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa8:	2b40      	cmp	r3, #64	@ 0x40
 8004faa:	bf0c      	ite	eq
 8004fac:	2301      	moveq	r3, #1
 8004fae:	2300      	movne	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b22      	cmp	r3, #34	@ 0x22
 8004fbe:	d108      	bne.n	8004fd2 <UART_DMAError+0x7a>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d005      	beq.n	8004fd2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004fcc:	68b8      	ldr	r0, [r7, #8]
 8004fce:	f000 f935 	bl	800523c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd6:	f043 0210 	orr.w	r2, r3, #16
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fde:	68b8      	ldr	r0, [r7, #8]
 8004fe0:	f001 fa8c 	bl	80064fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fe4:	bf00      	nop
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	603b      	str	r3, [r7, #0]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ffc:	e03b      	b.n	8005076 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ffe:	6a3b      	ldr	r3, [r7, #32]
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005004:	d037      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005006:	f7fd fab1 	bl	800256c <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	6a3a      	ldr	r2, [r7, #32]
 8005012:	429a      	cmp	r2, r3
 8005014:	d302      	bcc.n	800501c <UART_WaitOnFlagUntilTimeout+0x30>
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e03a      	b.n	8005096 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	2b00      	cmp	r3, #0
 800502c:	d023      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0x8a>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b80      	cmp	r3, #128	@ 0x80
 8005032:	d020      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b40      	cmp	r3, #64	@ 0x40
 8005038:	d01d      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b08      	cmp	r3, #8
 8005046:	d116      	bne.n	8005076 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	617b      	str	r3, [r7, #20]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	617b      	str	r3, [r7, #20]
 800505c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 f8ec 	bl	800523c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2208      	movs	r2, #8
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e00f      	b.n	8005096 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4013      	ands	r3, r2
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	429a      	cmp	r2, r3
 8005084:	bf0c      	ite	eq
 8005086:	2301      	moveq	r3, #1
 8005088:	2300      	movne	r3, #0
 800508a:	b2db      	uxtb	r3, r3
 800508c:	461a      	mov	r2, r3
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	429a      	cmp	r2, r3
 8005092:	d0b4      	beq.n	8004ffe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
	...

080050a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b098      	sub	sp, #96	@ 0x60
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	4613      	mov	r3, r2
 80050ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	88fa      	ldrh	r2, [r7, #6]
 80050b8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2222      	movs	r2, #34	@ 0x22
 80050c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050cc:	4a44      	ldr	r2, [pc, #272]	@ (80051e0 <UART_Start_Receive_DMA+0x140>)
 80050ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d4:	4a43      	ldr	r2, [pc, #268]	@ (80051e4 <UART_Start_Receive_DMA+0x144>)
 80050d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050dc:	4a42      	ldr	r2, [pc, #264]	@ (80051e8 <UART_Start_Receive_DMA+0x148>)
 80050de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e4:	2200      	movs	r2, #0
 80050e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80050e8:	f107 0308 	add.w	r3, r7, #8
 80050ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	88fb      	ldrh	r3, [r7, #6]
 8005100:	f7fd fc84 	bl	8002a0c <HAL_DMA_Start_IT>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d008      	beq.n	800511c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2210      	movs	r2, #16
 800510e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e05d      	b.n	80051d8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800511c:	2300      	movs	r3, #0
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	613b      	str	r3, [r7, #16]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	613b      	str	r3, [r7, #16]
 8005130:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d019      	beq.n	800516e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	330c      	adds	r3, #12
 8005140:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005144:	e853 3f00 	ldrex	r3, [r3]
 8005148:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800514a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800514c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005150:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	330c      	adds	r3, #12
 8005158:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800515a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800515c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005160:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005162:	e841 2300 	strex	r3, r2, [r1]
 8005166:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1e5      	bne.n	800513a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3314      	adds	r3, #20
 8005174:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005178:	e853 3f00 	ldrex	r3, [r3]
 800517c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800517e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005180:	f043 0301 	orr.w	r3, r3, #1
 8005184:	657b      	str	r3, [r7, #84]	@ 0x54
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	3314      	adds	r3, #20
 800518c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800518e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005190:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005192:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005194:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005196:	e841 2300 	strex	r3, r2, [r1]
 800519a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800519c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1e5      	bne.n	800516e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	3314      	adds	r3, #20
 80051a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	617b      	str	r3, [r7, #20]
   return(result);
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	3314      	adds	r3, #20
 80051c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80051c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80051c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	6a39      	ldr	r1, [r7, #32]
 80051c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ca:	e841 2300 	strex	r3, r2, [r1]
 80051ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1e5      	bne.n	80051a2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3760      	adds	r7, #96	@ 0x60
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	08004df1 	.word	0x08004df1
 80051e4:	08004f1d 	.word	0x08004f1d
 80051e8:	08004f59 	.word	0x08004f59

080051ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b089      	sub	sp, #36	@ 0x24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	330c      	adds	r3, #12
 80051fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	e853 3f00 	ldrex	r3, [r3]
 8005202:	60bb      	str	r3, [r7, #8]
   return(result);
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800520a:	61fb      	str	r3, [r7, #28]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	330c      	adds	r3, #12
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	61ba      	str	r2, [r7, #24]
 8005216:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005218:	6979      	ldr	r1, [r7, #20]
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	613b      	str	r3, [r7, #16]
   return(result);
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1e5      	bne.n	80051f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005230:	bf00      	nop
 8005232:	3724      	adds	r7, #36	@ 0x24
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800523c:	b480      	push	{r7}
 800523e:	b095      	sub	sp, #84	@ 0x54
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	330c      	adds	r3, #12
 800524a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800524e:	e853 3f00 	ldrex	r3, [r3]
 8005252:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005256:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800525a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	330c      	adds	r3, #12
 8005262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005264:	643a      	str	r2, [r7, #64]	@ 0x40
 8005266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005268:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800526a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800526c:	e841 2300 	strex	r3, r2, [r1]
 8005270:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1e5      	bne.n	8005244 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	3314      	adds	r3, #20
 800527e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	e853 3f00 	ldrex	r3, [r3]
 8005286:	61fb      	str	r3, [r7, #28]
   return(result);
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	f023 0301 	bic.w	r3, r3, #1
 800528e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3314      	adds	r3, #20
 8005296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005298:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800529a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800529e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a0:	e841 2300 	strex	r3, r2, [r1]
 80052a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e5      	bne.n	8005278 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d119      	bne.n	80052e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	e853 3f00 	ldrex	r3, [r3]
 80052c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f023 0310 	bic.w	r3, r3, #16
 80052ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	330c      	adds	r3, #12
 80052d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052d4:	61ba      	str	r2, [r7, #24]
 80052d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	6979      	ldr	r1, [r7, #20]
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	e841 2300 	strex	r3, r2, [r1]
 80052e0:	613b      	str	r3, [r7, #16]
   return(result);
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e5      	bne.n	80052b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2220      	movs	r2, #32
 80052ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052f6:	bf00      	nop
 80052f8:	3754      	adds	r7, #84	@ 0x54
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f001 f8f0 	bl	80064fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b21      	cmp	r3, #33	@ 0x21
 8005336:	d13e      	bne.n	80053b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005340:	d114      	bne.n	800536c <UART_Transmit_IT+0x48>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d110      	bne.n	800536c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	461a      	mov	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800535e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	1c9a      	adds	r2, r3, #2
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	621a      	str	r2, [r3, #32]
 800536a:	e008      	b.n	800537e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a1b      	ldr	r3, [r3, #32]
 8005370:	1c59      	adds	r1, r3, #1
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	6211      	str	r1, [r2, #32]
 8005376:	781a      	ldrb	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005382:	b29b      	uxth	r3, r3
 8005384:	3b01      	subs	r3, #1
 8005386:	b29b      	uxth	r3, r3
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	4619      	mov	r1, r3
 800538c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10f      	bne.n	80053b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80053a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80053b2:	2300      	movs	r3, #0
 80053b4:	e000      	b.n	80053b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80053b6:	2302      	movs	r3, #2
  }
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3714      	adds	r7, #20
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2220      	movs	r2, #32
 80053e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f7ff fce5 	bl	8004db4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3708      	adds	r7, #8
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08c      	sub	sp, #48	@ 0x30
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80053fc:	2300      	movs	r3, #0
 80053fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005400:	2300      	movs	r3, #0
 8005402:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b22      	cmp	r3, #34	@ 0x22
 800540e:	f040 80aa 	bne.w	8005566 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541a:	d115      	bne.n	8005448 <UART_Receive_IT+0x54>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d111      	bne.n	8005448 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005428:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	b29b      	uxth	r3, r3
 8005432:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005436:	b29a      	uxth	r2, r3
 8005438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005440:	1c9a      	adds	r2, r3, #2
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	629a      	str	r2, [r3, #40]	@ 0x28
 8005446:	e024      	b.n	8005492 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005456:	d007      	beq.n	8005468 <UART_Receive_IT+0x74>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10a      	bne.n	8005476 <UART_Receive_IT+0x82>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d106      	bne.n	8005476 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	b2da      	uxtb	r2, r3
 8005470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005472:	701a      	strb	r2, [r3, #0]
 8005474:	e008      	b.n	8005488 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	b2db      	uxtb	r3, r3
 800547e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005482:	b2da      	uxtb	r2, r3
 8005484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005486:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005496:	b29b      	uxth	r3, r3
 8005498:	3b01      	subs	r3, #1
 800549a:	b29b      	uxth	r3, r3
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	4619      	mov	r1, r3
 80054a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d15d      	bne.n	8005562 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0220 	bic.w	r2, r2, #32
 80054b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68da      	ldr	r2, [r3, #12]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695a      	ldr	r2, [r3, #20]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0201 	bic.w	r2, r2, #1
 80054d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d135      	bne.n	8005558 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	330c      	adds	r3, #12
 80054f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	613b      	str	r3, [r7, #16]
   return(result);
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	f023 0310 	bic.w	r3, r3, #16
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	330c      	adds	r3, #12
 8005510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005512:	623a      	str	r2, [r7, #32]
 8005514:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005516:	69f9      	ldr	r1, [r7, #28]
 8005518:	6a3a      	ldr	r2, [r7, #32]
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1e5      	bne.n	80054f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0310 	and.w	r3, r3, #16
 8005530:	2b10      	cmp	r3, #16
 8005532:	d10a      	bne.n	800554a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800554e:	4619      	mov	r1, r3
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 ff99 	bl	8006488 <HAL_UARTEx_RxEventCallback>
 8005556:	e002      	b.n	800555e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7ff fc35 	bl	8004dc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	e002      	b.n	8005568 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	e000      	b.n	8005568 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005566:	2302      	movs	r3, #2
  }
}
 8005568:	4618      	mov	r0, r3
 800556a:	3730      	adds	r7, #48	@ 0x30
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005574:	b0c0      	sub	sp, #256	@ 0x100
 8005576:	af00      	add	r7, sp, #0
 8005578:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800557c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800558c:	68d9      	ldr	r1, [r3, #12]
 800558e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	ea40 0301 	orr.w	r3, r0, r1
 8005598:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800559a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	431a      	orrs	r2, r3
 80055a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80055c8:	f021 010c 	bic.w	r1, r1, #12
 80055cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80055d6:	430b      	orrs	r3, r1
 80055d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80055e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ea:	6999      	ldr	r1, [r3, #24]
 80055ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	ea40 0301 	orr.w	r3, r0, r1
 80055f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	4b8f      	ldr	r3, [pc, #572]	@ (800583c <UART_SetConfig+0x2cc>)
 8005600:	429a      	cmp	r2, r3
 8005602:	d005      	beq.n	8005610 <UART_SetConfig+0xa0>
 8005604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	4b8d      	ldr	r3, [pc, #564]	@ (8005840 <UART_SetConfig+0x2d0>)
 800560c:	429a      	cmp	r2, r3
 800560e:	d104      	bne.n	800561a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005610:	f7fe fc5e 	bl	8003ed0 <HAL_RCC_GetPCLK2Freq>
 8005614:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005618:	e003      	b.n	8005622 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800561a:	f7fe fc45 	bl	8003ea8 <HAL_RCC_GetPCLK1Freq>
 800561e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005626:	69db      	ldr	r3, [r3, #28]
 8005628:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800562c:	f040 810c 	bne.w	8005848 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005630:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005634:	2200      	movs	r2, #0
 8005636:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800563a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800563e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005642:	4622      	mov	r2, r4
 8005644:	462b      	mov	r3, r5
 8005646:	1891      	adds	r1, r2, r2
 8005648:	65b9      	str	r1, [r7, #88]	@ 0x58
 800564a:	415b      	adcs	r3, r3
 800564c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800564e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005652:	4621      	mov	r1, r4
 8005654:	eb12 0801 	adds.w	r8, r2, r1
 8005658:	4629      	mov	r1, r5
 800565a:	eb43 0901 	adc.w	r9, r3, r1
 800565e:	f04f 0200 	mov.w	r2, #0
 8005662:	f04f 0300 	mov.w	r3, #0
 8005666:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800566a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800566e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005672:	4690      	mov	r8, r2
 8005674:	4699      	mov	r9, r3
 8005676:	4623      	mov	r3, r4
 8005678:	eb18 0303 	adds.w	r3, r8, r3
 800567c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005680:	462b      	mov	r3, r5
 8005682:	eb49 0303 	adc.w	r3, r9, r3
 8005686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800568a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005696:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800569a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800569e:	460b      	mov	r3, r1
 80056a0:	18db      	adds	r3, r3, r3
 80056a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80056a4:	4613      	mov	r3, r2
 80056a6:	eb42 0303 	adc.w	r3, r2, r3
 80056aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80056ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80056b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80056b4:	f7fb fa78 	bl	8000ba8 <__aeabi_uldivmod>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4b61      	ldr	r3, [pc, #388]	@ (8005844 <UART_SetConfig+0x2d4>)
 80056be:	fba3 2302 	umull	r2, r3, r3, r2
 80056c2:	095b      	lsrs	r3, r3, #5
 80056c4:	011c      	lsls	r4, r3, #4
 80056c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ca:	2200      	movs	r2, #0
 80056cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80056d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80056d8:	4642      	mov	r2, r8
 80056da:	464b      	mov	r3, r9
 80056dc:	1891      	adds	r1, r2, r2
 80056de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80056e0:	415b      	adcs	r3, r3
 80056e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80056e8:	4641      	mov	r1, r8
 80056ea:	eb12 0a01 	adds.w	sl, r2, r1
 80056ee:	4649      	mov	r1, r9
 80056f0:	eb43 0b01 	adc.w	fp, r3, r1
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	f04f 0300 	mov.w	r3, #0
 80056fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005700:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005704:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005708:	4692      	mov	sl, r2
 800570a:	469b      	mov	fp, r3
 800570c:	4643      	mov	r3, r8
 800570e:	eb1a 0303 	adds.w	r3, sl, r3
 8005712:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005716:	464b      	mov	r3, r9
 8005718:	eb4b 0303 	adc.w	r3, fp, r3
 800571c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800572c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005730:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005734:	460b      	mov	r3, r1
 8005736:	18db      	adds	r3, r3, r3
 8005738:	643b      	str	r3, [r7, #64]	@ 0x40
 800573a:	4613      	mov	r3, r2
 800573c:	eb42 0303 	adc.w	r3, r2, r3
 8005740:	647b      	str	r3, [r7, #68]	@ 0x44
 8005742:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005746:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800574a:	f7fb fa2d 	bl	8000ba8 <__aeabi_uldivmod>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	4611      	mov	r1, r2
 8005754:	4b3b      	ldr	r3, [pc, #236]	@ (8005844 <UART_SetConfig+0x2d4>)
 8005756:	fba3 2301 	umull	r2, r3, r3, r1
 800575a:	095b      	lsrs	r3, r3, #5
 800575c:	2264      	movs	r2, #100	@ 0x64
 800575e:	fb02 f303 	mul.w	r3, r2, r3
 8005762:	1acb      	subs	r3, r1, r3
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800576a:	4b36      	ldr	r3, [pc, #216]	@ (8005844 <UART_SetConfig+0x2d4>)
 800576c:	fba3 2302 	umull	r2, r3, r3, r2
 8005770:	095b      	lsrs	r3, r3, #5
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005778:	441c      	add	r4, r3
 800577a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800577e:	2200      	movs	r2, #0
 8005780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005784:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005788:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800578c:	4642      	mov	r2, r8
 800578e:	464b      	mov	r3, r9
 8005790:	1891      	adds	r1, r2, r2
 8005792:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005794:	415b      	adcs	r3, r3
 8005796:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005798:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800579c:	4641      	mov	r1, r8
 800579e:	1851      	adds	r1, r2, r1
 80057a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80057a2:	4649      	mov	r1, r9
 80057a4:	414b      	adcs	r3, r1
 80057a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80057a8:	f04f 0200 	mov.w	r2, #0
 80057ac:	f04f 0300 	mov.w	r3, #0
 80057b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80057b4:	4659      	mov	r1, fp
 80057b6:	00cb      	lsls	r3, r1, #3
 80057b8:	4651      	mov	r1, sl
 80057ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057be:	4651      	mov	r1, sl
 80057c0:	00ca      	lsls	r2, r1, #3
 80057c2:	4610      	mov	r0, r2
 80057c4:	4619      	mov	r1, r3
 80057c6:	4603      	mov	r3, r0
 80057c8:	4642      	mov	r2, r8
 80057ca:	189b      	adds	r3, r3, r2
 80057cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057d0:	464b      	mov	r3, r9
 80057d2:	460a      	mov	r2, r1
 80057d4:	eb42 0303 	adc.w	r3, r2, r3
 80057d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80057e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80057ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80057f0:	460b      	mov	r3, r1
 80057f2:	18db      	adds	r3, r3, r3
 80057f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057f6:	4613      	mov	r3, r2
 80057f8:	eb42 0303 	adc.w	r3, r2, r3
 80057fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005802:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005806:	f7fb f9cf 	bl	8000ba8 <__aeabi_uldivmod>
 800580a:	4602      	mov	r2, r0
 800580c:	460b      	mov	r3, r1
 800580e:	4b0d      	ldr	r3, [pc, #52]	@ (8005844 <UART_SetConfig+0x2d4>)
 8005810:	fba3 1302 	umull	r1, r3, r3, r2
 8005814:	095b      	lsrs	r3, r3, #5
 8005816:	2164      	movs	r1, #100	@ 0x64
 8005818:	fb01 f303 	mul.w	r3, r1, r3
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	3332      	adds	r3, #50	@ 0x32
 8005822:	4a08      	ldr	r2, [pc, #32]	@ (8005844 <UART_SetConfig+0x2d4>)
 8005824:	fba2 2303 	umull	r2, r3, r2, r3
 8005828:	095b      	lsrs	r3, r3, #5
 800582a:	f003 0207 	and.w	r2, r3, #7
 800582e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4422      	add	r2, r4
 8005836:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005838:	e106      	b.n	8005a48 <UART_SetConfig+0x4d8>
 800583a:	bf00      	nop
 800583c:	40011000 	.word	0x40011000
 8005840:	40011400 	.word	0x40011400
 8005844:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800584c:	2200      	movs	r2, #0
 800584e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005852:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005856:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800585a:	4642      	mov	r2, r8
 800585c:	464b      	mov	r3, r9
 800585e:	1891      	adds	r1, r2, r2
 8005860:	6239      	str	r1, [r7, #32]
 8005862:	415b      	adcs	r3, r3
 8005864:	627b      	str	r3, [r7, #36]	@ 0x24
 8005866:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800586a:	4641      	mov	r1, r8
 800586c:	1854      	adds	r4, r2, r1
 800586e:	4649      	mov	r1, r9
 8005870:	eb43 0501 	adc.w	r5, r3, r1
 8005874:	f04f 0200 	mov.w	r2, #0
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	00eb      	lsls	r3, r5, #3
 800587e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005882:	00e2      	lsls	r2, r4, #3
 8005884:	4614      	mov	r4, r2
 8005886:	461d      	mov	r5, r3
 8005888:	4643      	mov	r3, r8
 800588a:	18e3      	adds	r3, r4, r3
 800588c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005890:	464b      	mov	r3, r9
 8005892:	eb45 0303 	adc.w	r3, r5, r3
 8005896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800589a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058aa:	f04f 0200 	mov.w	r2, #0
 80058ae:	f04f 0300 	mov.w	r3, #0
 80058b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80058b6:	4629      	mov	r1, r5
 80058b8:	008b      	lsls	r3, r1, #2
 80058ba:	4621      	mov	r1, r4
 80058bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058c0:	4621      	mov	r1, r4
 80058c2:	008a      	lsls	r2, r1, #2
 80058c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80058c8:	f7fb f96e 	bl	8000ba8 <__aeabi_uldivmod>
 80058cc:	4602      	mov	r2, r0
 80058ce:	460b      	mov	r3, r1
 80058d0:	4b60      	ldr	r3, [pc, #384]	@ (8005a54 <UART_SetConfig+0x4e4>)
 80058d2:	fba3 2302 	umull	r2, r3, r3, r2
 80058d6:	095b      	lsrs	r3, r3, #5
 80058d8:	011c      	lsls	r4, r3, #4
 80058da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058de:	2200      	movs	r2, #0
 80058e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80058ec:	4642      	mov	r2, r8
 80058ee:	464b      	mov	r3, r9
 80058f0:	1891      	adds	r1, r2, r2
 80058f2:	61b9      	str	r1, [r7, #24]
 80058f4:	415b      	adcs	r3, r3
 80058f6:	61fb      	str	r3, [r7, #28]
 80058f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058fc:	4641      	mov	r1, r8
 80058fe:	1851      	adds	r1, r2, r1
 8005900:	6139      	str	r1, [r7, #16]
 8005902:	4649      	mov	r1, r9
 8005904:	414b      	adcs	r3, r1
 8005906:	617b      	str	r3, [r7, #20]
 8005908:	f04f 0200 	mov.w	r2, #0
 800590c:	f04f 0300 	mov.w	r3, #0
 8005910:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005914:	4659      	mov	r1, fp
 8005916:	00cb      	lsls	r3, r1, #3
 8005918:	4651      	mov	r1, sl
 800591a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800591e:	4651      	mov	r1, sl
 8005920:	00ca      	lsls	r2, r1, #3
 8005922:	4610      	mov	r0, r2
 8005924:	4619      	mov	r1, r3
 8005926:	4603      	mov	r3, r0
 8005928:	4642      	mov	r2, r8
 800592a:	189b      	adds	r3, r3, r2
 800592c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005930:	464b      	mov	r3, r9
 8005932:	460a      	mov	r2, r1
 8005934:	eb42 0303 	adc.w	r3, r2, r3
 8005938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005946:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	f04f 0300 	mov.w	r3, #0
 8005950:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005954:	4649      	mov	r1, r9
 8005956:	008b      	lsls	r3, r1, #2
 8005958:	4641      	mov	r1, r8
 800595a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800595e:	4641      	mov	r1, r8
 8005960:	008a      	lsls	r2, r1, #2
 8005962:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005966:	f7fb f91f 	bl	8000ba8 <__aeabi_uldivmod>
 800596a:	4602      	mov	r2, r0
 800596c:	460b      	mov	r3, r1
 800596e:	4611      	mov	r1, r2
 8005970:	4b38      	ldr	r3, [pc, #224]	@ (8005a54 <UART_SetConfig+0x4e4>)
 8005972:	fba3 2301 	umull	r2, r3, r3, r1
 8005976:	095b      	lsrs	r3, r3, #5
 8005978:	2264      	movs	r2, #100	@ 0x64
 800597a:	fb02 f303 	mul.w	r3, r2, r3
 800597e:	1acb      	subs	r3, r1, r3
 8005980:	011b      	lsls	r3, r3, #4
 8005982:	3332      	adds	r3, #50	@ 0x32
 8005984:	4a33      	ldr	r2, [pc, #204]	@ (8005a54 <UART_SetConfig+0x4e4>)
 8005986:	fba2 2303 	umull	r2, r3, r2, r3
 800598a:	095b      	lsrs	r3, r3, #5
 800598c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005990:	441c      	add	r4, r3
 8005992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005996:	2200      	movs	r2, #0
 8005998:	673b      	str	r3, [r7, #112]	@ 0x70
 800599a:	677a      	str	r2, [r7, #116]	@ 0x74
 800599c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80059a0:	4642      	mov	r2, r8
 80059a2:	464b      	mov	r3, r9
 80059a4:	1891      	adds	r1, r2, r2
 80059a6:	60b9      	str	r1, [r7, #8]
 80059a8:	415b      	adcs	r3, r3
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059b0:	4641      	mov	r1, r8
 80059b2:	1851      	adds	r1, r2, r1
 80059b4:	6039      	str	r1, [r7, #0]
 80059b6:	4649      	mov	r1, r9
 80059b8:	414b      	adcs	r3, r1
 80059ba:	607b      	str	r3, [r7, #4]
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	f04f 0300 	mov.w	r3, #0
 80059c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80059c8:	4659      	mov	r1, fp
 80059ca:	00cb      	lsls	r3, r1, #3
 80059cc:	4651      	mov	r1, sl
 80059ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059d2:	4651      	mov	r1, sl
 80059d4:	00ca      	lsls	r2, r1, #3
 80059d6:	4610      	mov	r0, r2
 80059d8:	4619      	mov	r1, r3
 80059da:	4603      	mov	r3, r0
 80059dc:	4642      	mov	r2, r8
 80059de:	189b      	adds	r3, r3, r2
 80059e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059e2:	464b      	mov	r3, r9
 80059e4:	460a      	mov	r2, r1
 80059e6:	eb42 0303 	adc.w	r3, r2, r3
 80059ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80059f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80059f8:	f04f 0200 	mov.w	r2, #0
 80059fc:	f04f 0300 	mov.w	r3, #0
 8005a00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a04:	4649      	mov	r1, r9
 8005a06:	008b      	lsls	r3, r1, #2
 8005a08:	4641      	mov	r1, r8
 8005a0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a0e:	4641      	mov	r1, r8
 8005a10:	008a      	lsls	r2, r1, #2
 8005a12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a16:	f7fb f8c7 	bl	8000ba8 <__aeabi_uldivmod>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a54 <UART_SetConfig+0x4e4>)
 8005a20:	fba3 1302 	umull	r1, r3, r3, r2
 8005a24:	095b      	lsrs	r3, r3, #5
 8005a26:	2164      	movs	r1, #100	@ 0x64
 8005a28:	fb01 f303 	mul.w	r3, r1, r3
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	3332      	adds	r3, #50	@ 0x32
 8005a32:	4a08      	ldr	r2, [pc, #32]	@ (8005a54 <UART_SetConfig+0x4e4>)
 8005a34:	fba2 2303 	umull	r2, r3, r2, r3
 8005a38:	095b      	lsrs	r3, r3, #5
 8005a3a:	f003 020f 	and.w	r2, r3, #15
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4422      	add	r2, r4
 8005a46:	609a      	str	r2, [r3, #8]
}
 8005a48:	bf00      	nop
 8005a4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a54:	51eb851f 	.word	0x51eb851f

08005a58 <esp32_init>:
 *          Otherwise, an error is returned.
 *
 * @param   None
 * @retval  ESP32_OK on success, ESP32_ERROR on failure.
 */
esp32_status_t esp32_init(void) {
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
  esp32_status_t ret = ESP32_OK;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	71fb      	strb	r3, [r7, #7]

  /* Configuration the IO low layer */
  if ( esp32_io_init() < 0 ) {
 8005a62:	f000 fc2b 	bl	80062bc <esp32_io_init>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	da01      	bge.n	8005a70 <esp32_init+0x18>
    return ESP32_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e033      	b.n	8005ad8 <esp32_init+0x80>
  }

#ifndef USE_OTA
  /* Switch off the echo mode */
  /* Construct the command */
  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005a70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a74:	2100      	movs	r1, #0
 8005a76:	481a      	ldr	r0, [pc, #104]	@ (8005ae0 <esp32_init+0x88>)
 8005a78:	f004 ff1e 	bl	800a8b8 <memset>
  sprintf((char *)at_cmd, "ATE%d%s", ESP32_ECHO_OFF, AT_CMD_TERMINATOR );
 8005a7c:	4b19      	ldr	r3, [pc, #100]	@ (8005ae4 <esp32_init+0x8c>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	4919      	ldr	r1, [pc, #100]	@ (8005ae8 <esp32_init+0x90>)
 8005a82:	4817      	ldr	r0, [pc, #92]	@ (8005ae0 <esp32_init+0x88>)
 8005a84:	f004 fdd6 	bl	800a634 <siprintf>

  /* Send the command */
  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd),
 8005a88:	4815      	ldr	r0, [pc, #84]	@ (8005ae0 <esp32_init+0x88>)
 8005a8a:	f7fa fbf1 	bl	8000270 <strlen>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	4a16      	ldr	r2, [pc, #88]	@ (8005aec <esp32_init+0x94>)
 8005a92:	4619      	mov	r1, r3
 8005a94:	4812      	ldr	r0, [pc, #72]	@ (8005ae0 <esp32_init+0x88>)
 8005a96:	f000 fbc9 	bl	800622c <run_at_cmd>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	71fb      	strb	r3, [r7, #7]
                    (uint8_t *)AT_OK_STRING);

  /* Exit in case of error */
  if ( ret != ESP32_OK ) {
 8005a9e:	79fb      	ldrb	r3, [r7, #7]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d001      	beq.n	8005aa8 <esp32_init+0x50>
    return ESP32_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e017      	b.n	8005ad8 <esp32_init+0x80>
  }

  /* Setup the module in station mode*/
  /* Construct the command */
  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005aa8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005aac:	2100      	movs	r1, #0
 8005aae:	480c      	ldr	r0, [pc, #48]	@ (8005ae0 <esp32_init+0x88>)
 8005ab0:	f004 ff02 	bl	800a8b8 <memset>
  sprintf((char *)at_cmd, "AT+CWMODE=%d%s", ESP32_STATION_MODE , AT_CMD_TERMINATOR );
 8005ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ae4 <esp32_init+0x8c>)
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	490d      	ldr	r1, [pc, #52]	@ (8005af0 <esp32_init+0x98>)
 8005aba:	4809      	ldr	r0, [pc, #36]	@ (8005ae0 <esp32_init+0x88>)
 8005abc:	f004 fdba 	bl	800a634 <siprintf>

  /* Send the command */
  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd),
 8005ac0:	4807      	ldr	r0, [pc, #28]	@ (8005ae0 <esp32_init+0x88>)
 8005ac2:	f7fa fbd5 	bl	8000270 <strlen>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	4a08      	ldr	r2, [pc, #32]	@ (8005aec <esp32_init+0x94>)
 8005aca:	4619      	mov	r1, r3
 8005acc:	4804      	ldr	r0, [pc, #16]	@ (8005ae0 <esp32_init+0x88>)
 8005ace:	f000 fbad 	bl	800622c <run_at_cmd>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	71fb      	strb	r3, [r7, #7]
                    (uint8_t *)AT_OK_STRING);

#endif
  return ret;
 8005ad6:	79fb      	ldrb	r3, [r7, #7]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3708      	adds	r7, #8
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	20000a50 	.word	0x20000a50
 8005ae4:	0800d1ac 	.word	0x0800d1ac
 8005ae8:	0800d1b0 	.word	0x0800d1b0
 8005aec:	0800d1b8 	.word	0x0800d1b8
 8005af0:	0800d1c0 	.word	0x0800d1c0

08005af4 <esp32_join_ap>:
 * @param  ssid: the access point id.
 * @param  password the Access point password.
 * @retval returns esp_AT_COMMAND_OK on success and esp_AT_COMMAND_ERROR
 * otherwise.
 */
esp32_status_t esp32_join_ap(uint8_t *ssid, uint8_t *password) {
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af02      	add	r7, sp, #8
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  esp32_status_t ret;

  /* List all the available Access points first
   then check whether the specified 'ssid' exists among them or not.*/
  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005afe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b02:	2100      	movs	r1, #0
 8005b04:	480d      	ldr	r0, [pc, #52]	@ (8005b3c <esp32_join_ap+0x48>)
 8005b06:	f004 fed7 	bl	800a8b8 <memset>
  sprintf((char *)at_cmd, "AT+CWJAP=\"%s\",\"%s\"%s", ssid, password, AT_CMD_TERMINATOR);
 8005b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b40 <esp32_join_ap+0x4c>)
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	490c      	ldr	r1, [pc, #48]	@ (8005b44 <esp32_join_ap+0x50>)
 8005b14:	4809      	ldr	r0, [pc, #36]	@ (8005b3c <esp32_join_ap+0x48>)
 8005b16:	f004 fd8d 	bl	800a634 <siprintf>

  /* Send the command */
  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd),
 8005b1a:	4808      	ldr	r0, [pc, #32]	@ (8005b3c <esp32_join_ap+0x48>)
 8005b1c:	f7fa fba8 	bl	8000270 <strlen>
 8005b20:	4603      	mov	r3, r0
 8005b22:	4a09      	ldr	r2, [pc, #36]	@ (8005b48 <esp32_join_ap+0x54>)
 8005b24:	4619      	mov	r1, r3
 8005b26:	4805      	ldr	r0, [pc, #20]	@ (8005b3c <esp32_join_ap+0x48>)
 8005b28:	f000 fb80 	bl	800622c <run_at_cmd>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	73fb      	strb	r3, [r7, #15]
                    (uint8_t *)AT_OK_STRING);

  return ret;
 8005b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20000a50 	.word	0x20000a50
 8005b40:	0800d1ac 	.word	0x0800d1ac
 8005b44:	0800d1dc 	.word	0x0800d1dc
 8005b48:	0800d1b8 	.word	0x0800d1b8

08005b4c <esp32_config_sntp>:
/**
 * @brief  Configure the SNTP client with predefined NTP servers.
 * @param  utc_offset: Time offset from UTC in hours.
 * @retval ESP32_OK on success, ESP32_ERROR otherwise.
 */
esp32_status_t esp32_config_sntp(int utc_offset) {
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b088      	sub	sp, #32
 8005b50:	af02      	add	r7, sp, #8
 8005b52:	6078      	str	r0, [r7, #4]
  esp32_status_t ret;

  const char *ntp_server1 = "pool.ntp.org";
 8005b54:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <esp32_config_sntp+0x50>)
 8005b56:	617b      	str	r3, [r7, #20]
  const char *ntp_server2 = "time.google.com";
 8005b58:	4b11      	ldr	r3, [pc, #68]	@ (8005ba0 <esp32_config_sntp+0x54>)
 8005b5a:	613b      	str	r3, [r7, #16]

  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005b5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b60:	2100      	movs	r1, #0
 8005b62:	4810      	ldr	r0, [pc, #64]	@ (8005ba4 <esp32_config_sntp+0x58>)
 8005b64:	f004 fea8 	bl	800a8b8 <memset>

  // Construct AT command with all servers (ESP32 AT FW supports up to 3 servers)
  sprintf((char *)at_cmd,
 8005b68:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba8 <esp32_config_sntp+0x5c>)
 8005b6a:	9301      	str	r3, [sp, #4]
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	490d      	ldr	r1, [pc, #52]	@ (8005bac <esp32_config_sntp+0x60>)
 8005b76:	480b      	ldr	r0, [pc, #44]	@ (8005ba4 <esp32_config_sntp+0x58>)
 8005b78:	f004 fd5c 	bl	800a634 <siprintf>
          ntp_server1,
          ntp_server2,
          AT_CMD_TERMINATOR);

  // Send the command
  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd), (uint8_t *)AT_OK_STRING);
 8005b7c:	4809      	ldr	r0, [pc, #36]	@ (8005ba4 <esp32_config_sntp+0x58>)
 8005b7e:	f7fa fb77 	bl	8000270 <strlen>
 8005b82:	4603      	mov	r3, r0
 8005b84:	4a0a      	ldr	r2, [pc, #40]	@ (8005bb0 <esp32_config_sntp+0x64>)
 8005b86:	4619      	mov	r1, r3
 8005b88:	4806      	ldr	r0, [pc, #24]	@ (8005ba4 <esp32_config_sntp+0x58>)
 8005b8a:	f000 fb4f 	bl	800622c <run_at_cmd>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	73fb      	strb	r3, [r7, #15]

  return ret;
 8005b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3718      	adds	r7, #24
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	0800d258 	.word	0x0800d258
 8005ba0:	0800d268 	.word	0x0800d268
 8005ba4:	20000a50 	.word	0x20000a50
 8005ba8:	0800d1ac 	.word	0x0800d1ac
 8005bac:	0800d278 	.word	0x0800d278
 8005bb0:	0800d1b8 	.word	0x0800d1b8

08005bb4 <esp32_get_sntp_time>:

/**
 * @brief  Query the SNTP time from the module.
 * @retval ESP32_OK on success, ESP32_ERROR otherwise.
 */
esp32_status_t esp32_get_sntp_time(sntp_time_t *time_data) {
 8005bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bb6:	b08f      	sub	sp, #60	@ 0x3c
 8005bb8:	af06      	add	r7, sp, #24
 8005bba:	6078      	str	r0, [r7, #4]
  const int max_retries = 10, retry_delay_ms = 1000;
 8005bbc:	230a      	movs	r3, #10
 8005bbe:	61bb      	str	r3, [r7, #24]
 8005bc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005bc4:	617b      	str	r3, [r7, #20]
  esp32_status_t ret = ESP32_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	74fb      	strb	r3, [r7, #19]

  memset(at_cmd, 0, MAX_AT_CMD_SIZE);
 8005bca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bce:	2100      	movs	r1, #0
 8005bd0:	482b      	ldr	r0, [pc, #172]	@ (8005c80 <esp32_get_sntp_time+0xcc>)
 8005bd2:	f004 fe71 	bl	800a8b8 <memset>
  snprintf((char *)at_cmd, sizeof(at_cmd), "AT+CIPSNTPTIME?%s", AT_CMD_TERMINATOR);
 8005bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8005c84 <esp32_get_sntp_time+0xd0>)
 8005bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8005c88 <esp32_get_sntp_time+0xd4>)
 8005bda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005bde:	4828      	ldr	r0, [pc, #160]	@ (8005c80 <esp32_get_sntp_time+0xcc>)
 8005be0:	f004 fcf2 	bl	800a5c8 <sniprintf>

  for (int retries = 0; retries < max_retries; retries++) {
 8005be4:	2300      	movs	r3, #0
 8005be6:	61fb      	str	r3, [r7, #28]
 8005be8:	e040      	b.n	8005c6c <esp32_get_sntp_time+0xb8>
    HAL_Delay(retry_delay_ms);
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7fc fcc9 	bl	8002584 <HAL_Delay>
    if (run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd), (uint8_t *)AT_OK_STRING) != ESP32_OK) {
 8005bf2:	4823      	ldr	r0, [pc, #140]	@ (8005c80 <esp32_get_sntp_time+0xcc>)
 8005bf4:	f7fa fb3c 	bl	8000270 <strlen>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	4a24      	ldr	r2, [pc, #144]	@ (8005c8c <esp32_get_sntp_time+0xd8>)
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	4820      	ldr	r0, [pc, #128]	@ (8005c80 <esp32_get_sntp_time+0xcc>)
 8005c00:	f000 fb14 	bl	800622c <run_at_cmd>
 8005c04:	4603      	mov	r3, r0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d12a      	bne.n	8005c60 <esp32_get_sntp_time+0xac>
      continue;
    }

    char *p_sntp_time = strstr(rx_buffer, "+CIPSNTPTIME:");
 8005c0a:	4921      	ldr	r1, [pc, #132]	@ (8005c90 <esp32_get_sntp_time+0xdc>)
 8005c0c:	4821      	ldr	r0, [pc, #132]	@ (8005c94 <esp32_get_sntp_time+0xe0>)
 8005c0e:	f004 fe5b 	bl	800a8c8 <strstr>
 8005c12:	60f8      	str	r0, [r7, #12]

    // Extract SNTP time from the response
    if (!p_sntp_time || sscanf(p_sntp_time, "+CIPSNTPTIME:%3s %3s %d %d:%d:%d %d",
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d024      	beq.n	8005c64 <esp32_get_sntp_time+0xb0>
        time_data->day, time_data->month, &time_data->date,
 8005c1a:	687d      	ldr	r5, [r7, #4]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	1d1e      	adds	r6, r3, #4
    if (!p_sntp_time || sscanf(p_sntp_time, "+CIPSNTPTIME:%3s %3s %d %d:%d:%d %d",
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	3308      	adds	r3, #8
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	3210      	adds	r2, #16
 8005c28:	6879      	ldr	r1, [r7, #4]
 8005c2a:	3114      	adds	r1, #20
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	3018      	adds	r0, #24
 8005c30:	687c      	ldr	r4, [r7, #4]
 8005c32:	340c      	adds	r4, #12
 8005c34:	9404      	str	r4, [sp, #16]
 8005c36:	9003      	str	r0, [sp, #12]
 8005c38:	9102      	str	r1, [sp, #8]
 8005c3a:	9201      	str	r2, [sp, #4]
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	4633      	mov	r3, r6
 8005c40:	462a      	mov	r2, r5
 8005c42:	4915      	ldr	r1, [pc, #84]	@ (8005c98 <esp32_get_sntp_time+0xe4>)
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f004 fd17 	bl	800a678 <siscanf>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b07      	cmp	r3, #7
 8005c4e:	d109      	bne.n	8005c64 <esp32_get_sntp_time+0xb0>
        &time_data->year) != 7){
        continue;
    }

    // Check if time is valid
    if (time_data->year != 1970) {
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	f240 72b2 	movw	r2, #1970	@ 0x7b2
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d004      	beq.n	8005c66 <esp32_get_sntp_time+0xb2>
      return ESP32_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	e00a      	b.n	8005c76 <esp32_get_sntp_time+0xc2>
      continue;
 8005c60:	bf00      	nop
 8005c62:	e000      	b.n	8005c66 <esp32_get_sntp_time+0xb2>
        continue;
 8005c64:	bf00      	nop
  for (int retries = 0; retries < max_retries; retries++) {
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	61fb      	str	r3, [r7, #28]
 8005c6c:	69fa      	ldr	r2, [r7, #28]
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	dbba      	blt.n	8005bea <esp32_get_sntp_time+0x36>
    }
  }

  return ret;
 8005c74:	7cfb      	ldrb	r3, [r7, #19]
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3724      	adds	r7, #36	@ 0x24
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	20000a50 	.word	0x20000a50
 8005c84:	0800d1ac 	.word	0x0800d1ac
 8005c88:	0800d298 	.word	0x0800d298
 8005c8c:	0800d1b8 	.word	0x0800d1b8
 8005c90:	0800d2ac 	.word	0x0800d2ac
 8005c94:	20000b50 	.word	0x20000b50
 8005c98:	0800d2bc 	.word	0x0800d2bc

08005c9c <esp32_mqtt_configure>:
/**
 * @brief  Configure MQTT client user settings.
 * @param  p_conn_info: Pointer to MQTT connection info structure.
 * @retval ESP32_OK on success, appropriate error code otherwise.
 */
esp32_status_t esp32_mqtt_configure(const mqtt_connection_info_t *p_conn_info) {
 8005c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c9e:	b08d      	sub	sp, #52	@ 0x34
 8005ca0:	af08      	add	r7, sp, #32
 8005ca2:	6078      	str	r0, [r7, #4]
    esp32_status_t ret;

    /* Validate input parameters */
    if (p_conn_info == NULL || p_conn_info->p_host == NULL || p_conn_info->p_port == 0) {
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d007      	beq.n	8005cba <esp32_mqtt_configure+0x1e>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d003      	beq.n	8005cba <esp32_mqtt_configure+0x1e>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <esp32_mqtt_configure+0x22>
        return ESP32_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e08b      	b.n	8005dd6 <esp32_mqtt_configure+0x13a>
    }

    /* Configure MQTT User Info (Client ID, Auth, Certs) */
    memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005cbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	4846      	ldr	r0, [pc, #280]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005cc6:	f004 fdf7 	bl	800a8b8 <memset>
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
             "AT+MQTTUSERCFG=0,%d,\"%s\",\"%s\",\"%s\",%d,%d,\"%s\"%s",
             p_conn_info->user_config.scheme,
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	781b      	ldrb	r3, [r3, #0]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005cce:	469c      	mov	ip, r3
             p_conn_info->user_config.p_client_id ? p_conn_info->user_config.p_client_id : "",
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d002      	beq.n	8005cde <esp32_mqtt_configure+0x42>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	e000      	b.n	8005ce0 <esp32_mqtt_configure+0x44>
 8005cde:	4b41      	ldr	r3, [pc, #260]	@ (8005de4 <esp32_mqtt_configure+0x148>)
             p_conn_info->user_config.p_username ? p_conn_info->user_config.p_username : "",
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6892      	ldr	r2, [r2, #8]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005ce4:	2a00      	cmp	r2, #0
 8005ce6:	d002      	beq.n	8005cee <esp32_mqtt_configure+0x52>
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6892      	ldr	r2, [r2, #8]
 8005cec:	e000      	b.n	8005cf0 <esp32_mqtt_configure+0x54>
 8005cee:	4a3d      	ldr	r2, [pc, #244]	@ (8005de4 <esp32_mqtt_configure+0x148>)
             p_conn_info->user_config.p_password ? p_conn_info->user_config.p_password : "",
 8005cf0:	6879      	ldr	r1, [r7, #4]
 8005cf2:	68c9      	ldr	r1, [r1, #12]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005cf4:	2900      	cmp	r1, #0
 8005cf6:	d002      	beq.n	8005cfe <esp32_mqtt_configure+0x62>
 8005cf8:	6879      	ldr	r1, [r7, #4]
 8005cfa:	68c9      	ldr	r1, [r1, #12]
 8005cfc:	e000      	b.n	8005d00 <esp32_mqtt_configure+0x64>
 8005cfe:	4939      	ldr	r1, [pc, #228]	@ (8005de4 <esp32_mqtt_configure+0x148>)
             p_conn_info->user_config.cert_key_id,
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	7c00      	ldrb	r0, [r0, #16]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d04:	4605      	mov	r5, r0
             p_conn_info->user_config.ca_id,
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	7c40      	ldrb	r0, [r0, #17]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d0a:	4606      	mov	r6, r0
             p_conn_info->user_config.path ? p_conn_info->user_config.path : "",
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	6940      	ldr	r0, [r0, #20]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d10:	2800      	cmp	r0, #0
 8005d12:	d002      	beq.n	8005d1a <esp32_mqtt_configure+0x7e>
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	6940      	ldr	r0, [r0, #20]
 8005d18:	e000      	b.n	8005d1c <esp32_mqtt_configure+0x80>
 8005d1a:	4832      	ldr	r0, [pc, #200]	@ (8005de4 <esp32_mqtt_configure+0x148>)
 8005d1c:	4c32      	ldr	r4, [pc, #200]	@ (8005de8 <esp32_mqtt_configure+0x14c>)
 8005d1e:	9406      	str	r4, [sp, #24]
 8005d20:	9005      	str	r0, [sp, #20]
 8005d22:	9604      	str	r6, [sp, #16]
 8005d24:	9503      	str	r5, [sp, #12]
 8005d26:	9102      	str	r1, [sp, #8]
 8005d28:	9201      	str	r2, [sp, #4]
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	4663      	mov	r3, ip
 8005d2e:	4a2f      	ldr	r2, [pc, #188]	@ (8005dec <esp32_mqtt_configure+0x150>)
 8005d30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005d34:	482a      	ldr	r0, [pc, #168]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005d36:	f004 fc47 	bl	800a5c8 <sniprintf>
             AT_CMD_TERMINATOR);

    ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd), (uint8_t *)AT_OK_STRING);
 8005d3a:	4829      	ldr	r0, [pc, #164]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005d3c:	f7fa fa98 	bl	8000270 <strlen>
 8005d40:	4603      	mov	r3, r0
 8005d42:	4a2b      	ldr	r2, [pc, #172]	@ (8005df0 <esp32_mqtt_configure+0x154>)
 8005d44:	4619      	mov	r1, r3
 8005d46:	4826      	ldr	r0, [pc, #152]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005d48:	f000 fa70 	bl	800622c <run_at_cmd>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	73fb      	strb	r3, [r7, #15]

    if (ret != ESP32_OK) {
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d001      	beq.n	8005d5a <esp32_mqtt_configure+0xbe>
      return ret;
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
 8005d58:	e03d      	b.n	8005dd6 <esp32_mqtt_configure+0x13a>
    }

    /* Configure MQTT Connection Info (e.g., KeepAlive, CleanSession, LWT) */
    memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005d5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d5e:	2100      	movs	r1, #0
 8005d60:	481f      	ldr	r0, [pc, #124]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005d62:	f004 fda9 	bl	800a8b8 <memset>
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
             "AT+MQTTCONNCFG=0,%d,%d,\"%s\",\"%s\",%d,%d%s",
             p_conn_info->conn_config.keep_alive,
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	8b1b      	ldrh	r3, [r3, #24]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d6a:	461e      	mov	r6, r3
             p_conn_info->conn_config.disable_clean_session,
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	7e9b      	ldrb	r3, [r3, #26]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d70:	4618      	mov	r0, r3
             p_conn_info->conn_config.lwt_info.p_topic ? p_conn_info->conn_config.lwt_info.p_topic : "",
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69db      	ldr	r3, [r3, #28]
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <esp32_mqtt_configure+0xe4>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	e000      	b.n	8005d82 <esp32_mqtt_configure+0xe6>
 8005d80:	4b18      	ldr	r3, [pc, #96]	@ (8005de4 <esp32_mqtt_configure+0x148>)
             (const char *)p_conn_info->conn_config.lwt_info.p_payload ? (const char *)p_conn_info->conn_config.lwt_info.p_payload : "",
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d86:	2a00      	cmp	r2, #0
 8005d88:	d002      	beq.n	8005d90 <esp32_mqtt_configure+0xf4>
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d8e:	e000      	b.n	8005d92 <esp32_mqtt_configure+0xf6>
 8005d90:	4a14      	ldr	r2, [pc, #80]	@ (8005de4 <esp32_mqtt_configure+0x148>)
             p_conn_info->conn_config.lwt_info.qos,
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	f891 102c 	ldrb.w	r1, [r1, #44]	@ 0x2c
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005d98:	460c      	mov	r4, r1
             p_conn_info->conn_config.lwt_info.retain,
 8005d9a:	6879      	ldr	r1, [r7, #4]
 8005d9c:	f891 102d 	ldrb.w	r1, [r1, #45]	@ 0x2d
    snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005da0:	460d      	mov	r5, r1
 8005da2:	4911      	ldr	r1, [pc, #68]	@ (8005de8 <esp32_mqtt_configure+0x14c>)
 8005da4:	9105      	str	r1, [sp, #20]
 8005da6:	9504      	str	r5, [sp, #16]
 8005da8:	9403      	str	r4, [sp, #12]
 8005daa:	9202      	str	r2, [sp, #8]
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	9000      	str	r0, [sp, #0]
 8005db0:	4633      	mov	r3, r6
 8005db2:	4a10      	ldr	r2, [pc, #64]	@ (8005df4 <esp32_mqtt_configure+0x158>)
 8005db4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005db8:	4809      	ldr	r0, [pc, #36]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005dba:	f004 fc05 	bl	800a5c8 <sniprintf>
             AT_CMD_TERMINATOR);

    ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd), (uint8_t *)AT_OK_STRING);
 8005dbe:	4808      	ldr	r0, [pc, #32]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005dc0:	f7fa fa56 	bl	8000270 <strlen>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8005df0 <esp32_mqtt_configure+0x154>)
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4805      	ldr	r0, [pc, #20]	@ (8005de0 <esp32_mqtt_configure+0x144>)
 8005dcc:	f000 fa2e 	bl	800622c <run_at_cmd>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	73fb      	strb	r3, [r7, #15]

    return ret;
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3714      	adds	r7, #20
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dde:	bf00      	nop
 8005de0:	20000a50 	.word	0x20000a50
 8005de4:	0800d2e0 	.word	0x0800d2e0
 8005de8:	0800d1ac 	.word	0x0800d1ac
 8005dec:	0800d2e4 	.word	0x0800d2e4
 8005df0:	0800d1b8 	.word	0x0800d1b8
 8005df4:	0800d314 	.word	0x0800d314

08005df8 <esp32_mqtt_connect_to_broker>:
 * @brief  Connect to MQTT broker.
 * @param  p_handler: Pointer to MQTT handler structure.
 * @param  p_conn_info: Pointer to MQTT connection info structure.
 * @retval ESP32_OK on success, appropriate error code otherwise.
 */
esp32_status_t esp32_mqtt_connect_to_broker(const mqtt_connection_info_t *p_conn_info) {
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af04      	add	r7, sp, #16
 8005dfe:	6078      	str	r0, [r7, #4]
  esp32_status_t ret;

  /* Validate input parameters */
  if ( p_conn_info == NULL) {
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <esp32_mqtt_connect_to_broker+0x12>
    return ESP32_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e025      	b.n	8005e56 <esp32_mqtt_connect_to_broker+0x5e>
  }

  /* Connect to MQTT broker */
  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005e0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e0e:	2100      	movs	r1, #0
 8005e10:	4813      	ldr	r0, [pc, #76]	@ (8005e60 <esp32_mqtt_connect_to_broker+0x68>)
 8005e12:	f004 fd51 	bl	800a8b8 <memset>
  snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
           "AT+MQTTCONN=0,\"%s\",%u,%u%s",
           p_conn_info->p_host,
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
           p_conn_info->p_port,
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
  snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005e1e:	4619      	mov	r1, r3
           p_conn_info->reconnect,
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
  snprintf((char *)at_cmd, MAX_AT_CMD_SIZE,
 8005e26:	4618      	mov	r0, r3
 8005e28:	4b0e      	ldr	r3, [pc, #56]	@ (8005e64 <esp32_mqtt_connect_to_broker+0x6c>)
 8005e2a:	9302      	str	r3, [sp, #8]
 8005e2c:	9001      	str	r0, [sp, #4]
 8005e2e:	9100      	str	r1, [sp, #0]
 8005e30:	4613      	mov	r3, r2
 8005e32:	4a0d      	ldr	r2, [pc, #52]	@ (8005e68 <esp32_mqtt_connect_to_broker+0x70>)
 8005e34:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e38:	4809      	ldr	r0, [pc, #36]	@ (8005e60 <esp32_mqtt_connect_to_broker+0x68>)
 8005e3a:	f004 fbc5 	bl	800a5c8 <sniprintf>
           AT_CMD_TERMINATOR);

  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd), (uint8_t *)AT_OK_STRING);
 8005e3e:	4808      	ldr	r0, [pc, #32]	@ (8005e60 <esp32_mqtt_connect_to_broker+0x68>)
 8005e40:	f7fa fa16 	bl	8000270 <strlen>
 8005e44:	4603      	mov	r3, r0
 8005e46:	4a09      	ldr	r2, [pc, #36]	@ (8005e6c <esp32_mqtt_connect_to_broker+0x74>)
 8005e48:	4619      	mov	r1, r3
 8005e4a:	4805      	ldr	r0, [pc, #20]	@ (8005e60 <esp32_mqtt_connect_to_broker+0x68>)
 8005e4c:	f000 f9ee 	bl	800622c <run_at_cmd>
 8005e50:	4603      	mov	r3, r0
 8005e52:	73fb      	strb	r3, [r7, #15]

  return ret;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	20000a50 	.word	0x20000a50
 8005e64:	0800d1ac 	.word	0x0800d1ac
 8005e68:	0800d340 	.word	0x0800d340
 8005e6c:	0800d1b8 	.word	0x0800d1b8

08005e70 <esp32_mqtt_subscribe>:
 * @brief  Subscribe to an MQTT topic.
 * @param  topic: MQTT topic to subscribe to (e.g., "topic/esp32at").
 * @param  qos: Quality of Service level (typically 1).
 * @retval ESP32_OK on success, ESP32_ERROR otherwise.
 */
esp32_status_t esp32_mqtt_subscribe(const mqtt_subscribe_t *sub_args) {
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af02      	add	r7, sp, #8
 8005e76:	6078      	str	r0, [r7, #4]
  esp32_status_t ret;

  /* Construct the MQTTSUB command */
  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005e78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	480f      	ldr	r0, [pc, #60]	@ (8005ebc <esp32_mqtt_subscribe+0x4c>)
 8005e80:	f004 fd1a 	bl	800a8b8 <memset>
  sprintf((char *)at_cmd, "AT+MQTTSUB=0,\"%s\",%u%s",
          sub_args->p_topic_filter, sub_args->qos, AT_CMD_TERMINATOR);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	7a1b      	ldrb	r3, [r3, #8]
  sprintf((char *)at_cmd, "AT+MQTTSUB=0,\"%s\",%u%s",
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <esp32_mqtt_subscribe+0x50>)
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	460b      	mov	r3, r1
 8005e94:	490b      	ldr	r1, [pc, #44]	@ (8005ec4 <esp32_mqtt_subscribe+0x54>)
 8005e96:	4809      	ldr	r0, [pc, #36]	@ (8005ebc <esp32_mqtt_subscribe+0x4c>)
 8005e98:	f004 fbcc 	bl	800a634 <siprintf>

  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd),
 8005e9c:	4807      	ldr	r0, [pc, #28]	@ (8005ebc <esp32_mqtt_subscribe+0x4c>)
 8005e9e:	f7fa f9e7 	bl	8000270 <strlen>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	4a08      	ldr	r2, [pc, #32]	@ (8005ec8 <esp32_mqtt_subscribe+0x58>)
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	4804      	ldr	r0, [pc, #16]	@ (8005ebc <esp32_mqtt_subscribe+0x4c>)
 8005eaa:	f000 f9bf 	bl	800622c <run_at_cmd>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	73fb      	strb	r3, [r7, #15]
                   (uint8_t *)AT_OK_STRING);

  return ret;
 8005eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	20000a50 	.word	0x20000a50
 8005ec0:	0800d1ac 	.word	0x0800d1ac
 8005ec4:	0800d35c 	.word	0x0800d35c
 8005ec8:	0800d1b8 	.word	0x0800d1b8

08005ecc <esp32_mqtt_publish>:
 * sending the actual payload. If a response is expected, it processes it.
 *
 * @param  pub_args  Pointer to mqtt_receive_t containing topic, payload, QoS, etc.
 * @retval ESP32_OK on success, ESP32_ERROR on failure.
 */
esp32_status_t esp32_mqtt_publish(const mqtt_publish_t *pub_args) {
 8005ecc:	b590      	push	{r4, r7, lr}
 8005ece:	b089      	sub	sp, #36	@ 0x24
 8005ed0:	af04      	add	r7, sp, #16
 8005ed2:	6078      	str	r0, [r7, #4]
  assert(pub_args && pub_args->p_topic && pub_args->p_payload);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <esp32_mqtt_publish+0x1e>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d003      	beq.n	8005eea <esp32_mqtt_publish+0x1e>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <esp32_mqtt_publish+0x2c>
 8005eea:	4b20      	ldr	r3, [pc, #128]	@ (8005f6c <esp32_mqtt_publish+0xa0>)
 8005eec:	4a20      	ldr	r2, [pc, #128]	@ (8005f70 <esp32_mqtt_publish+0xa4>)
 8005eee:	f240 11b5 	movw	r1, #437	@ 0x1b5
 8005ef2:	4820      	ldr	r0, [pc, #128]	@ (8005f74 <esp32_mqtt_publish+0xa8>)
 8005ef4:	f003 fa82 	bl	80093fc <__assert_func>

  esp32_status_t ret = ESP32_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	73fb      	strb	r3, [r7, #15]

  /* Construct the MQTT PUBLISH command */
  memset(at_cmd, '\0', MAX_AT_CMD_SIZE);
 8005efc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f00:	2100      	movs	r1, #0
 8005f02:	481d      	ldr	r0, [pc, #116]	@ (8005f78 <esp32_mqtt_publish+0xac>)
 8005f04:	f004 fcd8 	bl	800a8b8 <memset>
  sprintf((char *)at_cmd, "AT+MQTTPUBRAW=0,\"%s\",%u,%u,%u%s",
      pub_args->p_topic, pub_args->payload_length, pub_args->qos, pub_args->retain, AT_CMD_TERMINATOR);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68d9      	ldr	r1, [r3, #12]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	7c1b      	ldrb	r3, [r3, #16]
  sprintf((char *)at_cmd, "AT+MQTTPUBRAW=0,\"%s\",%u,%u,%u%s",
 8005f14:	4618      	mov	r0, r3
      pub_args->p_topic, pub_args->payload_length, pub_args->qos, pub_args->retain, AT_CMD_TERMINATOR);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	7c5b      	ldrb	r3, [r3, #17]
  sprintf((char *)at_cmd, "AT+MQTTPUBRAW=0,\"%s\",%u,%u,%u%s",
 8005f1a:	461c      	mov	r4, r3
 8005f1c:	4b17      	ldr	r3, [pc, #92]	@ (8005f7c <esp32_mqtt_publish+0xb0>)
 8005f1e:	9302      	str	r3, [sp, #8]
 8005f20:	9401      	str	r4, [sp, #4]
 8005f22:	9000      	str	r0, [sp, #0]
 8005f24:	460b      	mov	r3, r1
 8005f26:	4916      	ldr	r1, [pc, #88]	@ (8005f80 <esp32_mqtt_publish+0xb4>)
 8005f28:	4813      	ldr	r0, [pc, #76]	@ (8005f78 <esp32_mqtt_publish+0xac>)
 8005f2a:	f004 fb83 	bl	800a634 <siprintf>

  /* The MQTT RAW publish command doesn't have a return command
         until the data is actually sent. Thus we check here whether
         we got the '>' prompt or not. */
  ret = run_at_cmd((uint8_t *)at_cmd, strlen((char *)at_cmd), (uint8_t *)AT_SEND_PROMPT_STRING);
 8005f2e:	4812      	ldr	r0, [pc, #72]	@ (8005f78 <esp32_mqtt_publish+0xac>)
 8005f30:	f7fa f99e 	bl	8000270 <strlen>
 8005f34:	4603      	mov	r3, r0
 8005f36:	4a13      	ldr	r2, [pc, #76]	@ (8005f84 <esp32_mqtt_publish+0xb8>)
 8005f38:	4619      	mov	r1, r3
 8005f3a:	480f      	ldr	r0, [pc, #60]	@ (8005f78 <esp32_mqtt_publish+0xac>)
 8005f3c:	f000 f976 	bl	800622c <run_at_cmd>
 8005f40:	4603      	mov	r3, r0
 8005f42:	73fb      	strb	r3, [r7, #15]

  if (ret != ESP32_OK) {
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <esp32_mqtt_publish+0x82>
    return ret;
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	e00a      	b.n	8005f64 <esp32_mqtt_publish+0x98>
  }

  /* Send actual payload and check response */
  ret = run_at_cmd((uint8_t *)pub_args->p_payload, pub_args->payload_length, (uint8_t *)AT_OK_STRING);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6898      	ldr	r0, [r3, #8]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	4a0c      	ldr	r2, [pc, #48]	@ (8005f88 <esp32_mqtt_publish+0xbc>)
 8005f58:	4619      	mov	r1, r3
 8005f5a:	f000 f967 	bl	800622c <run_at_cmd>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	73fb      	strb	r3, [r7, #15]

  return ret;
 8005f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3714      	adds	r7, #20
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd90      	pop	{r4, r7, pc}
 8005f6c:	0800d38c 	.word	0x0800d38c
 8005f70:	0800d508 	.word	0x0800d508
 8005f74:	0800d3c4 	.word	0x0800d3c4
 8005f78:	20000a50 	.word	0x20000a50
 8005f7c:	0800d1ac 	.word	0x0800d1ac
 8005f80:	0800d3e0 	.word	0x0800d3e0
 8005f84:	0800d400 	.word	0x0800d400
 8005f88:	0800d1b8 	.word	0x0800d1b8

08005f8c <esp32_recv_mqtt_data>:
 * @param  p_data the buffer to fill will the received data.
 * @param  length the maximum data size to receive.
 * @param ret_length the actual data received.
 * @retval returns ESP32_OK on success and ESP32_ERROR otherwise.
 */
esp32_status_t esp32_recv_mqtt_data(mqtt_receive_t *p_receive_info) {
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  esp32_status_t ret;

  /* Validate input parameter */
  assert(p_receive_info != NULL);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d106      	bne.n	8005fa8 <esp32_recv_mqtt_data+0x1c>
 8005f9a:	4b13      	ldr	r3, [pc, #76]	@ (8005fe8 <esp32_recv_mqtt_data+0x5c>)
 8005f9c:	4a13      	ldr	r2, [pc, #76]	@ (8005fec <esp32_recv_mqtt_data+0x60>)
 8005f9e:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8005fa2:	4813      	ldr	r0, [pc, #76]	@ (8005ff0 <esp32_recv_mqtt_data+0x64>)
 8005fa4:	f003 fa2a 	bl	80093fc <__assert_func>
  assert(p_receive_info->p_topic != NULL);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d106      	bne.n	8005fbe <esp32_recv_mqtt_data+0x32>
 8005fb0:	4b10      	ldr	r3, [pc, #64]	@ (8005ff4 <esp32_recv_mqtt_data+0x68>)
 8005fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8005fec <esp32_recv_mqtt_data+0x60>)
 8005fb4:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8005fb8:	480d      	ldr	r0, [pc, #52]	@ (8005ff0 <esp32_recv_mqtt_data+0x64>)
 8005fba:	f003 fa1f 	bl	80093fc <__assert_func>
  assert(p_receive_info->p_payload != NULL);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d106      	bne.n	8005fd4 <esp32_recv_mqtt_data+0x48>
 8005fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8005ff8 <esp32_recv_mqtt_data+0x6c>)
 8005fc8:	4a08      	ldr	r2, [pc, #32]	@ (8005fec <esp32_recv_mqtt_data+0x60>)
 8005fca:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8005fce:	4808      	ldr	r0, [pc, #32]	@ (8005ff0 <esp32_recv_mqtt_data+0x64>)
 8005fd0:	f003 fa14 	bl	80093fc <__assert_func>

  /* Receive the data from the host */
  ret = recv_mqtt_data(p_receive_info);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f811 	bl	8005ffc <recv_mqtt_data>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	73fb      	strb	r3, [r7, #15]

  return ret;
 8005fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	0800d408 	.word	0x0800d408
 8005fec:	0800d51c 	.word	0x0800d51c
 8005ff0:	0800d3c4 	.word	0x0800d3c4
 8005ff4:	0800d420 	.word	0x0800d420
 8005ff8:	0800d440 	.word	0x0800d440

08005ffc <recv_mqtt_data>:
/**
 * @brief Receives MQTT publish message from the WiFi module.
 * @param p_receive_info Pointer to the MQTT receive info structure.
 * @retval ESP32_OK on success, ESP32_ERROR otherwise.
 */
static esp32_status_t recv_mqtt_data(mqtt_receive_t *p_receive_info) {
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b088      	sub	sp, #32
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  uint8_t rx_char;
  uint32_t idx = 0;
 8006004:	2300      	movs	r3, #0
 8006006:	61fb      	str	r3, [r7, #28]
  char length_string[10] = {0};
 8006008:	f107 0308 	add.w	r3, r7, #8
 800600c:	2200      	movs	r2, #0
 800600e:	601a      	str	r2, [r3, #0]
 8006010:	605a      	str	r2, [r3, #4]
 8006012:	811a      	strh	r2, [r3, #8]
  uint32_t length_value = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	61bb      	str	r3, [r7, #24]
  uint8_t i = 0;
 8006018:	2300      	movs	r3, #0
 800601a:	75fb      	strb	r3, [r7, #23]
  esp32_boolean new_chunk = ESP32_FALSE;
 800601c:	2300      	movs	r3, #0
 800601e:	75bb      	strb	r3, [r7, #22]

  /* Validate input parameter */
  assert(p_receive_info != NULL);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d106      	bne.n	8006034 <recv_mqtt_data+0x38>
 8006026:	4b79      	ldr	r3, [pc, #484]	@ (800620c <recv_mqtt_data+0x210>)
 8006028:	4a79      	ldr	r2, [pc, #484]	@ (8006210 <recv_mqtt_data+0x214>)
 800602a:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 800602e:	4879      	ldr	r0, [pc, #484]	@ (8006214 <recv_mqtt_data+0x218>)
 8006030:	f003 f9e4 	bl	80093fc <__assert_func>
  assert(p_receive_info->p_topic != NULL);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d106      	bne.n	800604a <recv_mqtt_data+0x4e>
 800603c:	4b76      	ldr	r3, [pc, #472]	@ (8006218 <recv_mqtt_data+0x21c>)
 800603e:	4a74      	ldr	r2, [pc, #464]	@ (8006210 <recv_mqtt_data+0x214>)
 8006040:	f240 11f1 	movw	r1, #497	@ 0x1f1
 8006044:	4873      	ldr	r0, [pc, #460]	@ (8006214 <recv_mqtt_data+0x218>)
 8006046:	f003 f9d9 	bl	80093fc <__assert_func>
  assert(p_receive_info->p_payload != NULL);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d106      	bne.n	8006060 <recv_mqtt_data+0x64>
 8006052:	4b72      	ldr	r3, [pc, #456]	@ (800621c <recv_mqtt_data+0x220>)
 8006054:	4a6e      	ldr	r2, [pc, #440]	@ (8006210 <recv_mqtt_data+0x214>)
 8006056:	f44f 71f9 	mov.w	r1, #498	@ 0x1f2
 800605a:	486e      	ldr	r0, [pc, #440]	@ (8006214 <recv_mqtt_data+0x218>)
 800605c:	f003 f9ce 	bl	80093fc <__assert_func>

  /* Reset temporary buffer and output structure fields */
  memset(rx_buffer, 0, MAX_BUFFER_SIZE);
 8006060:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 8006064:	2100      	movs	r1, #0
 8006066:	486e      	ldr	r0, [pc, #440]	@ (8006220 <recv_mqtt_data+0x224>)
 8006068:	f004 fc26 	bl	800a8b8 <memset>
  memset(p_receive_info->p_topic, 0, p_receive_info->topic_length);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6818      	ldr	r0, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	461a      	mov	r2, r3
 8006076:	2100      	movs	r1, #0
 8006078:	f004 fc1e 	bl	800a8b8 <memset>
  memset(p_receive_info->p_payload, 0, p_receive_info->payload_length);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6898      	ldr	r0, [r3, #8]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	461a      	mov	r2, r3
 8006086:	2100      	movs	r1, #0
 8006088:	f004 fc16 	bl	800a8b8 <memset>
  p_receive_info->topic_length = 0;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	605a      	str	r2, [r3, #4]
  p_receive_info->payload_length = 0;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	60da      	str	r2, [r3, #12]

  while (true) {
    if (esp32_io_recv_nb(&rx_char, 1) != 0) {
 8006098:	f107 0315 	add.w	r3, r7, #21
 800609c:	2101      	movs	r1, #1
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 f9a0 	bl	80063e4 <esp32_io_recv_nb>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d031      	beq.n	800610e <recv_mqtt_data+0x112>
      // If a new MQTT chunk is expected, fill the payload
      if (new_chunk == ESP32_TRUE) {
 80060aa:	7dbb      	ldrb	r3, [r7, #22]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d11a      	bne.n	80060e6 <recv_mqtt_data+0xea>
        if (length_value > 0) {
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00d      	beq.n	80060d2 <recv_mqtt_data+0xd6>
          p_receive_info->p_payload[p_receive_info->payload_length++] = rx_char;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689a      	ldr	r2, [r3, #8]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	1c58      	adds	r0, r3, #1
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	60c8      	str	r0, [r1, #12]
 80060c4:	4413      	add	r3, r2
 80060c6:	7d7a      	ldrb	r2, [r7, #21]
 80060c8:	701a      	strb	r2, [r3, #0]
          length_value--;
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	61bb      	str	r3, [r7, #24]
 80060d0:	e009      	b.n	80060e6 <recv_mqtt_data+0xea>
        } else {
          // Payload complete, reset for next message
          new_chunk = ESP32_FALSE;
 80060d2:	2300      	movs	r3, #0
 80060d4:	75bb      	strb	r3, [r7, #22]
          memset(rx_buffer, 0, MAX_BUFFER_SIZE);
 80060d6:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 80060da:	2100      	movs	r1, #0
 80060dc:	4850      	ldr	r0, [pc, #320]	@ (8006220 <recv_mqtt_data+0x224>)
 80060de:	f004 fbeb 	bl	800a8b8 <memset>
          idx = 0;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
        }
      }

      // Store character in receive buffer for pattern matching
      if (idx < MAX_BUFFER_SIZE) {
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060ec:	d20d      	bcs.n	800610a <recv_mqtt_data+0x10e>
        rx_buffer[idx++] = rx_char;
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	1c5a      	adds	r2, r3, #1
 80060f2:	61fa      	str	r2, [r7, #28]
 80060f4:	7d79      	ldrb	r1, [r7, #21]
 80060f6:	4a4a      	ldr	r2, [pc, #296]	@ (8006220 <recv_mqtt_data+0x224>)
 80060f8:	54d1      	strb	r1, [r2, r3]
      }
      break;
    }

    // Check for start of MQTT received message
    if ((strstr((char *)rx_buffer, "+MQTTSUBRECV:0,") != NULL) && (new_chunk == ESP32_FALSE)) {
 80060fa:	494a      	ldr	r1, [pc, #296]	@ (8006224 <recv_mqtt_data+0x228>)
 80060fc:	4848      	ldr	r0, [pc, #288]	@ (8006220 <recv_mqtt_data+0x224>)
 80060fe:	f004 fbe3 	bl	800a8c8 <strstr>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d070      	beq.n	80061ea <recv_mqtt_data+0x1ee>
 8006108:	e009      	b.n	800611e <recv_mqtt_data+0x122>
        return ESP32_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e079      	b.n	8006202 <recv_mqtt_data+0x206>
      if (new_chunk == ESP32_TRUE && length_value != 0) {
 800610e:	7dbb      	ldrb	r3, [r7, #22]
 8006110:	2b01      	cmp	r3, #1
 8006112:	d174      	bne.n	80061fe <recv_mqtt_data+0x202>
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d071      	beq.n	80061fe <recv_mqtt_data+0x202>
        return ESP32_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e071      	b.n	8006202 <recv_mqtt_data+0x206>
    if ((strstr((char *)rx_buffer, "+MQTTSUBRECV:0,") != NULL) && (new_chunk == ESP32_FALSE)) {
 800611e:	7dbb      	ldrb	r3, [r7, #22]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d162      	bne.n	80061ea <recv_mqtt_data+0x1ee>
      // Read separator character (should be `"` for topic start)
      esp32_io_recv(&rx_char, 1);
 8006124:	f107 0315 	add.w	r3, r7, #21
 8006128:	2101      	movs	r1, #1
 800612a:	4618      	mov	r0, r3
 800612c:	f000 f906 	bl	800633c <esp32_io_recv>

      // Read topic name until next quote (`"`)
      p_receive_info->topic_length = 0;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	605a      	str	r2, [r3, #4]
      while (esp32_io_recv_nb(&rx_char, 1) && rx_char != '"') {
 8006136:	e009      	b.n	800614c <recv_mqtt_data+0x150>

        p_receive_info->p_topic[p_receive_info->topic_length++] = rx_char;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	1c58      	adds	r0, r3, #1
 8006142:	6879      	ldr	r1, [r7, #4]
 8006144:	6048      	str	r0, [r1, #4]
 8006146:	4413      	add	r3, r2
 8006148:	7d7a      	ldrb	r2, [r7, #21]
 800614a:	701a      	strb	r2, [r3, #0]
      while (esp32_io_recv_nb(&rx_char, 1) && rx_char != '"') {
 800614c:	f107 0315 	add.w	r3, r7, #21
 8006150:	2101      	movs	r1, #1
 8006152:	4618      	mov	r0, r3
 8006154:	f000 f946 	bl	80063e4 <esp32_io_recv_nb>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <recv_mqtt_data+0x168>
 800615e:	7d7b      	ldrb	r3, [r7, #21]
 8006160:	2b22      	cmp	r3, #34	@ 0x22
 8006162:	d1e9      	bne.n	8006138 <recv_mqtt_data+0x13c>
      }
      p_receive_info->p_topic[p_receive_info->topic_length] = '\0';
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	4413      	add	r3, r2
 800616e:	2200      	movs	r2, #0
 8006170:	701a      	strb	r2, [r3, #0]

      // Read separator character before length
      esp32_io_recv(&rx_char, 1);
 8006172:	f107 0315 	add.w	r3, r7, #21
 8006176:	2101      	movs	r1, #1
 8006178:	4618      	mov	r0, r3
 800617a:	f000 f8df 	bl	800633c <esp32_io_recv>

      // Read payload length as string
      i = 0;
 800617e:	2300      	movs	r3, #0
 8006180:	75fb      	strb	r3, [r7, #23]
      memset(length_string, 0, sizeof(length_string));
 8006182:	f107 0308 	add.w	r3, r7, #8
 8006186:	220a      	movs	r2, #10
 8006188:	2100      	movs	r1, #0
 800618a:	4618      	mov	r0, r3
 800618c:	f004 fb94 	bl	800a8b8 <memset>
      while (esp32_io_recv_nb(&rx_char, 1) && rx_char != ',' &&
 8006190:	e007      	b.n	80061a2 <recv_mqtt_data+0x1a6>
             i < sizeof(length_string) - 1) {

        length_string[i++] = rx_char;
 8006192:	7dfb      	ldrb	r3, [r7, #23]
 8006194:	1c5a      	adds	r2, r3, #1
 8006196:	75fa      	strb	r2, [r7, #23]
 8006198:	7d7a      	ldrb	r2, [r7, #21]
 800619a:	3320      	adds	r3, #32
 800619c:	443b      	add	r3, r7
 800619e:	f803 2c18 	strb.w	r2, [r3, #-24]
      while (esp32_io_recv_nb(&rx_char, 1) && rx_char != ',' &&
 80061a2:	f107 0315 	add.w	r3, r7, #21
 80061a6:	2101      	movs	r1, #1
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 f91b 	bl	80063e4 <esp32_io_recv_nb>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d005      	beq.n	80061c0 <recv_mqtt_data+0x1c4>
 80061b4:	7d7b      	ldrb	r3, [r7, #21]
 80061b6:	2b2c      	cmp	r3, #44	@ 0x2c
 80061b8:	d002      	beq.n	80061c0 <recv_mqtt_data+0x1c4>
 80061ba:	7dfb      	ldrb	r3, [r7, #23]
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d9e8      	bls.n	8006192 <recv_mqtt_data+0x196>
      }
      length_string[i] = '\0';
 80061c0:	7dfb      	ldrb	r3, [r7, #23]
 80061c2:	3320      	adds	r3, #32
 80061c4:	443b      	add	r3, r7
 80061c6:	2200      	movs	r2, #0
 80061c8:	f803 2c18 	strb.w	r2, [r3, #-24]

      // Convert length string to integer
      length_value = atoi(length_string);
 80061cc:	f107 0308 	add.w	r3, r7, #8
 80061d0:	4618      	mov	r0, r3
 80061d2:	f003 f931 	bl	8009438 <atoi>
 80061d6:	4603      	mov	r3, r0
 80061d8:	61bb      	str	r3, [r7, #24]
      if (length_value > MAX_BUFFER_SIZE) {
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061e0:	d901      	bls.n	80061e6 <recv_mqtt_data+0x1ea>
        return ESP32_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e00d      	b.n	8006202 <recv_mqtt_data+0x206>
      }

      // Now ready to read payload
      new_chunk = ESP32_TRUE;
 80061e6:	2301      	movs	r3, #1
 80061e8:	75bb      	strb	r3, [r7, #22]
    }

    // Check for any error response in the stream
    if (strstr((char *)rx_buffer, "ERROR") != NULL) {
 80061ea:	490f      	ldr	r1, [pc, #60]	@ (8006228 <recv_mqtt_data+0x22c>)
 80061ec:	480c      	ldr	r0, [pc, #48]	@ (8006220 <recv_mqtt_data+0x224>)
 80061ee:	f004 fb6b 	bl	800a8c8 <strstr>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f43f af4f 	beq.w	8006098 <recv_mqtt_data+0x9c>
      return ESP32_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e001      	b.n	8006202 <recv_mqtt_data+0x206>
      break;
 80061fe:	bf00      	nop

//  if (p_receive_info->payload_length >1397){// ||
//    //  p_receive_info->payload_length == 422){
//    while(1);
//  }
  return ESP32_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3720      	adds	r7, #32
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	0800d408 	.word	0x0800d408
 8006210:	0800d534 	.word	0x0800d534
 8006214:	0800d3c4 	.word	0x0800d3c4
 8006218:	0800d420 	.word	0x0800d420
 800621c:	0800d440 	.word	0x0800d440
 8006220:	20000b50 	.word	0x20000b50
 8006224:	0800d464 	.word	0x0800d464
 8006228:	0800d474 	.word	0x0800d474

0800622c <run_at_cmd>:
 * @param  cmd the buffer to fill will the received data.
 * @param  length the maximum data size to receive.
 * @param  token the expected output if command runs successfully
 * @retval returns ESP32_OK on success and ESP32_ERROR otherwise.
 */
static esp32_status_t run_at_cmd(uint8_t *cmd, uint32_t length, const uint8_t *token) {
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
  uint32_t idx = 0;
 8006238:	2300      	movs	r3, #0
 800623a:	617b      	str	r3, [r7, #20]
  uint8_t rx_char;

  /* Reset the Rx buffer to make sure no previous data exist */
  memset(rx_buffer, '\0', MAX_BUFFER_SIZE);
 800623c:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 8006240:	2100      	movs	r1, #0
 8006242:	481c      	ldr	r0, [pc, #112]	@ (80062b4 <run_at_cmd+0x88>)
 8006244:	f004 fb38 	bl	800a8b8 <memset>

  if ( esp32_io_send(cmd, length) < 0 )
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f85c 	bl	8006308 <esp32_io_send>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	da01      	bge.n	800625a <run_at_cmd+0x2e>
  /* Send the command */
  {
    return ESP32_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e028      	b.n	80062ac <run_at_cmd+0x80>
  }

  /* Wait for reception */
  while ( true ) {
    /* Wait to receive data */
    if ( esp32_io_recv(&rx_char, 1) != 0 ) {
 800625a:	f107 0313 	add.w	r3, r7, #19
 800625e:	2101      	movs	r1, #1
 8006260:	4618      	mov	r0, r3
 8006262:	f000 f86b 	bl	800633c <esp32_io_recv>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d01b      	beq.n	80062a4 <run_at_cmd+0x78>
      rx_buffer [ idx++ ] = rx_char;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	1c5a      	adds	r2, r3, #1
 8006270:	617a      	str	r2, [r7, #20]
 8006272:	7cf9      	ldrb	r1, [r7, #19]
 8006274:	4a0f      	ldr	r2, [pc, #60]	@ (80062b4 <run_at_cmd+0x88>)
 8006276:	54d1      	strb	r1, [r2, r3]
    } else {
      break;
    }

    /* Check that max buffer size has not been reached */
    if ( idx == MAX_BUFFER_SIZE ) {
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800627e:	d013      	beq.n	80062a8 <run_at_cmd+0x7c>
      break;
    }

    /* Extract the token */
    if ( strstr((char *)rx_buffer, (char *)token) != NULL ) {
 8006280:	6879      	ldr	r1, [r7, #4]
 8006282:	480c      	ldr	r0, [pc, #48]	@ (80062b4 <run_at_cmd+0x88>)
 8006284:	f004 fb20 	bl	800a8c8 <strstr>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d001      	beq.n	8006292 <run_at_cmd+0x66>
      return ESP32_OK;
 800628e:	2300      	movs	r3, #0
 8006290:	e00c      	b.n	80062ac <run_at_cmd+0x80>
    }

    /* Check if the message contains error code */
    if ( strstr((char *)rx_buffer, AT_ERROR_STRING) != NULL ) {
 8006292:	4909      	ldr	r1, [pc, #36]	@ (80062b8 <run_at_cmd+0x8c>)
 8006294:	4807      	ldr	r0, [pc, #28]	@ (80062b4 <run_at_cmd+0x88>)
 8006296:	f004 fb17 	bl	800a8c8 <strstr>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0dc      	beq.n	800625a <run_at_cmd+0x2e>
      return ESP32_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e003      	b.n	80062ac <run_at_cmd+0x80>
      break;
 80062a4:	bf00      	nop
 80062a6:	e000      	b.n	80062aa <run_at_cmd+0x7e>
      break;
 80062a8:	bf00      	nop
    }
  }

  return ESP32_ERROR;
 80062aa:	2301      	movs	r3, #1
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20000b50 	.word	0x20000b50
 80062b8:	0800d49c 	.word	0x0800d49c

080062bc <esp32_io_init>:

/**
 * @brief  Initialize the ESP8266 UART interface with DMA and Idle Detection.
 * @retval 0 on success, -1 otherwise.
 */
int8_t esp32_io_init(void) {
 80062bc:	b580      	push	{r7, lr}
 80062be:	af00      	add	r7, sp, #0
  HAL_Delay(2000);
 80062c0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80062c4:	f7fc f95e 	bl	8002584 <HAL_Delay>

  wifi_rx_buffer.head = 0;
 80062c8:	4b0d      	ldr	r3, [pc, #52]	@ (8006300 <esp32_io_init+0x44>)
 80062ca:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80062ce:	2200      	movs	r2, #0
 80062d0:	f8a3 2802 	strh.w	r2, [r3, #2050]	@ 0x802
  wifi_rx_buffer.tail = 0;
 80062d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006300 <esp32_io_init+0x44>)
 80062d6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80062da:	2200      	movs	r2, #0
 80062dc:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800

  // Start UART in DMA mode with Idle line detection
  if ( HAL_UARTEx_ReceiveToIdle_DMA(ESP32_UART_HANDLE, (uint8_t *)wifi_rx_buffer.data,
 80062e0:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80062e4:	4906      	ldr	r1, [pc, #24]	@ (8006300 <esp32_io_init+0x44>)
 80062e6:	4807      	ldr	r0, [pc, #28]	@ (8006304 <esp32_io_init+0x48>)
 80062e8:	f7fe fa60 	bl	80047ac <HAL_UARTEx_ReceiveToIdle_DMA>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d002      	beq.n	80062f8 <esp32_io_init+0x3c>
                                    RING_BUFFER_SIZE) != HAL_OK ) {
    return -1;
 80062f2:	f04f 33ff 	mov.w	r3, #4294967295
 80062f6:	e000      	b.n	80062fa <esp32_io_init+0x3e>
  }
  return 0;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	20001750 	.word	0x20001750
 8006304:	200001f4 	.word	0x200001f4

08006308 <esp32_io_send>:
 * @brief  Send data to the ESP8266 module over UART.
 * @param  p_data: Pointer to the data buffer to send.
 * @param  length: Length of the data buffer.
 * @retval 0 on success, -1 otherwise.
 */
int8_t esp32_io_send(uint8_t *p_data, uint32_t length) {
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  if ( HAL_UART_Transmit(ESP32_UART_HANDLE, p_data, length, DEFAULT_TIME_OUT) !=
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	b29a      	uxth	r2, r3
 8006316:	f641 3358 	movw	r3, #7000	@ 0x1b58
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	4806      	ldr	r0, [pc, #24]	@ (8006338 <esp32_io_send+0x30>)
 800631e:	f7fe f93b 	bl	8004598 <HAL_UART_Transmit>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <esp32_io_send+0x26>
       HAL_OK ) {
    return -1;
 8006328:	f04f 33ff 	mov.w	r3, #4294967295
 800632c:	e000      	b.n	8006330 <esp32_io_send+0x28>
  }
  return 0;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3708      	adds	r7, #8
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	200001f4 	.word	0x200001f4

0800633c <esp32_io_recv>:
 * @brief  Receive data from the ESP8266 module over UART.
 * @param  buffer: Pointer to the buffer to store received data.
 * @param  length: Maximum length of the buffer.
 * @retval Number of bytes received.
 */
int32_t esp32_io_recv(uint8_t *buffer, uint32_t length) {
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t read_data = 0;
 8006346:	2300      	movs	r3, #0
 8006348:	60fb      	str	r3, [r7, #12]

  while ( length-- ) {
 800634a:	e03e      	b.n	80063ca <esp32_io_recv+0x8e>
    uint32_t tick_start = HAL_GetTick();
 800634c:	f7fc f90e 	bl	800256c <HAL_GetTick>
 8006350:	60b8      	str	r0, [r7, #8]
    do {
      if ( wifi_rx_buffer.head != wifi_rx_buffer.tail ) {
 8006352:	4b23      	ldr	r3, [pc, #140]	@ (80063e0 <esp32_io_recv+0xa4>)
 8006354:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006358:	f8b3 2802 	ldrh.w	r2, [r3, #2050]	@ 0x802
 800635c:	4b20      	ldr	r3, [pc, #128]	@ (80063e0 <esp32_io_recv+0xa4>)
 800635e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006362:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8006366:	429a      	cmp	r2, r3
 8006368:	d024      	beq.n	80063b4 <esp32_io_recv+0x78>
        *buffer++ = wifi_rx_buffer.data [ wifi_rx_buffer.head++ ];
 800636a:	4b1d      	ldr	r3, [pc, #116]	@ (80063e0 <esp32_io_recv+0xa4>)
 800636c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006370:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	@ 0x802
 8006374:	1c5a      	adds	r2, r3, #1
 8006376:	b291      	uxth	r1, r2
 8006378:	4a19      	ldr	r2, [pc, #100]	@ (80063e0 <esp32_io_recv+0xa4>)
 800637a:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800637e:	f8a2 1802 	strh.w	r1, [r2, #2050]	@ 0x802
 8006382:	4619      	mov	r1, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	607a      	str	r2, [r7, #4]
 800638a:	4a15      	ldr	r2, [pc, #84]	@ (80063e0 <esp32_io_recv+0xa4>)
 800638c:	5c52      	ldrb	r2, [r2, r1]
 800638e:	701a      	strb	r2, [r3, #0]
        read_data++;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	3301      	adds	r3, #1
 8006394:	60fb      	str	r3, [r7, #12]

        if ( wifi_rx_buffer.head >= RING_BUFFER_SIZE ) {
 8006396:	4b12      	ldr	r3, [pc, #72]	@ (80063e0 <esp32_io_recv+0xa4>)
 8006398:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800639c:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	@ 0x802
 80063a0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80063a4:	d310      	bcc.n	80063c8 <esp32_io_recv+0x8c>
          wifi_rx_buffer.head = 0;
 80063a6:	4b0e      	ldr	r3, [pc, #56]	@ (80063e0 <esp32_io_recv+0xa4>)
 80063a8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80063ac:	2200      	movs	r2, #0
 80063ae:	f8a3 2802 	strh.w	r2, [r3, #2050]	@ 0x802
        }
        break;
 80063b2:	e009      	b.n	80063c8 <esp32_io_recv+0x8c>
      }
    } while ( (HAL_GetTick() - tick_start) < DEFAULT_TIME_OUT);
 80063b4:	f7fc f8da 	bl	800256c <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	f641 3257 	movw	r2, #6999	@ 0x1b57
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d9c5      	bls.n	8006352 <esp32_io_recv+0x16>
 80063c6:	e000      	b.n	80063ca <esp32_io_recv+0x8e>
        break;
 80063c8:	bf00      	nop
  while ( length-- ) {
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	1e5a      	subs	r2, r3, #1
 80063ce:	603a      	str	r2, [r7, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1bb      	bne.n	800634c <esp32_io_recv+0x10>
  }
  return read_data;
 80063d4:	68fb      	ldr	r3, [r7, #12]
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	20001750 	.word	0x20001750

080063e4 <esp32_io_recv_nb>:
 * @brief  Non-blocking receive data from the ESP8266 module over UART.
 * @param  buffer: Pointer to the buffer to store received data.
 * @param  length: Maximum length of the buffer.
 * @retval Number of bytes received.
 */
int32_t esp32_io_recv_nb(uint8_t *buffer, uint32_t length) {
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t read_data = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	60fb      	str	r3, [r7, #12]

  while ( length-- ) {
 80063f2:	e03c      	b.n	800646e <esp32_io_recv_nb+0x8a>
      uint32_t tick_start = HAL_GetTick();
 80063f4:	f7fc f8ba 	bl	800256c <HAL_GetTick>
 80063f8:	60b8      	str	r0, [r7, #8]
      do {
        if ( wifi_rx_buffer.head != wifi_rx_buffer.tail ) {
 80063fa:	4b22      	ldr	r3, [pc, #136]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 80063fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006400:	f8b3 2802 	ldrh.w	r2, [r3, #2050]	@ 0x802
 8006404:	4b1f      	ldr	r3, [pc, #124]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 8006406:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800640a:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 800640e:	429a      	cmp	r2, r3
 8006410:	d024      	beq.n	800645c <esp32_io_recv_nb+0x78>
          *buffer++ = wifi_rx_buffer.data [ wifi_rx_buffer.head++ ];
 8006412:	4b1c      	ldr	r3, [pc, #112]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 8006414:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006418:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	@ 0x802
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	b291      	uxth	r1, r2
 8006420:	4a18      	ldr	r2, [pc, #96]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 8006422:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8006426:	f8a2 1802 	strh.w	r1, [r2, #2050]	@ 0x802
 800642a:	4619      	mov	r1, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	1c5a      	adds	r2, r3, #1
 8006430:	607a      	str	r2, [r7, #4]
 8006432:	4a14      	ldr	r2, [pc, #80]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 8006434:	5c52      	ldrb	r2, [r2, r1]
 8006436:	701a      	strb	r2, [r3, #0]
          read_data++;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	3301      	adds	r3, #1
 800643c:	60fb      	str	r3, [r7, #12]

          if ( wifi_rx_buffer.head >= RING_BUFFER_SIZE ) {
 800643e:	4b11      	ldr	r3, [pc, #68]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 8006440:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006444:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	@ 0x802
 8006448:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800644c:	d30e      	bcc.n	800646c <esp32_io_recv_nb+0x88>
            wifi_rx_buffer.head = 0;
 800644e:	4b0d      	ldr	r3, [pc, #52]	@ (8006484 <esp32_io_recv_nb+0xa0>)
 8006450:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8006454:	2200      	movs	r2, #0
 8006456:	f8a3 2802 	strh.w	r2, [r3, #2050]	@ 0x802
          }
          break;
 800645a:	e007      	b.n	800646c <esp32_io_recv_nb+0x88>
        }
      } while ( (HAL_GetTick() - tick_start) < 200);
 800645c:	f7fc f886 	bl	800256c <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	2bc7      	cmp	r3, #199	@ 0xc7
 8006468:	d9c7      	bls.n	80063fa <esp32_io_recv_nb+0x16>
 800646a:	e000      	b.n	800646e <esp32_io_recv_nb+0x8a>
          break;
 800646c:	bf00      	nop
  while ( length-- ) {
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	1e5a      	subs	r2, r3, #1
 8006472:	603a      	str	r2, [r7, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1bd      	bne.n	80063f4 <esp32_io_recv_nb+0x10>
    }
  return read_data;
 8006478:	68fb      	ldr	r3, [r7, #12]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	20001750 	.word	0x20001750

08006488 <HAL_UARTEx_RxEventCallback>:
  * @param  huart UART handle
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	460b      	mov	r3, r1
 8006492:	807b      	strh	r3, [r7, #2]
  if ( huart == ESP32_UART_HANDLE ) {
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a15      	ldr	r2, [pc, #84]	@ (80064ec <HAL_UARTEx_RxEventCallback+0x64>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d121      	bne.n	80064e0 <HAL_UARTEx_RxEventCallback+0x58>
    static uint16_t tail_pos = 0;

    if ( size > tail_pos ) {
 800649c:	4b14      	ldr	r3, [pc, #80]	@ (80064f0 <HAL_UARTEx_RxEventCallback+0x68>)
 800649e:	881b      	ldrh	r3, [r3, #0]
 80064a0:	887a      	ldrh	r2, [r7, #2]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d91c      	bls.n	80064e0 <HAL_UARTEx_RxEventCallback+0x58>
      tail_pos = size % RING_BUFFER_SIZE;
 80064a6:	887a      	ldrh	r2, [r7, #2]
 80064a8:	4b12      	ldr	r3, [pc, #72]	@ (80064f4 <HAL_UARTEx_RxEventCallback+0x6c>)
 80064aa:	fba3 1302 	umull	r1, r3, r3, r2
 80064ae:	0b59      	lsrs	r1, r3, #13
 80064b0:	460b      	mov	r3, r1
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	440b      	add	r3, r1
 80064b6:	02db      	lsls	r3, r3, #11
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	4b0c      	ldr	r3, [pc, #48]	@ (80064f0 <HAL_UARTEx_RxEventCallback+0x68>)
 80064be:	801a      	strh	r2, [r3, #0]
      if ( tail_pos != wifi_rx_buffer.head ) {
 80064c0:	4b0d      	ldr	r3, [pc, #52]	@ (80064f8 <HAL_UARTEx_RxEventCallback+0x70>)
 80064c2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80064c6:	f8b3 2802 	ldrh.w	r2, [r3, #2050]	@ 0x802
 80064ca:	4b09      	ldr	r3, [pc, #36]	@ (80064f0 <HAL_UARTEx_RxEventCallback+0x68>)
 80064cc:	881b      	ldrh	r3, [r3, #0]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d006      	beq.n	80064e0 <HAL_UARTEx_RxEventCallback+0x58>
        wifi_rx_buffer.tail = tail_pos;
 80064d2:	4b07      	ldr	r3, [pc, #28]	@ (80064f0 <HAL_UARTEx_RxEventCallback+0x68>)
 80064d4:	881a      	ldrh	r2, [r3, #0]
 80064d6:	4b08      	ldr	r3, [pc, #32]	@ (80064f8 <HAL_UARTEx_RxEventCallback+0x70>)
 80064d8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80064dc:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800
      }
    }
  }
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr
 80064ec:	200001f4 	.word	0x200001f4
 80064f0:	20003f54 	.word	0x20003f54
 80064f4:	cccccccd 	.word	0xcccccccd
 80064f8:	20001750 	.word	0x20001750

080064fc <HAL_UART_ErrorCallback>:
/**
 * @brief  UART error callback.
 * @param  huart: Pointer to the UART handle.
 * @retval None.
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  (void)*huart;
  esp32_io_error_handler();
 8006504:	f000 f804 	bl	8006510 <esp32_io_error_handler>
}
 8006508:	bf00      	nop
 800650a:	3708      	adds	r7, #8
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <esp32_io_error_handler>:

/**
 * @brief  Handle UART errors by deinitializing the interface.
 * @retval None.
 */
static void esp32_io_error_handler(void) {
 8006510:	b580      	push	{r7, lr}
 8006512:	af00      	add	r7, sp, #0
  HAL_UART_DMAStop(ESP32_UART_HANDLE);
 8006514:	4803      	ldr	r0, [pc, #12]	@ (8006524 <esp32_io_error_handler+0x14>)
 8006516:	f7fe f8ca 	bl	80046ae <HAL_UART_DMAStop>
  HAL_UART_DeInit(ESP32_UART_HANDLE);
 800651a:	4802      	ldr	r0, [pc, #8]	@ (8006524 <esp32_io_error_handler+0x14>)
 800651c:	f7fe f80a 	bl	8004534 <HAL_UART_DeInit>
  while ( 1 ) {
 8006520:	bf00      	nop
 8006522:	e7fd      	b.n	8006520 <esp32_io_error_handler+0x10>
 8006524:	200001f4 	.word	0x200001f4

08006528 <vApplicationGetTimerTaskMemory>:

void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                     StackType_t ** ppxTimerTaskStackBuffer,
                                     uint32_t * pulTimerTaskStackSize )

{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
    static StaticTask_t timerTaskTCB;
    static StackType_t timerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    *ppxTimerTaskTCBBuffer = &timerTaskTCB;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4a07      	ldr	r2, [pc, #28]	@ (8006554 <vApplicationGetTimerTaskMemory+0x2c>)
 8006538:	601a      	str	r2, [r3, #0]
    *ppxTimerTaskStackBuffer = timerTaskStack;
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	4a06      	ldr	r2, [pc, #24]	@ (8006558 <vApplicationGetTimerTaskMemory+0x30>)
 800653e:	601a      	str	r2, [r3, #0]
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006546:	601a      	str	r2, [r3, #0]
}
 8006548:	bf00      	nop
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	20003f58 	.word	0x20003f58
 8006558:	20003fa8 	.word	0x20003fa8

0800655c <vApplicationGetIdleTaskMemory>:

void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                    StackType_t ** ppxIdleTaskStackBuffer,
                                    uint32_t * pulIdleTaskStackSize )

{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
    static StaticTask_t idleTaskTCB;
    static StackType_t idleTaskStack[ configMINIMAL_STACK_SIZE ];

    *ppxIdleTaskTCBBuffer = &idleTaskTCB;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	4a07      	ldr	r2, [pc, #28]	@ (8006588 <vApplicationGetIdleTaskMemory+0x2c>)
 800656c:	601a      	str	r2, [r3, #0]
    *ppxIdleTaskStackBuffer = idleTaskStack;
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	4a06      	ldr	r2, [pc, #24]	@ (800658c <vApplicationGetIdleTaskMemory+0x30>)
 8006572:	601a      	str	r2, [r3, #0]
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2280      	movs	r2, #128	@ 0x80
 8006578:	601a      	str	r2, [r3, #0]
}
 800657a:	bf00      	nop
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	200043a8 	.word	0x200043a8
 800658c:	200043f8 	.word	0x200043f8

08006590 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f103 0208 	add.w	r2, r3, #8
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f04f 32ff 	mov.w	r2, #4294967295
 80065a8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f103 0208 	add.w	r2, r3, #8
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f103 0208 	add.w	r2, r3, #8
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80065de:	bf00      	nop
 80065e0:	370c      	adds	r7, #12
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80065ea:	b480      	push	{r7}
 80065ec:	b085      	sub	sp, #20
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006600:	d103      	bne.n	800660a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	e00c      	b.n	8006624 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	3308      	adds	r3, #8
 800660e:	60fb      	str	r3, [r7, #12]
 8006610:	e002      	b.n	8006618 <vListInsert+0x2e>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	60fb      	str	r3, [r7, #12]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	429a      	cmp	r2, r3
 8006622:	d2f6      	bcs.n	8006612 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	683a      	ldr	r2, [r7, #0]
 8006632:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	1c5a      	adds	r2, r3, #1
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8006650:	bf00      	nop
 8006652:	3714      	adds	r7, #20
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800665c:	b480      	push	{r7}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	6892      	ldr	r2, [r2, #8]
 8006672:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	6852      	ldr	r2, [r2, #4]
 800667c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	429a      	cmp	r2, r3
 8006686:	d103      	bne.n	8006690 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	1e5a      	subs	r2, r3, #1
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80066ba:	2301      	movs	r3, #1
 80066bc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d10b      	bne.n	80066e0 <xQueueGenericReset+0x30>
    __asm volatile
 80066c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066cc:	f383 8811 	msr	BASEPRI, r3
 80066d0:	f3bf 8f6f 	isb	sy
 80066d4:	f3bf 8f4f 	dsb	sy
 80066d8:	60fb      	str	r3, [r7, #12]
}
 80066da:	bf00      	nop
 80066dc:	bf00      	nop
 80066de:	e7fd      	b.n	80066dc <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d05d      	beq.n	80067a2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d059      	beq.n	80067a2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f6:	2100      	movs	r1, #0
 80066f8:	fba3 2302 	umull	r2, r3, r3, r2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d000      	beq.n	8006702 <xQueueGenericReset+0x52>
 8006700:	2101      	movs	r1, #1
 8006702:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8006704:	2b00      	cmp	r3, #0
 8006706:	d14c      	bne.n	80067a2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8006708:	f002 fa2c 	bl	8008b64 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006714:	6939      	ldr	r1, [r7, #16]
 8006716:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006718:	fb01 f303 	mul.w	r3, r1, r3
 800671c:	441a      	add	r2, r3
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	2200      	movs	r2, #0
 8006726:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006738:	3b01      	subs	r3, #1
 800673a:	6939      	ldr	r1, [r7, #16]
 800673c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800673e:	fb01 f303 	mul.w	r3, r1, r3
 8006742:	441a      	add	r2, r3
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	22ff      	movs	r2, #255	@ 0xff
 800674c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	22ff      	movs	r2, #255	@ 0xff
 8006754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d114      	bne.n	8006788 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d01a      	beq.n	800679c <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	3310      	adds	r3, #16
 800676a:	4618      	mov	r0, r3
 800676c:	f001 fa26 	bl	8007bbc <xTaskRemoveFromEventList>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d012      	beq.n	800679c <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006776:	4b16      	ldr	r3, [pc, #88]	@ (80067d0 <xQueueGenericReset+0x120>)
 8006778:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	e009      	b.n	800679c <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	3310      	adds	r3, #16
 800678c:	4618      	mov	r0, r3
 800678e:	f7ff feff 	bl	8006590 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	3324      	adds	r3, #36	@ 0x24
 8006796:	4618      	mov	r0, r3
 8006798:	f7ff fefa 	bl	8006590 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800679c:	f002 fa14 	bl	8008bc8 <vPortExitCritical>
 80067a0:	e001      	b.n	80067a6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80067a2:	2300      	movs	r3, #0
 80067a4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10b      	bne.n	80067c4 <xQueueGenericReset+0x114>
    __asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	60bb      	str	r3, [r7, #8]
}
 80067be:	bf00      	nop
 80067c0:	bf00      	nop
 80067c2:	e7fd      	b.n	80067c0 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80067c4:	697b      	ldr	r3, [r7, #20]
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	e000ed04 	.word	0xe000ed04

080067d4 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b08c      	sub	sp, #48	@ 0x30
 80067d8:	af02      	add	r7, sp, #8
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10b      	bne.n	8006804 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	623b      	str	r3, [r7, #32]
}
 80067fe:	bf00      	nop
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d031      	beq.n	800686e <xQueueGenericCreateStatic+0x9a>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d02e      	beq.n	800686e <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d002      	beq.n	800681c <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d028      	beq.n	800686e <xQueueGenericCreateStatic+0x9a>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d102      	bne.n	8006828 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d122      	bne.n	800686e <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8006828:	2348      	movs	r3, #72	@ 0x48
 800682a:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	2b48      	cmp	r3, #72	@ 0x48
 8006830:	d00b      	beq.n	800684a <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8006832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	61fb      	str	r3, [r7, #28]
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop
 8006848:	e7fd      	b.n	8006846 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 800684a:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006858:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800685c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	4613      	mov	r3, r2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f000 f868 	bl	800693c <prvInitialiseNewQueue>
 800686c:	e00e      	b.n	800688c <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10b      	bne.n	800688c <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	61bb      	str	r3, [r7, #24]
}
 8006886:	bf00      	nop
 8006888:	bf00      	nop
 800688a:	e7fd      	b.n	8006888 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 800688c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800688e:	4618      	mov	r0, r3
 8006890:	3728      	adds	r7, #40	@ 0x28
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8006896:	b580      	push	{r7, lr}
 8006898:	b08a      	sub	sp, #40	@ 0x28
 800689a:	af02      	add	r7, sp, #8
 800689c:	60f8      	str	r0, [r7, #12]
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	4613      	mov	r3, r2
 80068a2:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80068a4:	2300      	movs	r3, #0
 80068a6:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d032      	beq.n	8006914 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80068ae:	2100      	movs	r1, #0
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	fba3 2302 	umull	r2, r3, r3, r2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d000      	beq.n	80068be <xQueueGenericCreate+0x28>
 80068bc:	2101      	movs	r1, #1
 80068be:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d127      	bne.n	8006914 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80068cc:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 80068d0:	d820      	bhi.n	8006914 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	fb02 f303 	mul.w	r3, r2, r3
 80068da:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	3348      	adds	r3, #72	@ 0x48
 80068e0:	4618      	mov	r0, r3
 80068e2:	f002 fa23 	bl	8008d2c <pvPortMalloc>
 80068e6:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d021      	beq.n	8006932 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	3348      	adds	r3, #72	@ 0x48
 80068f6:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006900:	79fa      	ldrb	r2, [r7, #7]
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	4613      	mov	r3, r2
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	68b9      	ldr	r1, [r7, #8]
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 f815 	bl	800693c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8006912:	e00e      	b.n	8006932 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10b      	bne.n	8006932 <xQueueGenericCreate+0x9c>
    __asm volatile
 800691a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691e:	f383 8811 	msr	BASEPRI, r3
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	f3bf 8f4f 	dsb	sy
 800692a:	613b      	str	r3, [r7, #16]
}
 800692c:	bf00      	nop
 800692e:	bf00      	nop
 8006930:	e7fd      	b.n	800692e <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8006932:	69fb      	ldr	r3, [r7, #28]
    }
 8006934:	4618      	mov	r0, r3
 8006936:	3720      	adds	r7, #32
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d103      	bne.n	8006958 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	e002      	b.n	800695e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800696a:	2101      	movs	r1, #1
 800696c:	69b8      	ldr	r0, [r7, #24]
 800696e:	f7ff fe9f 	bl	80066b0 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8006972:	bf00      	nop
 8006974:	3710      	adds	r7, #16
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
	...

0800697c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b08e      	sub	sp, #56	@ 0x38
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
 8006988:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800698a:	2300      	movs	r3, #0
 800698c:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8006992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006994:	2b00      	cmp	r3, #0
 8006996:	d10b      	bne.n	80069b0 <xQueueGenericSend+0x34>
    __asm volatile
 8006998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699c:	f383 8811 	msr	BASEPRI, r3
 80069a0:	f3bf 8f6f 	isb	sy
 80069a4:	f3bf 8f4f 	dsb	sy
 80069a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069aa:	bf00      	nop
 80069ac:	bf00      	nop
 80069ae:	e7fd      	b.n	80069ac <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d103      	bne.n	80069be <xQueueGenericSend+0x42>
 80069b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <xQueueGenericSend+0x46>
 80069be:	2301      	movs	r3, #1
 80069c0:	e000      	b.n	80069c4 <xQueueGenericSend+0x48>
 80069c2:	2300      	movs	r3, #0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10b      	bne.n	80069e0 <xQueueGenericSend+0x64>
    __asm volatile
 80069c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069cc:	f383 8811 	msr	BASEPRI, r3
 80069d0:	f3bf 8f6f 	isb	sy
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80069da:	bf00      	nop
 80069dc:	bf00      	nop
 80069de:	e7fd      	b.n	80069dc <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	d103      	bne.n	80069ee <xQueueGenericSend+0x72>
 80069e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <xQueueGenericSend+0x76>
 80069ee:	2301      	movs	r3, #1
 80069f0:	e000      	b.n	80069f4 <xQueueGenericSend+0x78>
 80069f2:	2300      	movs	r3, #0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10b      	bne.n	8006a10 <xQueueGenericSend+0x94>
    __asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	623b      	str	r3, [r7, #32]
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	e7fd      	b.n	8006a0c <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a10:	f001 fb1a 	bl	8008048 <xTaskGetSchedulerState>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d102      	bne.n	8006a20 <xQueueGenericSend+0xa4>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <xQueueGenericSend+0xa8>
 8006a20:	2301      	movs	r3, #1
 8006a22:	e000      	b.n	8006a26 <xQueueGenericSend+0xaa>
 8006a24:	2300      	movs	r3, #0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10b      	bne.n	8006a42 <xQueueGenericSend+0xc6>
    __asm volatile
 8006a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	61fb      	str	r3, [r7, #28]
}
 8006a3c:	bf00      	nop
 8006a3e:	bf00      	nop
 8006a40:	e7fd      	b.n	8006a3e <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006a42:	f002 f88f 	bl	8008b64 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d302      	bcc.n	8006a58 <xQueueGenericSend+0xdc>
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d129      	bne.n	8006aac <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a58:	683a      	ldr	r2, [r7, #0]
 8006a5a:	68b9      	ldr	r1, [r7, #8]
 8006a5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a5e:	f000 f971 	bl	8006d44 <prvCopyDataToQueue>
 8006a62:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d010      	beq.n	8006a8e <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6e:	3324      	adds	r3, #36	@ 0x24
 8006a70:	4618      	mov	r0, r3
 8006a72:	f001 f8a3 	bl	8007bbc <xTaskRemoveFromEventList>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d013      	beq.n	8006aa4 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8006a7c:	4b3f      	ldr	r3, [pc, #252]	@ (8006b7c <xQueueGenericSend+0x200>)
 8006a7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a82:	601a      	str	r2, [r3, #0]
 8006a84:	f3bf 8f4f 	dsb	sy
 8006a88:	f3bf 8f6f 	isb	sy
 8006a8c:	e00a      	b.n	8006aa4 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8006a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d007      	beq.n	8006aa4 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8006a94:	4b39      	ldr	r3, [pc, #228]	@ (8006b7c <xQueueGenericSend+0x200>)
 8006a96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8006aa4:	f002 f890 	bl	8008bc8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e063      	b.n	8006b74 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d103      	bne.n	8006aba <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006ab2:	f002 f889 	bl	8008bc8 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	e05c      	b.n	8006b74 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d106      	bne.n	8006ace <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006ac0:	f107 0314 	add.w	r3, r7, #20
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f001 f953 	bl	8007d70 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006aca:	2301      	movs	r3, #1
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006ace:	f002 f87b 	bl	8008bc8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006ad2:	f000 fd69 	bl	80075a8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006ad6:	f002 f845 	bl	8008b64 <vPortEnterCritical>
 8006ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006adc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ae0:	b25b      	sxtb	r3, r3
 8006ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae6:	d103      	bne.n	8006af0 <xQueueGenericSend+0x174>
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006af6:	b25b      	sxtb	r3, r3
 8006af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afc:	d103      	bne.n	8006b06 <xQueueGenericSend+0x18a>
 8006afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b06:	f002 f85f 	bl	8008bc8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b0a:	1d3a      	adds	r2, r7, #4
 8006b0c:	f107 0314 	add.w	r3, r7, #20
 8006b10:	4611      	mov	r1, r2
 8006b12:	4618      	mov	r0, r3
 8006b14:	f001 f942 	bl	8007d9c <xTaskCheckForTimeOut>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d124      	bne.n	8006b68 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006b1e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b20:	f000 fa08 	bl	8006f34 <prvIsQueueFull>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d018      	beq.n	8006b5c <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2c:	3310      	adds	r3, #16
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	4611      	mov	r1, r2
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 ffd6 	bl	8007ae4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8006b38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b3a:	f000 f993 	bl	8006e64 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8006b3e:	f000 fd41 	bl	80075c4 <xTaskResumeAll>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f47f af7c 	bne.w	8006a42 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8006b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b7c <xQueueGenericSend+0x200>)
 8006b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b50:	601a      	str	r2, [r3, #0]
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	e772      	b.n	8006a42 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8006b5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b5e:	f000 f981 	bl	8006e64 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006b62:	f000 fd2f 	bl	80075c4 <xTaskResumeAll>
 8006b66:	e76c      	b.n	8006a42 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8006b68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b6a:	f000 f97b 	bl	8006e64 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006b6e:	f000 fd29 	bl	80075c4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8006b72:	2300      	movs	r3, #0
        }
    }
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3738      	adds	r7, #56	@ 0x38
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	e000ed04 	.word	0xe000ed04

08006b80 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b08c      	sub	sp, #48	@ 0x30
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d10b      	bne.n	8006bb2 <xQueueReceive+0x32>
    __asm volatile
 8006b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b9e:	f383 8811 	msr	BASEPRI, r3
 8006ba2:	f3bf 8f6f 	isb	sy
 8006ba6:	f3bf 8f4f 	dsb	sy
 8006baa:	623b      	str	r3, [r7, #32]
}
 8006bac:	bf00      	nop
 8006bae:	bf00      	nop
 8006bb0:	e7fd      	b.n	8006bae <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d103      	bne.n	8006bc0 <xQueueReceive+0x40>
 8006bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d101      	bne.n	8006bc4 <xQueueReceive+0x44>
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e000      	b.n	8006bc6 <xQueueReceive+0x46>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10b      	bne.n	8006be2 <xQueueReceive+0x62>
    __asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bce:	f383 8811 	msr	BASEPRI, r3
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
 8006bda:	61fb      	str	r3, [r7, #28]
}
 8006bdc:	bf00      	nop
 8006bde:	bf00      	nop
 8006be0:	e7fd      	b.n	8006bde <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006be2:	f001 fa31 	bl	8008048 <xTaskGetSchedulerState>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d102      	bne.n	8006bf2 <xQueueReceive+0x72>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <xQueueReceive+0x76>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e000      	b.n	8006bf8 <xQueueReceive+0x78>
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10b      	bne.n	8006c14 <xQueueReceive+0x94>
    __asm volatile
 8006bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c00:	f383 8811 	msr	BASEPRI, r3
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	61bb      	str	r3, [r7, #24]
}
 8006c0e:	bf00      	nop
 8006c10:	bf00      	nop
 8006c12:	e7fd      	b.n	8006c10 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006c14:	f001 ffa6 	bl	8008b64 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d01f      	beq.n	8006c64 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c24:	68b9      	ldr	r1, [r7, #8]
 8006c26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c28:	f000 f8f6 	bl	8006e18 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8006c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2e:	1e5a      	subs	r2, r3, #1
 8006c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c32:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d00f      	beq.n	8006c5c <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3e:	3310      	adds	r3, #16
 8006c40:	4618      	mov	r0, r3
 8006c42:	f000 ffbb 	bl	8007bbc <xTaskRemoveFromEventList>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d007      	beq.n	8006c5c <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006c4c:	4b3c      	ldr	r3, [pc, #240]	@ (8006d40 <xQueueReceive+0x1c0>)
 8006c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c52:	601a      	str	r2, [r3, #0]
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8006c5c:	f001 ffb4 	bl	8008bc8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e069      	b.n	8006d38 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d103      	bne.n	8006c72 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006c6a:	f001 ffad 	bl	8008bc8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	e062      	b.n	8006d38 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006c78:	f107 0310 	add.w	r3, r7, #16
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f001 f877 	bl	8007d70 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006c82:	2301      	movs	r3, #1
 8006c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006c86:	f001 ff9f 	bl	8008bc8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006c8a:	f000 fc8d 	bl	80075a8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006c8e:	f001 ff69 	bl	8008b64 <vPortEnterCritical>
 8006c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c98:	b25b      	sxtb	r3, r3
 8006c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9e:	d103      	bne.n	8006ca8 <xQueueReceive+0x128>
 8006ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006caa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cae:	b25b      	sxtb	r3, r3
 8006cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb4:	d103      	bne.n	8006cbe <xQueueReceive+0x13e>
 8006cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006cbe:	f001 ff83 	bl	8008bc8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cc2:	1d3a      	adds	r2, r7, #4
 8006cc4:	f107 0310 	add.w	r3, r7, #16
 8006cc8:	4611      	mov	r1, r2
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f001 f866 	bl	8007d9c <xTaskCheckForTimeOut>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d123      	bne.n	8006d1e <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cd8:	f000 f916 	bl	8006f08 <prvIsQueueEmpty>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d017      	beq.n	8006d12 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	3324      	adds	r3, #36	@ 0x24
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	4611      	mov	r1, r2
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 fefa 	bl	8007ae4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006cf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cf2:	f000 f8b7 	bl	8006e64 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006cf6:	f000 fc65 	bl	80075c4 <xTaskResumeAll>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d189      	bne.n	8006c14 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8006d00:	4b0f      	ldr	r3, [pc, #60]	@ (8006d40 <xQueueReceive+0x1c0>)
 8006d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	f3bf 8f6f 	isb	sy
 8006d10:	e780      	b.n	8006c14 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006d12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d14:	f000 f8a6 	bl	8006e64 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006d18:	f000 fc54 	bl	80075c4 <xTaskResumeAll>
 8006d1c:	e77a      	b.n	8006c14 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8006d1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d20:	f000 f8a0 	bl	8006e64 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006d24:	f000 fc4e 	bl	80075c4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d2a:	f000 f8ed 	bl	8006f08 <prvIsQueueEmpty>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f43f af6f 	beq.w	8006c14 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8006d36:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3730      	adds	r7, #48	@ 0x30
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	e000ed04 	.word	0xe000ed04

08006d44 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006d50:	2300      	movs	r3, #0
 8006d52:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d10d      	bne.n	8006d7e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d14d      	bne.n	8006e06 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f001 f988 	bl	8008084 <xTaskPriorityDisinherit>
 8006d74:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	609a      	str	r2, [r3, #8]
 8006d7c:	e043      	b.n	8006e06 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d119      	bne.n	8006db8 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6858      	ldr	r0, [r3, #4]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	68b9      	ldr	r1, [r7, #8]
 8006d90:	f003 fe37 	bl	800aa02 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9c:	441a      	add	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d32b      	bcc.n	8006e06 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	605a      	str	r2, [r3, #4]
 8006db6:	e026      	b.n	8006e06 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	68d8      	ldr	r0, [r3, #12]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	68b9      	ldr	r1, [r7, #8]
 8006dc4:	f003 fe1d 	bl	800aa02 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd0:	425b      	negs	r3, r3
 8006dd2:	441a      	add	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	68da      	ldr	r2, [r3, #12]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d207      	bcs.n	8006df4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	689a      	ldr	r2, [r3, #8]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dec:	425b      	negs	r3, r3
 8006dee:	441a      	add	r2, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d105      	bne.n	8006e06 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	3b01      	subs	r3, #1
 8006e04:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8006e0e:	697b      	ldr	r3, [r7, #20]
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3718      	adds	r7, #24
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d018      	beq.n	8006e5c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	68da      	ldr	r2, [r3, #12]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e32:	441a      	add	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	68da      	ldr	r2, [r3, #12]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d303      	bcc.n	8006e4c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	68d9      	ldr	r1, [r3, #12]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e54:	461a      	mov	r2, r3
 8006e56:	6838      	ldr	r0, [r7, #0]
 8006e58:	f003 fdd3 	bl	800aa02 <memcpy>
    }
}
 8006e5c:	bf00      	nop
 8006e5e:	3708      	adds	r7, #8
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006e6c:	f001 fe7a 	bl	8008b64 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e76:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e78:	e011      	b.n	8006e9e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d012      	beq.n	8006ea8 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	3324      	adds	r3, #36	@ 0x24
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 fe98 	bl	8007bbc <xTaskRemoveFromEventList>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006e92:	f000 fffb 	bl	8007e8c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006e96:	7bfb      	ldrb	r3, [r7, #15]
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	dce9      	bgt.n	8006e7a <prvUnlockQueue+0x16>
 8006ea6:	e000      	b.n	8006eaa <prvUnlockQueue+0x46>
                    break;
 8006ea8:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	22ff      	movs	r2, #255	@ 0xff
 8006eae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8006eb2:	f001 fe89 	bl	8008bc8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006eb6:	f001 fe55 	bl	8008b64 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ec0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ec2:	e011      	b.n	8006ee8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d012      	beq.n	8006ef2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	3310      	adds	r3, #16
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 fe73 	bl	8007bbc <xTaskRemoveFromEventList>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006edc:	f000 ffd6 	bl	8007e8c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006ee0:	7bbb      	ldrb	r3, [r7, #14]
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ee8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	dce9      	bgt.n	8006ec4 <prvUnlockQueue+0x60>
 8006ef0:	e000      	b.n	8006ef4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006ef2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	22ff      	movs	r2, #255	@ 0xff
 8006ef8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8006efc:	f001 fe64 	bl	8008bc8 <vPortExitCritical>
}
 8006f00:	bf00      	nop
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006f10:	f001 fe28 	bl	8008b64 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d102      	bne.n	8006f22 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	60fb      	str	r3, [r7, #12]
 8006f20:	e001      	b.n	8006f26 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006f26:	f001 fe4f 	bl	8008bc8 <vPortExitCritical>

    return xReturn;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006f3c:	f001 fe12 	bl	8008b64 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d102      	bne.n	8006f52 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	60fb      	str	r3, [r7, #12]
 8006f50:	e001      	b.n	8006f56 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006f56:	f001 fe37 	bl	8008bc8 <vPortExitCritical>

    return xReturn;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006f74:	f001 fdf6 	bl	8008b64 <vPortEnterCritical>
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f7e:	b25b      	sxtb	r3, r3
 8006f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f84:	d103      	bne.n	8006f8e <vQueueWaitForMessageRestricted+0x2a>
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f94:	b25b      	sxtb	r3, r3
 8006f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9a:	d103      	bne.n	8006fa4 <vQueueWaitForMessageRestricted+0x40>
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fa4:	f001 fe10 	bl	8008bc8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d106      	bne.n	8006fbe <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	3324      	adds	r3, #36	@ 0x24
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	68b9      	ldr	r1, [r7, #8]
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fdb9 	bl	8007b30 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006fbe:	6978      	ldr	r0, [r7, #20]
 8006fc0:	f7ff ff50 	bl	8006e64 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8006fc4:	bf00      	nop
 8006fc6:	3718      	adds	r7, #24
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b08e      	sub	sp, #56	@ 0x38
 8006fd0:	af04      	add	r7, sp, #16
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
 8006fd8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8006fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10b      	bne.n	8006ff8 <prvCreateStaticTask+0x2c>
    __asm volatile
 8006fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe4:	f383 8811 	msr	BASEPRI, r3
 8006fe8:	f3bf 8f6f 	isb	sy
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	623b      	str	r3, [r7, #32]
}
 8006ff2:	bf00      	nop
 8006ff4:	bf00      	nop
 8006ff6:	e7fd      	b.n	8006ff4 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8006ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10b      	bne.n	8007016 <prvCreateStaticTask+0x4a>
    __asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	61fb      	str	r3, [r7, #28]
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	e7fd      	b.n	8007012 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8007016:	2350      	movs	r3, #80	@ 0x50
 8007018:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	2b50      	cmp	r3, #80	@ 0x50
 800701e:	d00b      	beq.n	8007038 <prvCreateStaticTask+0x6c>
    __asm volatile
 8007020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007024:	f383 8811 	msr	BASEPRI, r3
 8007028:	f3bf 8f6f 	isb	sy
 800702c:	f3bf 8f4f 	dsb	sy
 8007030:	61bb      	str	r3, [r7, #24]
}
 8007032:	bf00      	nop
 8007034:	bf00      	nop
 8007036:	e7fd      	b.n	8007034 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8007038:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800703a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01f      	beq.n	8007080 <prvCreateStaticTask+0xb4>
 8007040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007042:	2b00      	cmp	r3, #0
 8007044:	d01c      	beq.n	8007080 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8007046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800704a:	2250      	movs	r2, #80	@ 0x50
 800704c:	2100      	movs	r1, #0
 800704e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007050:	f003 fc32 	bl	800a8b8 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007056:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007058:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800705a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705c:	2202      	movs	r2, #2
 800705e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007062:	2300      	movs	r3, #0
 8007064:	9303      	str	r3, [sp, #12]
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	9302      	str	r3, [sp, #8]
 800706a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800706c:	9301      	str	r3, [sp, #4]
 800706e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	68b9      	ldr	r1, [r7, #8]
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 f88f 	bl	800719c <prvInitialiseNewTask>
 800707e:	e001      	b.n	8007084 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8007080:	2300      	movs	r3, #0
 8007082:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8007084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8007086:	4618      	mov	r0, r3
 8007088:	3728      	adds	r7, #40	@ 0x28
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}

0800708e <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 800708e:	b580      	push	{r7, lr}
 8007090:	b08a      	sub	sp, #40	@ 0x28
 8007092:	af04      	add	r7, sp, #16
 8007094:	60f8      	str	r0, [r7, #12]
 8007096:	60b9      	str	r1, [r7, #8]
 8007098:	607a      	str	r2, [r7, #4]
 800709a:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 800709c:	2300      	movs	r3, #0
 800709e:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 80070a0:	f107 0310 	add.w	r3, r7, #16
 80070a4:	9303      	str	r3, [sp, #12]
 80070a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a8:	9302      	str	r3, [sp, #8]
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	9301      	str	r3, [sp, #4]
 80070ae:	6a3b      	ldr	r3, [r7, #32]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	68b9      	ldr	r1, [r7, #8]
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f7ff ff87 	bl	8006fcc <prvCreateStaticTask>
 80070be:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d002      	beq.n	80070cc <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80070c6:	6978      	ldr	r0, [r7, #20]
 80070c8:	f000 f8f8 	bl	80072bc <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 80070cc:	693b      	ldr	r3, [r7, #16]
    }
 80070ce:	4618      	mov	r0, r3
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b08a      	sub	sp, #40	@ 0x28
 80070da:	af04      	add	r7, sp, #16
 80070dc:	60f8      	str	r0, [r7, #12]
 80070de:	60b9      	str	r1, [r7, #8]
 80070e0:	607a      	str	r2, [r7, #4]
 80070e2:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4618      	mov	r0, r3
 80070ea:	f001 fe1f 	bl	8008d2c <pvPortMalloc>
 80070ee:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d013      	beq.n	800711e <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80070f6:	2050      	movs	r0, #80	@ 0x50
 80070f8:	f001 fe18 	bl	8008d2c <pvPortMalloc>
 80070fc:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d008      	beq.n	8007116 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8007104:	2250      	movs	r2, #80	@ 0x50
 8007106:	2100      	movs	r1, #0
 8007108:	6978      	ldr	r0, [r7, #20]
 800710a:	f003 fbd5 	bl	800a8b8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	631a      	str	r2, [r3, #48]	@ 0x30
 8007114:	e005      	b.n	8007122 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8007116:	6938      	ldr	r0, [r7, #16]
 8007118:	f001 ff3a 	bl	8008f90 <vPortFree>
 800711c:	e001      	b.n	8007122 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800711e:	2300      	movs	r3, #0
 8007120:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d011      	beq.n	800714c <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007130:	2300      	movs	r3, #0
 8007132:	9303      	str	r3, [sp, #12]
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	9302      	str	r3, [sp, #8]
 8007138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713a:	9301      	str	r3, [sp, #4]
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	68b9      	ldr	r1, [r7, #8]
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f000 f828 	bl	800719c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800714c:	697b      	ldr	r3, [r7, #20]
    }
 800714e:	4618      	mov	r0, r3
 8007150:	3718      	adds	r7, #24
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}

08007156 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8007156:	b580      	push	{r7, lr}
 8007158:	b088      	sub	sp, #32
 800715a:	af02      	add	r7, sp, #8
 800715c:	60f8      	str	r0, [r7, #12]
 800715e:	60b9      	str	r1, [r7, #8]
 8007160:	607a      	str	r2, [r7, #4]
 8007162:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8007164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007166:	9301      	str	r3, [sp, #4]
 8007168:	6a3b      	ldr	r3, [r7, #32]
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	68b9      	ldr	r1, [r7, #8]
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f7ff ffaf 	bl	80070d6 <prvCreateTask>
 8007178:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d005      	beq.n	800718c <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8007180:	6938      	ldr	r0, [r7, #16]
 8007182:	f000 f89b 	bl	80072bc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8007186:	2301      	movs	r3, #1
 8007188:	617b      	str	r3, [r7, #20]
 800718a:	e002      	b.n	8007192 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800718c:	f04f 33ff 	mov.w	r3, #4294967295
 8007190:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8007192:	697b      	ldr	r3, [r7, #20]
    }
 8007194:	4618      	mov	r0, r3
 8007196:	3718      	adds	r7, #24
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	607a      	str	r2, [r7, #4]
 80071a8:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80071aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	461a      	mov	r2, r3
 80071b4:	21a5      	movs	r1, #165	@ 0xa5
 80071b6:	f003 fb7f 	bl	800a8b8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80071ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80071c4:	3b01      	subs	r3, #1
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	f023 0307 	bic.w	r3, r3, #7
 80071d2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	f003 0307 	and.w	r3, r3, #7
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00b      	beq.n	80071f6 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	617b      	str	r3, [r7, #20]
}
 80071f0:	bf00      	nop
 80071f2:	bf00      	nop
 80071f4:	e7fd      	b.n	80071f2 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d01e      	beq.n	800723a <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071fc:	2300      	movs	r3, #0
 80071fe:	61fb      	str	r3, [r7, #28]
 8007200:	e012      	b.n	8007228 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	4413      	add	r3, r2
 8007208:	7819      	ldrb	r1, [r3, #0]
 800720a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	4413      	add	r3, r2
 8007210:	3334      	adds	r3, #52	@ 0x34
 8007212:	460a      	mov	r2, r1
 8007214:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	4413      	add	r3, r2
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d006      	beq.n	8007230 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	3301      	adds	r3, #1
 8007226:	61fb      	str	r3, [r7, #28]
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	2b0b      	cmp	r3, #11
 800722c:	d9e9      	bls.n	8007202 <prvInitialiseNewTask+0x66>
 800722e:	e000      	b.n	8007232 <prvInitialiseNewTask+0x96>
            {
                break;
 8007230:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	2200      	movs	r2, #0
 8007236:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800723a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800723c:	2b1f      	cmp	r3, #31
 800723e:	d90b      	bls.n	8007258 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8007240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007244:	f383 8811 	msr	BASEPRI, r3
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	613b      	str	r3, [r7, #16]
}
 8007252:	bf00      	nop
 8007254:	bf00      	nop
 8007256:	e7fd      	b.n	8007254 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725a:	2b1f      	cmp	r3, #31
 800725c:	d901      	bls.n	8007262 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800725e:	231f      	movs	r3, #31
 8007260:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8007262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007264:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007266:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8007268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800726c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800726e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007270:	3304      	adds	r3, #4
 8007272:	4618      	mov	r0, r3
 8007274:	f7ff f9ac 	bl	80065d0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727a:	3318      	adds	r3, #24
 800727c:	4618      	mov	r0, r3
 800727e:	f7ff f9a7 	bl	80065d0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007284:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007286:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8007288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800728a:	f1c3 0220 	rsb	r2, r3, #32
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007296:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007298:	683a      	ldr	r2, [r7, #0]
 800729a:	68f9      	ldr	r1, [r7, #12]
 800729c:	69b8      	ldr	r0, [r7, #24]
 800729e:	f001 fae1 	bl	8008864 <pxPortInitialiseStack>
 80072a2:	4602      	mov	r2, r0
 80072a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a6:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80072a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d002      	beq.n	80072b4 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80072ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072b2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80072b4:	bf00      	nop
 80072b6:	3720      	adds	r7, #32
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80072c4:	f001 fc4e 	bl	8008b64 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80072c8:	4b3f      	ldr	r3, [pc, #252]	@ (80073c8 <prvAddNewTaskToReadyList+0x10c>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	3301      	adds	r3, #1
 80072ce:	4a3e      	ldr	r2, [pc, #248]	@ (80073c8 <prvAddNewTaskToReadyList+0x10c>)
 80072d0:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80072d2:	4b3e      	ldr	r3, [pc, #248]	@ (80073cc <prvAddNewTaskToReadyList+0x110>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d109      	bne.n	80072ee <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80072da:	4a3c      	ldr	r2, [pc, #240]	@ (80073cc <prvAddNewTaskToReadyList+0x110>)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072e0:	4b39      	ldr	r3, [pc, #228]	@ (80073c8 <prvAddNewTaskToReadyList+0x10c>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d110      	bne.n	800730a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80072e8:	f000 fdf4 	bl	8007ed4 <prvInitialiseTaskLists>
 80072ec:	e00d      	b.n	800730a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80072ee:	4b38      	ldr	r3, [pc, #224]	@ (80073d0 <prvAddNewTaskToReadyList+0x114>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d109      	bne.n	800730a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072f6:	4b35      	ldr	r3, [pc, #212]	@ (80073cc <prvAddNewTaskToReadyList+0x110>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007300:	429a      	cmp	r2, r3
 8007302:	d802      	bhi.n	800730a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8007304:	4a31      	ldr	r2, [pc, #196]	@ (80073cc <prvAddNewTaskToReadyList+0x110>)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800730a:	4b32      	ldr	r3, [pc, #200]	@ (80073d4 <prvAddNewTaskToReadyList+0x118>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	3301      	adds	r3, #1
 8007310:	4a30      	ldr	r2, [pc, #192]	@ (80073d4 <prvAddNewTaskToReadyList+0x118>)
 8007312:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007318:	2201      	movs	r2, #1
 800731a:	409a      	lsls	r2, r3
 800731c:	4b2e      	ldr	r3, [pc, #184]	@ (80073d8 <prvAddNewTaskToReadyList+0x11c>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4313      	orrs	r3, r2
 8007322:	4a2d      	ldr	r2, [pc, #180]	@ (80073d8 <prvAddNewTaskToReadyList+0x11c>)
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800732a:	492c      	ldr	r1, [pc, #176]	@ (80073dc <prvAddNewTaskToReadyList+0x120>)
 800732c:	4613      	mov	r3, r2
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4413      	add	r3, r2
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	440b      	add	r3, r1
 8007336:	3304      	adds	r3, #4
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	60fb      	str	r3, [r7, #12]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	609a      	str	r2, [r3, #8]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	689a      	ldr	r2, [r3, #8]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	60da      	str	r2, [r3, #12]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	3204      	adds	r2, #4
 8007352:	605a      	str	r2, [r3, #4]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	1d1a      	adds	r2, r3, #4
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	609a      	str	r2, [r3, #8]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007360:	4613      	mov	r3, r2
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	4413      	add	r3, r2
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	4a1c      	ldr	r2, [pc, #112]	@ (80073dc <prvAddNewTaskToReadyList+0x120>)
 800736a:	441a      	add	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	615a      	str	r2, [r3, #20]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007374:	4919      	ldr	r1, [pc, #100]	@ (80073dc <prvAddNewTaskToReadyList+0x120>)
 8007376:	4613      	mov	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	440b      	add	r3, r1
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007386:	1c59      	adds	r1, r3, #1
 8007388:	4814      	ldr	r0, [pc, #80]	@ (80073dc <prvAddNewTaskToReadyList+0x120>)
 800738a:	4613      	mov	r3, r2
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4413      	add	r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	4403      	add	r3, r0
 8007394:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8007396:	f001 fc17 	bl	8008bc8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800739a:	4b0d      	ldr	r3, [pc, #52]	@ (80073d0 <prvAddNewTaskToReadyList+0x114>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00e      	beq.n	80073c0 <prvAddNewTaskToReadyList+0x104>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80073a2:	4b0a      	ldr	r3, [pc, #40]	@ (80073cc <prvAddNewTaskToReadyList+0x110>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d207      	bcs.n	80073c0 <prvAddNewTaskToReadyList+0x104>
 80073b0:	4b0b      	ldr	r3, [pc, #44]	@ (80073e0 <prvAddNewTaskToReadyList+0x124>)
 80073b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073b6:	601a      	str	r2, [r3, #0]
 80073b8:	f3bf 8f4f 	dsb	sy
 80073bc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80073c0:	bf00      	nop
 80073c2:	3710      	adds	r7, #16
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	200048ec 	.word	0x200048ec
 80073cc:	200045f8 	.word	0x200045f8
 80073d0:	200048f8 	.word	0x200048f8
 80073d4:	20004908 	.word	0x20004908
 80073d8:	200048f4 	.word	0x200048f4
 80073dc:	200045fc 	.word	0x200045fc
 80073e0:	e000ed04 	.word	0xe000ed04

080073e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80073ec:	2300      	movs	r3, #0
 80073ee:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d018      	beq.n	8007428 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 80073f6:	f000 f8d7 	bl	80075a8 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 80073fa:	4b13      	ldr	r3, [pc, #76]	@ (8007448 <vTaskDelay+0x64>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d00b      	beq.n	800741a <vTaskDelay+0x36>
    __asm volatile
 8007402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007406:	f383 8811 	msr	BASEPRI, r3
 800740a:	f3bf 8f6f 	isb	sy
 800740e:	f3bf 8f4f 	dsb	sy
 8007412:	60bb      	str	r3, [r7, #8]
}
 8007414:	bf00      	nop
 8007416:	bf00      	nop
 8007418:	e7fd      	b.n	8007416 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800741a:	2100      	movs	r1, #0
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 fed9 	bl	80081d4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8007422:	f000 f8cf 	bl	80075c4 <xTaskResumeAll>
 8007426:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d107      	bne.n	800743e <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 800742e:	4b07      	ldr	r3, [pc, #28]	@ (800744c <vTaskDelay+0x68>)
 8007430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800743e:	bf00      	nop
 8007440:	3710      	adds	r7, #16
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	20004914 	.word	0x20004914
 800744c:	e000ed04 	.word	0xe000ed04

08007450 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b08e      	sub	sp, #56	@ 0x38
 8007454:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8007456:	2301      	movs	r3, #1
 8007458:	627b      	str	r3, [r7, #36]	@ 0x24
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800745a:	2300      	movs	r3, #0
 800745c:	61bb      	str	r3, [r7, #24]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800745e:	2300      	movs	r3, #0
 8007460:	61fb      	str	r3, [r7, #28]
 8007462:	e013      	b.n	800748c <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8007464:	4a2b      	ldr	r2, [pc, #172]	@ (8007514 <prvCreateIdleTasks+0xc4>)
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	4413      	add	r3, r2
 800746a:	7819      	ldrb	r1, [r3, #0]
 800746c:	f107 020c 	add.w	r2, r7, #12
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	4413      	add	r3, r2
 8007474:	460a      	mov	r2, r1
 8007476:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8007478:	f107 020c 	add.w	r2, r7, #12
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	4413      	add	r3, r2
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d006      	beq.n	8007494 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	3301      	adds	r3, #1
 800748a:	61fb      	str	r3, [r7, #28]
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	2b0b      	cmp	r3, #11
 8007490:	dde8      	ble.n	8007464 <prvCreateIdleTasks+0x14>
 8007492:	e000      	b.n	8007496 <prvCreateIdleTasks+0x46>
        {
            break;
 8007494:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8007496:	2300      	movs	r3, #0
 8007498:	623b      	str	r3, [r7, #32]
 800749a:	e030      	b.n	80074fe <prvCreateIdleTasks+0xae>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800749c:	4b1e      	ldr	r3, [pc, #120]	@ (8007518 <prvCreateIdleTasks+0xc8>)
 800749e:	61bb      	str	r3, [r7, #24]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 80074a0:	2300      	movs	r3, #0
 80074a2:	60bb      	str	r3, [r7, #8]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 80074a4:	2300      	movs	r3, #0
 80074a6:	607b      	str	r3, [r7, #4]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 80074a8:	463a      	mov	r2, r7
 80074aa:	1d39      	adds	r1, r7, #4
 80074ac:	f107 0308 	add.w	r3, r7, #8
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7ff f853 	bl	800655c <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 80074b6:	6838      	ldr	r0, [r7, #0]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	f107 010c 	add.w	r1, r7, #12
 80074c0:	9202      	str	r2, [sp, #8]
 80074c2:	9301      	str	r3, [sp, #4]
 80074c4:	2300      	movs	r3, #0
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	2300      	movs	r3, #0
 80074ca:	4602      	mov	r2, r0
 80074cc:	69b8      	ldr	r0, [r7, #24]
 80074ce:	f7ff fdde 	bl	800708e <xTaskCreateStatic>
 80074d2:	4602      	mov	r2, r0
 80074d4:	4911      	ldr	r1, [pc, #68]	@ (800751c <prvCreateIdleTasks+0xcc>)
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 80074dc:	4a0f      	ldr	r2, [pc, #60]	@ (800751c <prvCreateIdleTasks+0xcc>)
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d002      	beq.n	80074ee <prvCreateIdleTasks+0x9e>
            {
                xReturn = pdPASS;
 80074e8:	2301      	movs	r3, #1
 80074ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80074ec:	e001      	b.n	80074f2 <prvCreateIdleTasks+0xa2>
            }
            else
            {
                xReturn = pdFAIL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	627b      	str	r3, [r7, #36]	@ 0x24
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80074f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d006      	beq.n	8007506 <prvCreateIdleTasks+0xb6>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	3301      	adds	r3, #1
 80074fc:	623b      	str	r3, [r7, #32]
 80074fe:	6a3b      	ldr	r3, [r7, #32]
 8007500:	2b00      	cmp	r3, #0
 8007502:	ddcb      	ble.n	800749c <prvCreateIdleTasks+0x4c>
 8007504:	e000      	b.n	8007508 <prvCreateIdleTasks+0xb8>
        {
            break;
 8007506:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8007508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800750a:	4618      	mov	r0, r3
 800750c:	3728      	adds	r7, #40	@ 0x28
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop
 8007514:	0800d4b4 	.word	0x0800d4b4
 8007518:	08007ea5 	.word	0x08007ea5
 800751c:	20004910 	.word	0x20004910

08007520 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8007526:	f7ff ff93 	bl	8007450 <prvCreateIdleTasks>
 800752a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d102      	bne.n	8007538 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8007532:	f000 fed5 	bl	80082e0 <xTimerCreateTimerTask>
 8007536:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d116      	bne.n	800756c <vTaskStartScheduler+0x4c>
    __asm volatile
 800753e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007542:	f383 8811 	msr	BASEPRI, r3
 8007546:	f3bf 8f6f 	isb	sy
 800754a:	f3bf 8f4f 	dsb	sy
 800754e:	60bb      	str	r3, [r7, #8]
}
 8007550:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8007552:	4b11      	ldr	r3, [pc, #68]	@ (8007598 <vTaskStartScheduler+0x78>)
 8007554:	f04f 32ff 	mov.w	r2, #4294967295
 8007558:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800755a:	4b10      	ldr	r3, [pc, #64]	@ (800759c <vTaskStartScheduler+0x7c>)
 800755c:	2201      	movs	r2, #1
 800755e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007560:	4b0f      	ldr	r3, [pc, #60]	@ (80075a0 <vTaskStartScheduler+0x80>)
 8007562:	2200      	movs	r2, #0
 8007564:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8007566:	f001 fa0d 	bl	8008984 <xPortStartScheduler>
 800756a:	e00f      	b.n	800758c <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007572:	d10b      	bne.n	800758c <vTaskStartScheduler+0x6c>
    __asm volatile
 8007574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007578:	f383 8811 	msr	BASEPRI, r3
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	f3bf 8f4f 	dsb	sy
 8007584:	607b      	str	r3, [r7, #4]
}
 8007586:	bf00      	nop
 8007588:	bf00      	nop
 800758a:	e7fd      	b.n	8007588 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800758c:	4b05      	ldr	r3, [pc, #20]	@ (80075a4 <vTaskStartScheduler+0x84>)
 800758e:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	2000490c 	.word	0x2000490c
 800759c:	200048f8 	.word	0x200048f8
 80075a0:	200048f0 	.word	0x200048f0
 80075a4:	0800d544 	.word	0x0800d544

080075a8 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80075a8:	b480      	push	{r7}
 80075aa:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80075ac:	4b04      	ldr	r3, [pc, #16]	@ (80075c0 <vTaskSuspendAll+0x18>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	3301      	adds	r3, #1
 80075b2:	4a03      	ldr	r2, [pc, #12]	@ (80075c0 <vTaskSuspendAll+0x18>)
 80075b4:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80075b6:	bf00      	nop
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	20004914 	.word	0x20004914

080075c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80075ce:	2300      	movs	r3, #0
 80075d0:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80075d2:	f001 fac7 	bl	8008b64 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80075d6:	2300      	movs	r3, #0
 80075d8:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80075da:	4b75      	ldr	r3, [pc, #468]	@ (80077b0 <xTaskResumeAll+0x1ec>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10b      	bne.n	80075fa <xTaskResumeAll+0x36>
    __asm volatile
 80075e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	603b      	str	r3, [r7, #0]
}
 80075f4:	bf00      	nop
 80075f6:	bf00      	nop
 80075f8:	e7fd      	b.n	80075f6 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80075fa:	4b6d      	ldr	r3, [pc, #436]	@ (80077b0 <xTaskResumeAll+0x1ec>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	3b01      	subs	r3, #1
 8007600:	4a6b      	ldr	r2, [pc, #428]	@ (80077b0 <xTaskResumeAll+0x1ec>)
 8007602:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007604:	4b6a      	ldr	r3, [pc, #424]	@ (80077b0 <xTaskResumeAll+0x1ec>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	f040 80ca 	bne.w	80077a2 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800760e:	4b69      	ldr	r3, [pc, #420]	@ (80077b4 <xTaskResumeAll+0x1f0>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	f000 80c5 	beq.w	80077a2 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007618:	e08e      	b.n	8007738 <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800761a:	4b67      	ldr	r3, [pc, #412]	@ (80077b8 <xTaskResumeAll+0x1f4>)
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007626:	60fb      	str	r3, [r7, #12]
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	69fa      	ldr	r2, [r7, #28]
 800762e:	6a12      	ldr	r2, [r2, #32]
 8007630:	609a      	str	r2, [r3, #8]
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	6a1b      	ldr	r3, [r3, #32]
 8007636:	69fa      	ldr	r2, [r7, #28]
 8007638:	69d2      	ldr	r2, [r2, #28]
 800763a:	605a      	str	r2, [r3, #4]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	3318      	adds	r3, #24
 8007644:	429a      	cmp	r2, r3
 8007646:	d103      	bne.n	8007650 <xTaskResumeAll+0x8c>
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	6a1a      	ldr	r2, [r3, #32]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	605a      	str	r2, [r3, #4]
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	2200      	movs	r2, #0
 8007654:	629a      	str	r2, [r3, #40]	@ 0x28
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	1e5a      	subs	r2, r3, #1
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	60bb      	str	r3, [r7, #8]
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	69fa      	ldr	r2, [r7, #28]
 800766c:	68d2      	ldr	r2, [r2, #12]
 800766e:	609a      	str	r2, [r3, #8]
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	69fa      	ldr	r2, [r7, #28]
 8007676:	6892      	ldr	r2, [r2, #8]
 8007678:	605a      	str	r2, [r3, #4]
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	3304      	adds	r3, #4
 8007682:	429a      	cmp	r2, r3
 8007684:	d103      	bne.n	800768e <xTaskResumeAll+0xca>
 8007686:	69fb      	ldr	r3, [r7, #28]
 8007688:	68da      	ldr	r2, [r3, #12]
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	605a      	str	r2, [r3, #4]
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	2200      	movs	r2, #0
 8007692:	615a      	str	r2, [r3, #20]
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	1e5a      	subs	r2, r3, #1
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a2:	2201      	movs	r2, #1
 80076a4:	409a      	lsls	r2, r3
 80076a6:	4b45      	ldr	r3, [pc, #276]	@ (80077bc <xTaskResumeAll+0x1f8>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	4a43      	ldr	r2, [pc, #268]	@ (80077bc <xTaskResumeAll+0x1f8>)
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076b4:	4942      	ldr	r1, [pc, #264]	@ (80077c0 <xTaskResumeAll+0x1fc>)
 80076b6:	4613      	mov	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	4413      	add	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	440b      	add	r3, r1
 80076c0:	3304      	adds	r3, #4
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	607b      	str	r3, [r7, #4]
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	609a      	str	r2, [r3, #8]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689a      	ldr	r2, [r3, #8]
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	60da      	str	r2, [r3, #12]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	69fa      	ldr	r2, [r7, #28]
 80076da:	3204      	adds	r2, #4
 80076dc:	605a      	str	r2, [r3, #4]
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	1d1a      	adds	r2, r3, #4
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	609a      	str	r2, [r3, #8]
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ea:	4613      	mov	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4413      	add	r3, r2
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4a33      	ldr	r2, [pc, #204]	@ (80077c0 <xTaskResumeAll+0x1fc>)
 80076f4:	441a      	add	r2, r3
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	615a      	str	r2, [r3, #20]
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076fe:	4930      	ldr	r1, [pc, #192]	@ (80077c0 <xTaskResumeAll+0x1fc>)
 8007700:	4613      	mov	r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	440b      	add	r3, r1
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007710:	1c59      	adds	r1, r3, #1
 8007712:	482b      	ldr	r0, [pc, #172]	@ (80077c0 <xTaskResumeAll+0x1fc>)
 8007714:	4613      	mov	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	4413      	add	r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4403      	add	r3, r0
 800771e:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007724:	4b27      	ldr	r3, [pc, #156]	@ (80077c4 <xTaskResumeAll+0x200>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800772a:	429a      	cmp	r2, r3
 800772c:	d904      	bls.n	8007738 <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800772e:	4a26      	ldr	r2, [pc, #152]	@ (80077c8 <xTaskResumeAll+0x204>)
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	2101      	movs	r1, #1
 8007734:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007738:	4b1f      	ldr	r3, [pc, #124]	@ (80077b8 <xTaskResumeAll+0x1f4>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	f47f af6c 	bne.w	800761a <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d001      	beq.n	800774c <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8007748:	f000 fc62 	bl	8008010 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800774c:	4b1f      	ldr	r3, [pc, #124]	@ (80077cc <xTaskResumeAll+0x208>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d012      	beq.n	800777e <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8007758:	f000 f84c 	bl	80077f4 <xTaskIncrementTick>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d004      	beq.n	800776c <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8007762:	4a19      	ldr	r2, [pc, #100]	@ (80077c8 <xTaskResumeAll+0x204>)
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	2101      	movs	r1, #1
 8007768:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	3b01      	subs	r3, #1
 8007770:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1ef      	bne.n	8007758 <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 8007778:	4b14      	ldr	r3, [pc, #80]	@ (80077cc <xTaskResumeAll+0x208>)
 800777a:	2200      	movs	r2, #0
 800777c:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800777e:	4a12      	ldr	r2, [pc, #72]	@ (80077c8 <xTaskResumeAll+0x204>)
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d00b      	beq.n	80077a2 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800778a:	2301      	movs	r3, #1
 800778c:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800778e:	4b0d      	ldr	r3, [pc, #52]	@ (80077c4 <xTaskResumeAll+0x200>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4b0f      	ldr	r3, [pc, #60]	@ (80077d0 <xTaskResumeAll+0x20c>)
 8007794:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007798:	601a      	str	r2, [r3, #0]
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80077a2:	f001 fa11 	bl	8008bc8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80077a6:	69bb      	ldr	r3, [r7, #24]
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3720      	adds	r7, #32
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	20004914 	.word	0x20004914
 80077b4:	200048ec 	.word	0x200048ec
 80077b8:	200048ac 	.word	0x200048ac
 80077bc:	200048f4 	.word	0x200048f4
 80077c0:	200045fc 	.word	0x200045fc
 80077c4:	200045f8 	.word	0x200045f8
 80077c8:	20004900 	.word	0x20004900
 80077cc:	200048fc 	.word	0x200048fc
 80077d0:	e000ed04 	.word	0xe000ed04

080077d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80077da:	4b05      	ldr	r3, [pc, #20]	@ (80077f0 <xTaskGetTickCount+0x1c>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 80077e0:	687b      	ldr	r3, [r7, #4]
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	370c      	adds	r7, #12
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop
 80077f0:	200048f0 	.word	0x200048f0

080077f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b08a      	sub	sp, #40	@ 0x28
 80077f8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80077fa:	2300      	movs	r3, #0
 80077fc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80077fe:	4b7f      	ldr	r3, [pc, #508]	@ (80079fc <xTaskIncrementTick+0x208>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	f040 80ef 	bne.w	80079e6 <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007808:	4b7d      	ldr	r3, [pc, #500]	@ (8007a00 <xTaskIncrementTick+0x20c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	3301      	adds	r3, #1
 800780e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007810:	4a7b      	ldr	r2, [pc, #492]	@ (8007a00 <xTaskIncrementTick+0x20c>)
 8007812:	6a3b      	ldr	r3, [r7, #32]
 8007814:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8007816:	6a3b      	ldr	r3, [r7, #32]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d121      	bne.n	8007860 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800781c:	4b79      	ldr	r3, [pc, #484]	@ (8007a04 <xTaskIncrementTick+0x210>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00b      	beq.n	800783e <xTaskIncrementTick+0x4a>
    __asm volatile
 8007826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782a:	f383 8811 	msr	BASEPRI, r3
 800782e:	f3bf 8f6f 	isb	sy
 8007832:	f3bf 8f4f 	dsb	sy
 8007836:	607b      	str	r3, [r7, #4]
}
 8007838:	bf00      	nop
 800783a:	bf00      	nop
 800783c:	e7fd      	b.n	800783a <xTaskIncrementTick+0x46>
 800783e:	4b71      	ldr	r3, [pc, #452]	@ (8007a04 <xTaskIncrementTick+0x210>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	61fb      	str	r3, [r7, #28]
 8007844:	4b70      	ldr	r3, [pc, #448]	@ (8007a08 <xTaskIncrementTick+0x214>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a6e      	ldr	r2, [pc, #440]	@ (8007a04 <xTaskIncrementTick+0x210>)
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	4a6e      	ldr	r2, [pc, #440]	@ (8007a08 <xTaskIncrementTick+0x214>)
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	6013      	str	r3, [r2, #0]
 8007852:	4b6e      	ldr	r3, [pc, #440]	@ (8007a0c <xTaskIncrementTick+0x218>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3301      	adds	r3, #1
 8007858:	4a6c      	ldr	r2, [pc, #432]	@ (8007a0c <xTaskIncrementTick+0x218>)
 800785a:	6013      	str	r3, [r2, #0]
 800785c:	f000 fbd8 	bl	8008010 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007860:	4b6b      	ldr	r3, [pc, #428]	@ (8007a10 <xTaskIncrementTick+0x21c>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6a3a      	ldr	r2, [r7, #32]
 8007866:	429a      	cmp	r2, r3
 8007868:	f0c0 80a8 	bcc.w	80079bc <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800786c:	4b65      	ldr	r3, [pc, #404]	@ (8007a04 <xTaskIncrementTick+0x210>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d104      	bne.n	8007880 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8007876:	4b66      	ldr	r3, [pc, #408]	@ (8007a10 <xTaskIncrementTick+0x21c>)
 8007878:	f04f 32ff 	mov.w	r2, #4294967295
 800787c:	601a      	str	r2, [r3, #0]
                    break;
 800787e:	e09d      	b.n	80079bc <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007880:	4b60      	ldr	r3, [pc, #384]	@ (8007a04 <xTaskIncrementTick+0x210>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8007890:	6a3a      	ldr	r2, [r7, #32]
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	429a      	cmp	r2, r3
 8007896:	d203      	bcs.n	80078a0 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8007898:	4a5d      	ldr	r2, [pc, #372]	@ (8007a10 <xTaskIncrementTick+0x21c>)
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	6013      	str	r3, [r2, #0]
                        break;
 800789e:	e08d      	b.n	80079bc <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	613b      	str	r3, [r7, #16]
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	69ba      	ldr	r2, [r7, #24]
 80078ac:	68d2      	ldr	r2, [r2, #12]
 80078ae:	609a      	str	r2, [r3, #8]
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	69ba      	ldr	r2, [r7, #24]
 80078b6:	6892      	ldr	r2, [r2, #8]
 80078b8:	605a      	str	r2, [r3, #4]
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	3304      	adds	r3, #4
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d103      	bne.n	80078ce <xTaskIncrementTick+0xda>
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	68da      	ldr	r2, [r3, #12]
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	605a      	str	r2, [r3, #4]
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	2200      	movs	r2, #0
 80078d2:	615a      	str	r2, [r3, #20]
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	1e5a      	subs	r2, r3, #1
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d01e      	beq.n	8007924 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ea:	60fb      	str	r3, [r7, #12]
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	69db      	ldr	r3, [r3, #28]
 80078f0:	69ba      	ldr	r2, [r7, #24]
 80078f2:	6a12      	ldr	r2, [r2, #32]
 80078f4:	609a      	str	r2, [r3, #8]
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
 80078fa:	69ba      	ldr	r2, [r7, #24]
 80078fc:	69d2      	ldr	r2, [r2, #28]
 80078fe:	605a      	str	r2, [r3, #4]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	3318      	adds	r3, #24
 8007908:	429a      	cmp	r2, r3
 800790a:	d103      	bne.n	8007914 <xTaskIncrementTick+0x120>
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	6a1a      	ldr	r2, [r3, #32]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	605a      	str	r2, [r3, #4]
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	2200      	movs	r2, #0
 8007918:	629a      	str	r2, [r3, #40]	@ 0x28
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	1e5a      	subs	r2, r3, #1
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007928:	2201      	movs	r2, #1
 800792a:	409a      	lsls	r2, r3
 800792c:	4b39      	ldr	r3, [pc, #228]	@ (8007a14 <xTaskIncrementTick+0x220>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4313      	orrs	r3, r2
 8007932:	4a38      	ldr	r2, [pc, #224]	@ (8007a14 <xTaskIncrementTick+0x220>)
 8007934:	6013      	str	r3, [r2, #0]
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800793a:	4937      	ldr	r1, [pc, #220]	@ (8007a18 <xTaskIncrementTick+0x224>)
 800793c:	4613      	mov	r3, r2
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	4413      	add	r3, r2
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	440b      	add	r3, r1
 8007946:	3304      	adds	r3, #4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60bb      	str	r3, [r7, #8]
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	68ba      	ldr	r2, [r7, #8]
 8007950:	609a      	str	r2, [r3, #8]
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	689a      	ldr	r2, [r3, #8]
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	60da      	str	r2, [r3, #12]
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	69ba      	ldr	r2, [r7, #24]
 8007960:	3204      	adds	r2, #4
 8007962:	605a      	str	r2, [r3, #4]
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	1d1a      	adds	r2, r3, #4
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	609a      	str	r2, [r3, #8]
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007970:	4613      	mov	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4a27      	ldr	r2, [pc, #156]	@ (8007a18 <xTaskIncrementTick+0x224>)
 800797a:	441a      	add	r2, r3
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	615a      	str	r2, [r3, #20]
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007984:	4924      	ldr	r1, [pc, #144]	@ (8007a18 <xTaskIncrementTick+0x224>)
 8007986:	4613      	mov	r3, r2
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	4413      	add	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	440b      	add	r3, r1
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	69ba      	ldr	r2, [r7, #24]
 8007994:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007996:	1c59      	adds	r1, r3, #1
 8007998:	481f      	ldr	r0, [pc, #124]	@ (8007a18 <xTaskIncrementTick+0x224>)
 800799a:	4613      	mov	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4413      	add	r3, r2
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	4403      	add	r3, r0
 80079a4:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079aa:	4b1c      	ldr	r3, [pc, #112]	@ (8007a1c <xTaskIncrementTick+0x228>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b0:	429a      	cmp	r2, r3
 80079b2:	f67f af5b 	bls.w	800786c <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80079b6:	2301      	movs	r3, #1
 80079b8:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079ba:	e757      	b.n	800786c <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80079bc:	4b17      	ldr	r3, [pc, #92]	@ (8007a1c <xTaskIncrementTick+0x228>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079c2:	4915      	ldr	r1, [pc, #84]	@ (8007a18 <xTaskIncrementTick+0x224>)
 80079c4:	4613      	mov	r3, r2
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4413      	add	r3, r2
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	440b      	add	r3, r1
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d901      	bls.n	80079d8 <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 80079d4:	2301      	movs	r3, #1
 80079d6:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80079d8:	4b11      	ldr	r3, [pc, #68]	@ (8007a20 <xTaskIncrementTick+0x22c>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d007      	beq.n	80079f0 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 80079e0:	2301      	movs	r3, #1
 80079e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079e4:	e004      	b.n	80079f0 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80079e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a24 <xTaskIncrementTick+0x230>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3301      	adds	r3, #1
 80079ec:	4a0d      	ldr	r2, [pc, #52]	@ (8007a24 <xTaskIncrementTick+0x230>)
 80079ee:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80079f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3728      	adds	r7, #40	@ 0x28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	20004914 	.word	0x20004914
 8007a00:	200048f0 	.word	0x200048f0
 8007a04:	200048a4 	.word	0x200048a4
 8007a08:	200048a8 	.word	0x200048a8
 8007a0c:	20004904 	.word	0x20004904
 8007a10:	2000490c 	.word	0x2000490c
 8007a14:	200048f4 	.word	0x200048f4
 8007a18:	200045fc 	.word	0x200045fc
 8007a1c:	200045f8 	.word	0x200045f8
 8007a20:	20004900 	.word	0x20004900
 8007a24:	200048fc 	.word	0x200048fc

08007a28 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8007a28:	b480      	push	{r7}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8007a2e:	4b28      	ldr	r3, [pc, #160]	@ (8007ad0 <vTaskSwitchContext+0xa8>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d003      	beq.n	8007a3e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8007a36:	4b27      	ldr	r3, [pc, #156]	@ (8007ad4 <vTaskSwitchContext+0xac>)
 8007a38:	2201      	movs	r2, #1
 8007a3a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8007a3c:	e041      	b.n	8007ac2 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8007a3e:	4b25      	ldr	r3, [pc, #148]	@ (8007ad4 <vTaskSwitchContext+0xac>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8007a44:	4b24      	ldr	r3, [pc, #144]	@ (8007ad8 <vTaskSwitchContext+0xb0>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	fab3 f383 	clz	r3, r3
 8007a50:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8007a52:	7afb      	ldrb	r3, [r7, #11]
 8007a54:	f1c3 031f 	rsb	r3, r3, #31
 8007a58:	617b      	str	r3, [r7, #20]
 8007a5a:	4920      	ldr	r1, [pc, #128]	@ (8007adc <vTaskSwitchContext+0xb4>)
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	4413      	add	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	440b      	add	r3, r1
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10b      	bne.n	8007a86 <vTaskSwitchContext+0x5e>
    __asm volatile
 8007a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a72:	f383 8811 	msr	BASEPRI, r3
 8007a76:	f3bf 8f6f 	isb	sy
 8007a7a:	f3bf 8f4f 	dsb	sy
 8007a7e:	607b      	str	r3, [r7, #4]
}
 8007a80:	bf00      	nop
 8007a82:	bf00      	nop
 8007a84:	e7fd      	b.n	8007a82 <vTaskSwitchContext+0x5a>
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	4613      	mov	r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	4413      	add	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4a12      	ldr	r2, [pc, #72]	@ (8007adc <vTaskSwitchContext+0xb4>)
 8007a92:	4413      	add	r3, r2
 8007a94:	613b      	str	r3, [r7, #16]
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	685a      	ldr	r2, [r3, #4]
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	605a      	str	r2, [r3, #4]
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	3308      	adds	r3, #8
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d103      	bne.n	8007ab4 <vTaskSwitchContext+0x8c>
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	68da      	ldr	r2, [r3, #12]
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	605a      	str	r2, [r3, #4]
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	4a09      	ldr	r2, [pc, #36]	@ (8007ae0 <vTaskSwitchContext+0xb8>)
 8007abc:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8007abe:	4b08      	ldr	r3, [pc, #32]	@ (8007ae0 <vTaskSwitchContext+0xb8>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
    }
 8007ac2:	bf00      	nop
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	20004914 	.word	0x20004914
 8007ad4:	20004900 	.word	0x20004900
 8007ad8:	200048f4 	.word	0x200048f4
 8007adc:	200045fc 	.word	0x200045fc
 8007ae0:	200045f8 	.word	0x200045f8

08007ae4 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10b      	bne.n	8007b0c <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8007af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af8:	f383 8811 	msr	BASEPRI, r3
 8007afc:	f3bf 8f6f 	isb	sy
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	60fb      	str	r3, [r7, #12]
}
 8007b06:	bf00      	nop
 8007b08:	bf00      	nop
 8007b0a:	e7fd      	b.n	8007b08 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b0c:	4b07      	ldr	r3, [pc, #28]	@ (8007b2c <vTaskPlaceOnEventList+0x48>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3318      	adds	r3, #24
 8007b12:	4619      	mov	r1, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f7fe fd68 	bl	80065ea <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b1a:	2101      	movs	r1, #1
 8007b1c:	6838      	ldr	r0, [r7, #0]
 8007b1e:	f000 fb59 	bl	80081d4 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8007b22:	bf00      	nop
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	200045f8 	.word	0x200045f8

08007b30 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d10b      	bne.n	8007b5a <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8007b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b46:	f383 8811 	msr	BASEPRI, r3
 8007b4a:	f3bf 8f6f 	isb	sy
 8007b4e:	f3bf 8f4f 	dsb	sy
 8007b52:	613b      	str	r3, [r7, #16]
}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop
 8007b58:	e7fd      	b.n	8007b56 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	4b15      	ldr	r3, [pc, #84]	@ (8007bb8 <vTaskPlaceOnEventListRestricted+0x88>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	61da      	str	r2, [r3, #28]
 8007b68:	4b13      	ldr	r3, [pc, #76]	@ (8007bb8 <vTaskPlaceOnEventListRestricted+0x88>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	697a      	ldr	r2, [r7, #20]
 8007b6e:	6892      	ldr	r2, [r2, #8]
 8007b70:	621a      	str	r2, [r3, #32]
 8007b72:	4b11      	ldr	r3, [pc, #68]	@ (8007bb8 <vTaskPlaceOnEventListRestricted+0x88>)
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	3218      	adds	r2, #24
 8007b7c:	605a      	str	r2, [r3, #4]
 8007b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb8 <vTaskPlaceOnEventListRestricted+0x88>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f103 0218 	add.w	r2, r3, #24
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	609a      	str	r2, [r3, #8]
 8007b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007bb8 <vTaskPlaceOnEventListRestricted+0x88>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	1c5a      	adds	r2, r3, #1
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d002      	beq.n	8007ba8 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8007ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba6:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007ba8:	6879      	ldr	r1, [r7, #4]
 8007baa:	68b8      	ldr	r0, [r7, #8]
 8007bac:	f000 fb12 	bl	80081d4 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8007bb0:	bf00      	nop
 8007bb2:	3718      	adds	r7, #24
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	200045f8 	.word	0x200045f8

08007bbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b08b      	sub	sp, #44	@ 0x2c
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8007bcc:	6a3b      	ldr	r3, [r7, #32]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d10b      	bne.n	8007bea <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8007bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd6:	f383 8811 	msr	BASEPRI, r3
 8007bda:	f3bf 8f6f 	isb	sy
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	60fb      	str	r3, [r7, #12]
}
 8007be4:	bf00      	nop
 8007be6:	bf00      	nop
 8007be8:	e7fd      	b.n	8007be6 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007bea:	6a3b      	ldr	r3, [r7, #32]
 8007bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bee:	61fb      	str	r3, [r7, #28]
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	6a3a      	ldr	r2, [r7, #32]
 8007bf6:	6a12      	ldr	r2, [r2, #32]
 8007bf8:	609a      	str	r2, [r3, #8]
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	6a3a      	ldr	r2, [r7, #32]
 8007c00:	69d2      	ldr	r2, [r2, #28]
 8007c02:	605a      	str	r2, [r3, #4]
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	6a3b      	ldr	r3, [r7, #32]
 8007c0a:	3318      	adds	r3, #24
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d103      	bne.n	8007c18 <xTaskRemoveFromEventList+0x5c>
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	6a1a      	ldr	r2, [r3, #32]
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	605a      	str	r2, [r3, #4]
 8007c18:	6a3b      	ldr	r3, [r7, #32]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	1e5a      	subs	r2, r3, #1
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007c28:	4b4b      	ldr	r3, [pc, #300]	@ (8007d58 <xTaskRemoveFromEventList+0x19c>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d160      	bne.n	8007cf2 <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8007c30:	6a3b      	ldr	r3, [r7, #32]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	617b      	str	r3, [r7, #20]
 8007c36:	6a3b      	ldr	r3, [r7, #32]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	6a3a      	ldr	r2, [r7, #32]
 8007c3c:	68d2      	ldr	r2, [r2, #12]
 8007c3e:	609a      	str	r2, [r3, #8]
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	6a3a      	ldr	r2, [r7, #32]
 8007c46:	6892      	ldr	r2, [r2, #8]
 8007c48:	605a      	str	r2, [r3, #4]
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	685a      	ldr	r2, [r3, #4]
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	3304      	adds	r3, #4
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d103      	bne.n	8007c5e <xTaskRemoveFromEventList+0xa2>
 8007c56:	6a3b      	ldr	r3, [r7, #32]
 8007c58:	68da      	ldr	r2, [r3, #12]
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	605a      	str	r2, [r3, #4]
 8007c5e:	6a3b      	ldr	r3, [r7, #32]
 8007c60:	2200      	movs	r2, #0
 8007c62:	615a      	str	r2, [r3, #20]
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	1e5a      	subs	r2, r3, #1
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8007c6e:	6a3b      	ldr	r3, [r7, #32]
 8007c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c72:	2201      	movs	r2, #1
 8007c74:	409a      	lsls	r2, r3
 8007c76:	4b39      	ldr	r3, [pc, #228]	@ (8007d5c <xTaskRemoveFromEventList+0x1a0>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	4a37      	ldr	r2, [pc, #220]	@ (8007d5c <xTaskRemoveFromEventList+0x1a0>)
 8007c7e:	6013      	str	r3, [r2, #0]
 8007c80:	6a3b      	ldr	r3, [r7, #32]
 8007c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c84:	4936      	ldr	r1, [pc, #216]	@ (8007d60 <xTaskRemoveFromEventList+0x1a4>)
 8007c86:	4613      	mov	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	4413      	add	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	440b      	add	r3, r1
 8007c90:	3304      	adds	r3, #4
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	613b      	str	r3, [r7, #16]
 8007c96:	6a3b      	ldr	r3, [r7, #32]
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	609a      	str	r2, [r3, #8]
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	689a      	ldr	r2, [r3, #8]
 8007ca0:	6a3b      	ldr	r3, [r7, #32]
 8007ca2:	60da      	str	r2, [r3, #12]
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	6a3a      	ldr	r2, [r7, #32]
 8007caa:	3204      	adds	r2, #4
 8007cac:	605a      	str	r2, [r3, #4]
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	1d1a      	adds	r2, r3, #4
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	609a      	str	r2, [r3, #8]
 8007cb6:	6a3b      	ldr	r3, [r7, #32]
 8007cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cba:	4613      	mov	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	4413      	add	r3, r2
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	4a27      	ldr	r2, [pc, #156]	@ (8007d60 <xTaskRemoveFromEventList+0x1a4>)
 8007cc4:	441a      	add	r2, r3
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	615a      	str	r2, [r3, #20]
 8007cca:	6a3b      	ldr	r3, [r7, #32]
 8007ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cce:	4924      	ldr	r1, [pc, #144]	@ (8007d60 <xTaskRemoveFromEventList+0x1a4>)
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	440b      	add	r3, r1
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	6a3a      	ldr	r2, [r7, #32]
 8007cde:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007ce0:	1c59      	adds	r1, r3, #1
 8007ce2:	481f      	ldr	r0, [pc, #124]	@ (8007d60 <xTaskRemoveFromEventList+0x1a4>)
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4403      	add	r3, r0
 8007cee:	6019      	str	r1, [r3, #0]
 8007cf0:	e01b      	b.n	8007d2a <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8007d64 <xTaskRemoveFromEventList+0x1a8>)
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	61bb      	str	r3, [r7, #24]
 8007cf8:	6a3b      	ldr	r3, [r7, #32]
 8007cfa:	69ba      	ldr	r2, [r7, #24]
 8007cfc:	61da      	str	r2, [r3, #28]
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	621a      	str	r2, [r3, #32]
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	6a3a      	ldr	r2, [r7, #32]
 8007d0c:	3218      	adds	r2, #24
 8007d0e:	605a      	str	r2, [r3, #4]
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	f103 0218 	add.w	r2, r3, #24
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	609a      	str	r2, [r3, #8]
 8007d1a:	6a3b      	ldr	r3, [r7, #32]
 8007d1c:	4a11      	ldr	r2, [pc, #68]	@ (8007d64 <xTaskRemoveFromEventList+0x1a8>)
 8007d1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007d20:	4b10      	ldr	r3, [pc, #64]	@ (8007d64 <xTaskRemoveFromEventList+0x1a8>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	3301      	adds	r3, #1
 8007d26:	4a0f      	ldr	r2, [pc, #60]	@ (8007d64 <xTaskRemoveFromEventList+0x1a8>)
 8007d28:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007d2a:	6a3b      	ldr	r3, [r7, #32]
 8007d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007d68 <xTaskRemoveFromEventList+0x1ac>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d905      	bls.n	8007d44 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8007d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8007d6c <xTaskRemoveFromEventList+0x1b0>)
 8007d3e:	2201      	movs	r2, #1
 8007d40:	601a      	str	r2, [r3, #0]
 8007d42:	e001      	b.n	8007d48 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 8007d44:	2300      	movs	r3, #0
 8007d46:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8007d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	372c      	adds	r7, #44	@ 0x2c
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop
 8007d58:	20004914 	.word	0x20004914
 8007d5c:	200048f4 	.word	0x200048f4
 8007d60:	200045fc 	.word	0x200045fc
 8007d64:	200048ac 	.word	0x200048ac
 8007d68:	200045f8 	.word	0x200045f8
 8007d6c:	20004900 	.word	0x20004900

08007d70 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007d78:	4b06      	ldr	r3, [pc, #24]	@ (8007d94 <vTaskInternalSetTimeOutState+0x24>)
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007d80:	4b05      	ldr	r3, [pc, #20]	@ (8007d98 <vTaskInternalSetTimeOutState+0x28>)
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr
 8007d94:	20004904 	.word	0x20004904
 8007d98:	200048f0 	.word	0x200048f0

08007d9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b088      	sub	sp, #32
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d10b      	bne.n	8007dc4 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8007dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db0:	f383 8811 	msr	BASEPRI, r3
 8007db4:	f3bf 8f6f 	isb	sy
 8007db8:	f3bf 8f4f 	dsb	sy
 8007dbc:	613b      	str	r3, [r7, #16]
}
 8007dbe:	bf00      	nop
 8007dc0:	bf00      	nop
 8007dc2:	e7fd      	b.n	8007dc0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10b      	bne.n	8007de2 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8007dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dce:	f383 8811 	msr	BASEPRI, r3
 8007dd2:	f3bf 8f6f 	isb	sy
 8007dd6:	f3bf 8f4f 	dsb	sy
 8007dda:	60fb      	str	r3, [r7, #12]
}
 8007ddc:	bf00      	nop
 8007dde:	bf00      	nop
 8007de0:	e7fd      	b.n	8007dde <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8007de2:	f000 febf 	bl	8008b64 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8007de6:	4b26      	ldr	r3, [pc, #152]	@ (8007e80 <xTaskCheckForTimeOut+0xe4>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	69ba      	ldr	r2, [r7, #24]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	617b      	str	r3, [r7, #20]

        #if ( INCLUDE_xTaskAbortDelay == 1 )
            if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8007df6:	4b23      	ldr	r3, [pc, #140]	@ (8007e84 <xTaskCheckForTimeOut+0xe8>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d007      	beq.n	8007e12 <xTaskCheckForTimeOut+0x76>
            {
                /* The delay was aborted, which is not the same as a time out,
                 * but has the same result. */
                pxCurrentTCB->ucDelayAborted = ( uint8_t ) pdFALSE;
 8007e02:	4b20      	ldr	r3, [pc, #128]	@ (8007e84 <xTaskCheckForTimeOut+0xe8>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
                xReturn = pdTRUE;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	61fb      	str	r3, [r7, #28]
 8007e10:	e02e      	b.n	8007e70 <xTaskCheckForTimeOut+0xd4>
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1a:	d102      	bne.n	8007e22 <xTaskCheckForTimeOut+0x86>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	61fb      	str	r3, [r7, #28]
 8007e20:	e026      	b.n	8007e70 <xTaskCheckForTimeOut+0xd4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681a      	ldr	r2, [r3, #0]
 8007e26:	4b18      	ldr	r3, [pc, #96]	@ (8007e88 <xTaskCheckForTimeOut+0xec>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d00a      	beq.n	8007e44 <xTaskCheckForTimeOut+0xa8>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	69ba      	ldr	r2, [r7, #24]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d305      	bcc.n	8007e44 <xTaskCheckForTimeOut+0xa8>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	601a      	str	r2, [r3, #0]
 8007e42:	e015      	b.n	8007e70 <xTaskCheckForTimeOut+0xd4>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	697a      	ldr	r2, [r7, #20]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d20b      	bcs.n	8007e66 <xTaskCheckForTimeOut+0xca>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	1ad2      	subs	r2, r2, r3
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f7ff ff88 	bl	8007d70 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007e60:	2300      	movs	r3, #0
 8007e62:	61fb      	str	r3, [r7, #28]
 8007e64:	e004      	b.n	8007e70 <xTaskCheckForTimeOut+0xd4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007e70:	f000 feaa 	bl	8008bc8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8007e74:	69fb      	ldr	r3, [r7, #28]
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3720      	adds	r7, #32
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	200048f0 	.word	0x200048f0
 8007e84:	200045f8 	.word	0x200045f8
 8007e88:	20004904 	.word	0x20004904

08007e8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8007e90:	4b03      	ldr	r3, [pc, #12]	@ (8007ea0 <vTaskMissedYield+0x14>)
 8007e92:	2201      	movs	r2, #1
 8007e94:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8007e96:	bf00      	nop
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr
 8007ea0:	20004900 	.word	0x20004900

08007ea4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007eac:	f000 f852 	bl	8007f54 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8007eb0:	4b06      	ldr	r3, [pc, #24]	@ (8007ecc <prvIdleTask+0x28>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d9f9      	bls.n	8007eac <prvIdleTask+0x8>
            {
                taskYIELD();
 8007eb8:	4b05      	ldr	r3, [pc, #20]	@ (8007ed0 <prvIdleTask+0x2c>)
 8007eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ebe:	601a      	str	r2, [r3, #0]
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8007ec8:	e7f0      	b.n	8007eac <prvIdleTask+0x8>
 8007eca:	bf00      	nop
 8007ecc:	200045fc 	.word	0x200045fc
 8007ed0:	e000ed04 	.word	0xe000ed04

08007ed4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007eda:	2300      	movs	r3, #0
 8007edc:	607b      	str	r3, [r7, #4]
 8007ede:	e00c      	b.n	8007efa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ee0:	687a      	ldr	r2, [r7, #4]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	4a12      	ldr	r2, [pc, #72]	@ (8007f34 <prvInitialiseTaskLists+0x60>)
 8007eec:	4413      	add	r3, r2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7fe fb4e 	bl	8006590 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	607b      	str	r3, [r7, #4]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2b1f      	cmp	r3, #31
 8007efe:	d9ef      	bls.n	8007ee0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007f00:	480d      	ldr	r0, [pc, #52]	@ (8007f38 <prvInitialiseTaskLists+0x64>)
 8007f02:	f7fe fb45 	bl	8006590 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007f06:	480d      	ldr	r0, [pc, #52]	@ (8007f3c <prvInitialiseTaskLists+0x68>)
 8007f08:	f7fe fb42 	bl	8006590 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007f0c:	480c      	ldr	r0, [pc, #48]	@ (8007f40 <prvInitialiseTaskLists+0x6c>)
 8007f0e:	f7fe fb3f 	bl	8006590 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007f12:	480c      	ldr	r0, [pc, #48]	@ (8007f44 <prvInitialiseTaskLists+0x70>)
 8007f14:	f7fe fb3c 	bl	8006590 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007f18:	480b      	ldr	r0, [pc, #44]	@ (8007f48 <prvInitialiseTaskLists+0x74>)
 8007f1a:	f7fe fb39 	bl	8006590 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f4c <prvInitialiseTaskLists+0x78>)
 8007f20:	4a05      	ldr	r2, [pc, #20]	@ (8007f38 <prvInitialiseTaskLists+0x64>)
 8007f22:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f24:	4b0a      	ldr	r3, [pc, #40]	@ (8007f50 <prvInitialiseTaskLists+0x7c>)
 8007f26:	4a05      	ldr	r2, [pc, #20]	@ (8007f3c <prvInitialiseTaskLists+0x68>)
 8007f28:	601a      	str	r2, [r3, #0]
}
 8007f2a:	bf00      	nop
 8007f2c:	3708      	adds	r7, #8
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	bf00      	nop
 8007f34:	200045fc 	.word	0x200045fc
 8007f38:	2000487c 	.word	0x2000487c
 8007f3c:	20004890 	.word	0x20004890
 8007f40:	200048ac 	.word	0x200048ac
 8007f44:	200048c0 	.word	0x200048c0
 8007f48:	200048d8 	.word	0x200048d8
 8007f4c:	200048a4 	.word	0x200048a4
 8007f50:	200048a8 	.word	0x200048a8

08007f54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b082      	sub	sp, #8
 8007f58:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f5a:	e019      	b.n	8007f90 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8007f5c:	f000 fe02 	bl	8008b64 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007f60:	4b10      	ldr	r3, [pc, #64]	@ (8007fa4 <prvCheckTasksWaitingTermination+0x50>)
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	3304      	adds	r3, #4
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7fe fb75 	bl	800665c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8007f72:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa8 <prvCheckTasksWaitingTermination+0x54>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3b01      	subs	r3, #1
 8007f78:	4a0b      	ldr	r2, [pc, #44]	@ (8007fa8 <prvCheckTasksWaitingTermination+0x54>)
 8007f7a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8007f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8007fac <prvCheckTasksWaitingTermination+0x58>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3b01      	subs	r3, #1
 8007f82:	4a0a      	ldr	r2, [pc, #40]	@ (8007fac <prvCheckTasksWaitingTermination+0x58>)
 8007f84:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8007f86:	f000 fe1f 	bl	8008bc8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 f810 	bl	8007fb0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f90:	4b06      	ldr	r3, [pc, #24]	@ (8007fac <prvCheckTasksWaitingTermination+0x58>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d1e1      	bne.n	8007f5c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007f98:	bf00      	nop
 8007f9a:	bf00      	nop
 8007f9c:	3708      	adds	r7, #8
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}
 8007fa2:	bf00      	nop
 8007fa4:	200048c0 	.word	0x200048c0
 8007fa8:	200048ec 	.word	0x200048ec
 8007fac:	200048d4 	.word	0x200048d4

08007fb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d108      	bne.n	8007fd4 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f000 ffe2 	bl	8008f90 <vPortFree>
                vPortFree( pxTCB );
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 ffdf 	bl	8008f90 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007fd2:	e019      	b.n	8008008 <prvDeleteTCB+0x58>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d103      	bne.n	8007fe6 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 ffd6 	bl	8008f90 <vPortFree>
    }
 8007fe4:	e010      	b.n	8008008 <prvDeleteTCB+0x58>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	d00b      	beq.n	8008008 <prvDeleteTCB+0x58>
    __asm volatile
 8007ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff4:	f383 8811 	msr	BASEPRI, r3
 8007ff8:	f3bf 8f6f 	isb	sy
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	60fb      	str	r3, [r7, #12]
}
 8008002:	bf00      	nop
 8008004:	bf00      	nop
 8008006:	e7fd      	b.n	8008004 <prvDeleteTCB+0x54>
    }
 8008008:	bf00      	nop
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008010:	b480      	push	{r7}
 8008012:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008014:	4b0a      	ldr	r3, [pc, #40]	@ (8008040 <prvResetNextTaskUnblockTime+0x30>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d104      	bne.n	8008028 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800801e:	4b09      	ldr	r3, [pc, #36]	@ (8008044 <prvResetNextTaskUnblockTime+0x34>)
 8008020:	f04f 32ff 	mov.w	r2, #4294967295
 8008024:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8008026:	e005      	b.n	8008034 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008028:	4b05      	ldr	r3, [pc, #20]	@ (8008040 <prvResetNextTaskUnblockTime+0x30>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a04      	ldr	r2, [pc, #16]	@ (8008044 <prvResetNextTaskUnblockTime+0x34>)
 8008032:	6013      	str	r3, [r2, #0]
}
 8008034:	bf00      	nop
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	200048a4 	.word	0x200048a4
 8008044:	2000490c 	.word	0x2000490c

08008048 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800804e:	4b0b      	ldr	r3, [pc, #44]	@ (800807c <xTaskGetSchedulerState+0x34>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d102      	bne.n	800805c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8008056:	2301      	movs	r3, #1
 8008058:	607b      	str	r3, [r7, #4]
 800805a:	e008      	b.n	800806e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800805c:	4b08      	ldr	r3, [pc, #32]	@ (8008080 <xTaskGetSchedulerState+0x38>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d102      	bne.n	800806a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8008064:	2302      	movs	r3, #2
 8008066:	607b      	str	r3, [r7, #4]
 8008068:	e001      	b.n	800806e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800806a:	2300      	movs	r3, #0
 800806c:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800806e:	687b      	ldr	r3, [r7, #4]
    }
 8008070:	4618      	mov	r0, r3
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	200048f8 	.word	0x200048f8
 8008080:	20004914 	.word	0x20004914

08008084 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8008084:	b580      	push	{r7, lr}
 8008086:	b088      	sub	sp, #32
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8008090:	2300      	movs	r3, #0
 8008092:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	f000 8090 	beq.w	80081bc <xTaskPriorityDisinherit+0x138>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800809c:	4b4a      	ldr	r3, [pc, #296]	@ (80081c8 <xTaskPriorityDisinherit+0x144>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	69ba      	ldr	r2, [r7, #24]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d00b      	beq.n	80080be <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 80080a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080aa:	f383 8811 	msr	BASEPRI, r3
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f3bf 8f4f 	dsb	sy
 80080b6:	613b      	str	r3, [r7, #16]
}
 80080b8:	bf00      	nop
 80080ba:	bf00      	nop
 80080bc:	e7fd      	b.n	80080ba <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d10b      	bne.n	80080de <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 80080c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ca:	f383 8811 	msr	BASEPRI, r3
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	f3bf 8f4f 	dsb	sy
 80080d6:	60fb      	str	r3, [r7, #12]
}
 80080d8:	bf00      	nop
 80080da:	bf00      	nop
 80080dc:	e7fd      	b.n	80080da <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e2:	1e5a      	subs	r2, r3, #1
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d063      	beq.n	80081bc <xTaskPriorityDisinherit+0x138>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d15f      	bne.n	80081bc <xTaskPriorityDisinherit+0x138>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	3304      	adds	r3, #4
 8008100:	4618      	mov	r0, r3
 8008102:	f7fe faab 	bl	800665c <uxListRemove>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d10a      	bne.n	8008122 <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008110:	2201      	movs	r2, #1
 8008112:	fa02 f303 	lsl.w	r3, r2, r3
 8008116:	43da      	mvns	r2, r3
 8008118:	4b2c      	ldr	r3, [pc, #176]	@ (80081cc <xTaskPriorityDisinherit+0x148>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4013      	ands	r3, r2
 800811e:	4a2b      	ldr	r2, [pc, #172]	@ (80081cc <xTaskPriorityDisinherit+0x148>)
 8008120:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008122:	69bb      	ldr	r3, [r7, #24]
 8008124:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	f1c3 0220 	rsb	r2, r3, #32
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813a:	2201      	movs	r2, #1
 800813c:	409a      	lsls	r2, r3
 800813e:	4b23      	ldr	r3, [pc, #140]	@ (80081cc <xTaskPriorityDisinherit+0x148>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4313      	orrs	r3, r2
 8008144:	4a21      	ldr	r2, [pc, #132]	@ (80081cc <xTaskPriorityDisinherit+0x148>)
 8008146:	6013      	str	r3, [r2, #0]
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800814c:	4920      	ldr	r1, [pc, #128]	@ (80081d0 <xTaskPriorityDisinherit+0x14c>)
 800814e:	4613      	mov	r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	4413      	add	r3, r2
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	440b      	add	r3, r1
 8008158:	3304      	adds	r3, #4
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	617b      	str	r3, [r7, #20]
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	609a      	str	r2, [r3, #8]
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	689a      	ldr	r2, [r3, #8]
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	60da      	str	r2, [r3, #12]
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	69ba      	ldr	r2, [r7, #24]
 8008172:	3204      	adds	r2, #4
 8008174:	605a      	str	r2, [r3, #4]
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	1d1a      	adds	r2, r3, #4
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	609a      	str	r2, [r3, #8]
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008182:	4613      	mov	r3, r2
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4413      	add	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4a11      	ldr	r2, [pc, #68]	@ (80081d0 <xTaskPriorityDisinherit+0x14c>)
 800818c:	441a      	add	r2, r3
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	615a      	str	r2, [r3, #20]
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008196:	490e      	ldr	r1, [pc, #56]	@ (80081d0 <xTaskPriorityDisinherit+0x14c>)
 8008198:	4613      	mov	r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	4413      	add	r3, r2
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	440b      	add	r3, r1
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	69ba      	ldr	r2, [r7, #24]
 80081a6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80081a8:	1c59      	adds	r1, r3, #1
 80081aa:	4809      	ldr	r0, [pc, #36]	@ (80081d0 <xTaskPriorityDisinherit+0x14c>)
 80081ac:	4613      	mov	r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	4413      	add	r3, r2
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	4403      	add	r3, r0
 80081b6:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80081b8:	2301      	movs	r3, #1
 80081ba:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 80081bc:	69fb      	ldr	r3, [r7, #28]
    }
 80081be:	4618      	mov	r0, r3
 80081c0:	3720      	adds	r7, #32
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	200045f8 	.word	0x200045f8
 80081cc:	200048f4 	.word	0x200048f4
 80081d0:	200045fc 	.word	0x200045fc

080081d4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80081de:	4b39      	ldr	r3, [pc, #228]	@ (80082c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 80081e4:	4b38      	ldr	r3, [pc, #224]	@ (80082c8 <prvAddCurrentTaskToDelayedList+0xf4>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 80081ea:	4b38      	ldr	r3, [pc, #224]	@ (80082cc <prvAddCurrentTaskToDelayedList+0xf8>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	617b      	str	r3, [r7, #20]
    #if ( INCLUDE_xTaskAbortDelay == 1 )
    {
        /* About to enter a delayed list, so ensure the ucDelayAborted flag is
         * reset to pdFALSE so it can be detected as having been set to pdTRUE
         * when the task leaves the Blocked state. */
        pxCurrentTCB->ucDelayAborted = ( uint8_t ) pdFALSE;
 80081f0:	4b37      	ldr	r3, [pc, #220]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081fa:	4b35      	ldr	r3, [pc, #212]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	3304      	adds	r3, #4
 8008200:	4618      	mov	r0, r3
 8008202:	f7fe fa2b 	bl	800665c <uxListRemove>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10b      	bne.n	8008224 <prvAddCurrentTaskToDelayedList+0x50>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800820c:	4b30      	ldr	r3, [pc, #192]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008212:	2201      	movs	r2, #1
 8008214:	fa02 f303 	lsl.w	r3, r2, r3
 8008218:	43da      	mvns	r2, r3
 800821a:	4b2e      	ldr	r3, [pc, #184]	@ (80082d4 <prvAddCurrentTaskToDelayedList+0x100>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4013      	ands	r3, r2
 8008220:	4a2c      	ldr	r2, [pc, #176]	@ (80082d4 <prvAddCurrentTaskToDelayedList+0x100>)
 8008222:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800822a:	d124      	bne.n	8008276 <prvAddCurrentTaskToDelayedList+0xa2>
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d021      	beq.n	8008276 <prvAddCurrentTaskToDelayedList+0xa2>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008232:	4b29      	ldr	r3, [pc, #164]	@ (80082d8 <prvAddCurrentTaskToDelayedList+0x104>)
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	613b      	str	r3, [r7, #16]
 8008238:	4b25      	ldr	r3, [pc, #148]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	693a      	ldr	r2, [r7, #16]
 800823e:	609a      	str	r2, [r3, #8]
 8008240:	4b23      	ldr	r3, [pc, #140]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	693a      	ldr	r2, [r7, #16]
 8008246:	6892      	ldr	r2, [r2, #8]
 8008248:	60da      	str	r2, [r3, #12]
 800824a:	4b21      	ldr	r3, [pc, #132]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	3204      	adds	r2, #4
 8008254:	605a      	str	r2, [r3, #4]
 8008256:	4b1e      	ldr	r3, [pc, #120]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	1d1a      	adds	r2, r3, #4
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	609a      	str	r2, [r3, #8]
 8008260:	4b1b      	ldr	r3, [pc, #108]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a1c      	ldr	r2, [pc, #112]	@ (80082d8 <prvAddCurrentTaskToDelayedList+0x104>)
 8008266:	615a      	str	r2, [r3, #20]
 8008268:	4b1b      	ldr	r3, [pc, #108]	@ (80082d8 <prvAddCurrentTaskToDelayedList+0x104>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3301      	adds	r3, #1
 800826e:	4a1a      	ldr	r2, [pc, #104]	@ (80082d8 <prvAddCurrentTaskToDelayedList+0x104>)
 8008270:	6013      	str	r3, [r2, #0]
 8008272:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8008274:	e022      	b.n	80082bc <prvAddCurrentTaskToDelayedList+0xe8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8008276:	69fa      	ldr	r2, [r7, #28]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	4413      	add	r3, r2
 800827c:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800827e:	4b14      	ldr	r3, [pc, #80]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	429a      	cmp	r2, r3
 800828c:	d207      	bcs.n	800829e <prvAddCurrentTaskToDelayedList+0xca>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800828e:	4b10      	ldr	r3, [pc, #64]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	3304      	adds	r3, #4
 8008294:	4619      	mov	r1, r3
 8008296:	6978      	ldr	r0, [r7, #20]
 8008298:	f7fe f9a7 	bl	80065ea <vListInsert>
}
 800829c:	e00e      	b.n	80082bc <prvAddCurrentTaskToDelayedList+0xe8>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800829e:	4b0c      	ldr	r3, [pc, #48]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3304      	adds	r3, #4
 80082a4:	4619      	mov	r1, r3
 80082a6:	69b8      	ldr	r0, [r7, #24]
 80082a8:	f7fe f99f 	bl	80065ea <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80082ac:	4b0b      	ldr	r3, [pc, #44]	@ (80082dc <prvAddCurrentTaskToDelayedList+0x108>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d202      	bcs.n	80082bc <prvAddCurrentTaskToDelayedList+0xe8>
                    xNextTaskUnblockTime = xTimeToWake;
 80082b6:	4a09      	ldr	r2, [pc, #36]	@ (80082dc <prvAddCurrentTaskToDelayedList+0x108>)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6013      	str	r3, [r2, #0]
}
 80082bc:	bf00      	nop
 80082be:	3720      	adds	r7, #32
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	200048f0 	.word	0x200048f0
 80082c8:	200048a4 	.word	0x200048a4
 80082cc:	200048a8 	.word	0x200048a8
 80082d0:	200045f8 	.word	0x200045f8
 80082d4:	200048f4 	.word	0x200048f4
 80082d8:	200048d8 	.word	0x200048d8
 80082dc:	2000490c 	.word	0x2000490c

080082e0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b08a      	sub	sp, #40	@ 0x28
 80082e4:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80082ea:	f000 fa87 	bl	80087fc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80082ee:	4b1d      	ldr	r3, [pc, #116]	@ (8008364 <xTimerCreateTimerTask+0x84>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d021      	beq.n	800833a <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 80082fa:	2300      	movs	r3, #0
 80082fc:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 80082fe:	1d3a      	adds	r2, r7, #4
 8008300:	f107 0108 	add.w	r1, r7, #8
 8008304:	f107 030c 	add.w	r3, r7, #12
 8008308:	4618      	mov	r0, r3
 800830a:	f7fe f90d 	bl	8006528 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	9202      	str	r2, [sp, #8]
 8008316:	9301      	str	r3, [sp, #4]
 8008318:	231f      	movs	r3, #31
 800831a:	9300      	str	r3, [sp, #0]
 800831c:	2300      	movs	r3, #0
 800831e:	460a      	mov	r2, r1
 8008320:	4911      	ldr	r1, [pc, #68]	@ (8008368 <xTimerCreateTimerTask+0x88>)
 8008322:	4812      	ldr	r0, [pc, #72]	@ (800836c <xTimerCreateTimerTask+0x8c>)
 8008324:	f7fe feb3 	bl	800708e <xTaskCreateStatic>
 8008328:	4603      	mov	r3, r0
 800832a:	4a11      	ldr	r2, [pc, #68]	@ (8008370 <xTimerCreateTimerTask+0x90>)
 800832c:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800832e:	4b10      	ldr	r3, [pc, #64]	@ (8008370 <xTimerCreateTimerTask+0x90>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8008336:	2301      	movs	r3, #1
 8008338:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10b      	bne.n	8008358 <xTimerCreateTimerTask+0x78>
    __asm volatile
 8008340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008344:	f383 8811 	msr	BASEPRI, r3
 8008348:	f3bf 8f6f 	isb	sy
 800834c:	f3bf 8f4f 	dsb	sy
 8008350:	613b      	str	r3, [r7, #16]
}
 8008352:	bf00      	nop
 8008354:	bf00      	nop
 8008356:	e7fd      	b.n	8008354 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8008358:	697b      	ldr	r3, [r7, #20]
    }
 800835a:	4618      	mov	r0, r3
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20004948 	.word	0x20004948
 8008368:	0800d4bc 	.word	0x0800d4bc
 800836c:	08008419 	.word	0x08008419
 8008370:	2000494c 	.word	0x2000494c

08008374 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8008380:	e008      	b.n	8008394 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	699b      	ldr	r3, [r3, #24]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	4413      	add	r3, r2
 800838a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6a1b      	ldr	r3, [r3, #32]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	699a      	ldr	r2, [r3, #24]
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	18d1      	adds	r1, r2, r3
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 f8df 	bl	8008564 <prvInsertTimerInActiveList>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1ea      	bne.n	8008382 <prvReloadTimer+0xe>
        }
    }
 80083ac:	bf00      	nop
 80083ae:	bf00      	nop
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
	...

080083b8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80083c2:	4b14      	ldr	r3, [pc, #80]	@ (8008414 <prvProcessExpiredTimer+0x5c>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	3304      	adds	r3, #4
 80083d0:	4618      	mov	r0, r3
 80083d2:	f7fe f943 	bl	800665c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80083dc:	f003 0304 	and.w	r3, r3, #4
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d005      	beq.n	80083f0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80083e4:	683a      	ldr	r2, [r7, #0]
 80083e6:	6879      	ldr	r1, [r7, #4]
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f7ff ffc3 	bl	8008374 <prvReloadTimer>
 80083ee:	e008      	b.n	8008402 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80083f6:	f023 0301 	bic.w	r3, r3, #1
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6a1b      	ldr	r3, [r3, #32]
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	4798      	blx	r3
    }
 800840a:	bf00      	nop
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20004940 	.word	0x20004940

08008418 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008420:	f107 0308 	add.w	r3, r7, #8
 8008424:	4618      	mov	r0, r3
 8008426:	f000 f859 	bl	80084dc <prvGetNextExpireTime>
 800842a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	4619      	mov	r1, r3
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f000 f805 	bl	8008440 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8008436:	f000 f8d7 	bl	80085e8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800843a:	bf00      	nop
 800843c:	e7f0      	b.n	8008420 <prvTimerTask+0x8>
	...

08008440 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800844a:	f7ff f8ad 	bl	80075a8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800844e:	f107 0308 	add.w	r3, r7, #8
 8008452:	4618      	mov	r0, r3
 8008454:	f000 f866 	bl	8008524 <prvSampleTimeNow>
 8008458:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d130      	bne.n	80084c2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10a      	bne.n	800847c <prvProcessTimerOrBlockTask+0x3c>
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	429a      	cmp	r2, r3
 800846c:	d806      	bhi.n	800847c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800846e:	f7ff f8a9 	bl	80075c4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008472:	68f9      	ldr	r1, [r7, #12]
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7ff ff9f 	bl	80083b8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800847a:	e024      	b.n	80084c6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d008      	beq.n	8008494 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008482:	4b13      	ldr	r3, [pc, #76]	@ (80084d0 <prvProcessTimerOrBlockTask+0x90>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d101      	bne.n	8008490 <prvProcessTimerOrBlockTask+0x50>
 800848c:	2301      	movs	r3, #1
 800848e:	e000      	b.n	8008492 <prvProcessTimerOrBlockTask+0x52>
 8008490:	2300      	movs	r3, #0
 8008492:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008494:	4b0f      	ldr	r3, [pc, #60]	@ (80084d4 <prvProcessTimerOrBlockTask+0x94>)
 8008496:	6818      	ldr	r0, [r3, #0]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	4619      	mov	r1, r3
 80084a2:	f7fe fd5f 	bl	8006f64 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80084a6:	f7ff f88d 	bl	80075c4 <xTaskResumeAll>
 80084aa:	4603      	mov	r3, r0
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d10a      	bne.n	80084c6 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80084b0:	4b09      	ldr	r3, [pc, #36]	@ (80084d8 <prvProcessTimerOrBlockTask+0x98>)
 80084b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084b6:	601a      	str	r2, [r3, #0]
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	f3bf 8f6f 	isb	sy
    }
 80084c0:	e001      	b.n	80084c6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80084c2:	f7ff f87f 	bl	80075c4 <xTaskResumeAll>
    }
 80084c6:	bf00      	nop
 80084c8:	3710      	adds	r7, #16
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	20004944 	.word	0x20004944
 80084d4:	20004948 	.word	0x20004948
 80084d8:	e000ed04 	.word	0xe000ed04

080084dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80084e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008520 <prvGetNextExpireTime+0x44>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d101      	bne.n	80084f2 <prvGetNextExpireTime+0x16>
 80084ee:	2201      	movs	r2, #1
 80084f0:	e000      	b.n	80084f4 <prvGetNextExpireTime+0x18>
 80084f2:	2200      	movs	r2, #0
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d105      	bne.n	800850c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008500:	4b07      	ldr	r3, [pc, #28]	@ (8008520 <prvGetNextExpireTime+0x44>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	60fb      	str	r3, [r7, #12]
 800850a:	e001      	b.n	8008510 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8008510:	68fb      	ldr	r3, [r7, #12]
    }
 8008512:	4618      	mov	r0, r3
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	20004940 	.word	0x20004940

08008524 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800852c:	f7ff f952 	bl	80077d4 <xTaskGetTickCount>
 8008530:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8008532:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <prvSampleTimeNow+0x3c>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	68fa      	ldr	r2, [r7, #12]
 8008538:	429a      	cmp	r2, r3
 800853a:	d205      	bcs.n	8008548 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800853c:	f000 f938 	bl	80087b0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	601a      	str	r2, [r3, #0]
 8008546:	e002      	b.n	800854e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800854e:	4a04      	ldr	r2, [pc, #16]	@ (8008560 <prvSampleTimeNow+0x3c>)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8008554:	68fb      	ldr	r3, [r7, #12]
    }
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	20004950 	.word	0x20004950

08008564 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
 8008570:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8008572:	2300      	movs	r3, #0
 8008574:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	68ba      	ldr	r2, [r7, #8]
 800857a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8008582:	68ba      	ldr	r2, [r7, #8]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	429a      	cmp	r2, r3
 8008588:	d812      	bhi.n	80085b0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	1ad2      	subs	r2, r2, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	699b      	ldr	r3, [r3, #24]
 8008594:	429a      	cmp	r2, r3
 8008596:	d302      	bcc.n	800859e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8008598:	2301      	movs	r3, #1
 800859a:	617b      	str	r3, [r7, #20]
 800859c:	e01b      	b.n	80085d6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800859e:	4b10      	ldr	r3, [pc, #64]	@ (80085e0 <prvInsertTimerInActiveList+0x7c>)
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	3304      	adds	r3, #4
 80085a6:	4619      	mov	r1, r3
 80085a8:	4610      	mov	r0, r2
 80085aa:	f7fe f81e 	bl	80065ea <vListInsert>
 80085ae:	e012      	b.n	80085d6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d206      	bcs.n	80085c6 <prvInsertTimerInActiveList+0x62>
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d302      	bcc.n	80085c6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80085c0:	2301      	movs	r3, #1
 80085c2:	617b      	str	r3, [r7, #20]
 80085c4:	e007      	b.n	80085d6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80085c6:	4b07      	ldr	r3, [pc, #28]	@ (80085e4 <prvInsertTimerInActiveList+0x80>)
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	3304      	adds	r3, #4
 80085ce:	4619      	mov	r1, r3
 80085d0:	4610      	mov	r0, r2
 80085d2:	f7fe f80a 	bl	80065ea <vListInsert>
            }
        }

        return xProcessTimerNow;
 80085d6:	697b      	ldr	r3, [r7, #20]
    }
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	20004944 	.word	0x20004944
 80085e4:	20004940 	.word	0x20004940

080085e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b08a      	sub	sp, #40	@ 0x28
 80085ec:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 80085ee:	1d3b      	adds	r3, r7, #4
 80085f0:	2200      	movs	r2, #0
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	605a      	str	r2, [r3, #4]
 80085f6:	609a      	str	r2, [r3, #8]
 80085f8:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80085fa:	e0c7      	b.n	800878c <prvProcessReceivedCommands+0x1a4>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	da19      	bge.n	8008636 <prvProcessReceivedCommands+0x4e>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008602:	1d3b      	adds	r3, r7, #4
 8008604:	3304      	adds	r3, #4
 8008606:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8008608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10b      	bne.n	8008626 <prvProcessReceivedCommands+0x3e>
    __asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	61bb      	str	r3, [r7, #24]
}
 8008620:	bf00      	nop
 8008622:	bf00      	nop
 8008624:	e7fd      	b.n	8008622 <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800862c:	6850      	ldr	r0, [r2, #4]
 800862e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008630:	6892      	ldr	r2, [r2, #8]
 8008632:	4611      	mov	r1, r2
 8008634:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2b00      	cmp	r3, #0
 800863a:	f2c0 80a7 	blt.w	800878c <prvProcessReceivedCommands+0x1a4>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8008642:	6a3b      	ldr	r3, [r7, #32]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d004      	beq.n	8008654 <prvProcessReceivedCommands+0x6c>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800864a:	6a3b      	ldr	r3, [r7, #32]
 800864c:	3304      	adds	r3, #4
 800864e:	4618      	mov	r0, r3
 8008650:	f7fe f804 	bl	800665c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008654:	463b      	mov	r3, r7
 8008656:	4618      	mov	r0, r3
 8008658:	f7ff ff64 	bl	8008524 <prvSampleTimeNow>
 800865c:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	3b01      	subs	r3, #1
 8008662:	2b08      	cmp	r3, #8
 8008664:	f200 808f 	bhi.w	8008786 <prvProcessReceivedCommands+0x19e>
 8008668:	a201      	add	r2, pc, #4	@ (adr r2, 8008670 <prvProcessReceivedCommands+0x88>)
 800866a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866e:	bf00      	nop
 8008670:	08008695 	.word	0x08008695
 8008674:	08008695 	.word	0x08008695
 8008678:	080086fd 	.word	0x080086fd
 800867c:	08008711 	.word	0x08008711
 8008680:	0800875d 	.word	0x0800875d
 8008684:	08008695 	.word	0x08008695
 8008688:	08008695 	.word	0x08008695
 800868c:	080086fd 	.word	0x080086fd
 8008690:	08008711 	.word	0x08008711
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8008694:	6a3b      	ldr	r3, [r7, #32]
 8008696:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800869a:	f043 0301 	orr.w	r3, r3, #1
 800869e:	b2da      	uxtb	r2, r3
 80086a0:	6a3b      	ldr	r3, [r7, #32]
 80086a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80086a6:	68ba      	ldr	r2, [r7, #8]
 80086a8:	6a3b      	ldr	r3, [r7, #32]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	18d1      	adds	r1, r2, r3
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	69fa      	ldr	r2, [r7, #28]
 80086b2:	6a38      	ldr	r0, [r7, #32]
 80086b4:	f7ff ff56 	bl	8008564 <prvInsertTimerInActiveList>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d065      	beq.n	800878a <prvProcessReceivedCommands+0x1a2>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80086be:	6a3b      	ldr	r3, [r7, #32]
 80086c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80086c4:	f003 0304 	and.w	r3, r3, #4
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d009      	beq.n	80086e0 <prvProcessReceivedCommands+0xf8>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	6a3b      	ldr	r3, [r7, #32]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	4413      	add	r3, r2
 80086d4:	69fa      	ldr	r2, [r7, #28]
 80086d6:	4619      	mov	r1, r3
 80086d8:	6a38      	ldr	r0, [r7, #32]
 80086da:	f7ff fe4b 	bl	8008374 <prvReloadTimer>
 80086de:	e008      	b.n	80086f2 <prvProcessReceivedCommands+0x10a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80086e0:	6a3b      	ldr	r3, [r7, #32]
 80086e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80086e6:	f023 0301 	bic.w	r3, r3, #1
 80086ea:	b2da      	uxtb	r2, r3
 80086ec:	6a3b      	ldr	r3, [r7, #32]
 80086ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086f2:	6a3b      	ldr	r3, [r7, #32]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	6a38      	ldr	r0, [r7, #32]
 80086f8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80086fa:	e046      	b.n	800878a <prvProcessReceivedCommands+0x1a2>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008702:	f023 0301 	bic.w	r3, r3, #1
 8008706:	b2da      	uxtb	r2, r3
 8008708:	6a3b      	ldr	r3, [r7, #32]
 800870a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 800870e:	e03d      	b.n	800878c <prvProcessReceivedCommands+0x1a4>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8008710:	6a3b      	ldr	r3, [r7, #32]
 8008712:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008716:	f043 0301 	orr.w	r3, r3, #1
 800871a:	b2da      	uxtb	r2, r3
 800871c:	6a3b      	ldr	r3, [r7, #32]
 800871e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	6a3b      	ldr	r3, [r7, #32]
 8008726:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008728:	6a3b      	ldr	r3, [r7, #32]
 800872a:	699b      	ldr	r3, [r3, #24]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10b      	bne.n	8008748 <prvProcessReceivedCommands+0x160>
    __asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	617b      	str	r3, [r7, #20]
}
 8008742:	bf00      	nop
 8008744:	bf00      	nop
 8008746:	e7fd      	b.n	8008744 <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008748:	6a3b      	ldr	r3, [r7, #32]
 800874a:	699a      	ldr	r2, [r3, #24]
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	18d1      	adds	r1, r2, r3
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	69fa      	ldr	r2, [r7, #28]
 8008754:	6a38      	ldr	r0, [r7, #32]
 8008756:	f7ff ff05 	bl	8008564 <prvInsertTimerInActiveList>
                        break;
 800875a:	e017      	b.n	800878c <prvProcessReceivedCommands+0x1a4>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008762:	f003 0302 	and.w	r3, r3, #2
 8008766:	2b00      	cmp	r3, #0
 8008768:	d103      	bne.n	8008772 <prvProcessReceivedCommands+0x18a>
                            {
                                vPortFree( pxTimer );
 800876a:	6a38      	ldr	r0, [r7, #32]
 800876c:	f000 fc10 	bl	8008f90 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008770:	e00c      	b.n	800878c <prvProcessReceivedCommands+0x1a4>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008772:	6a3b      	ldr	r3, [r7, #32]
 8008774:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008778:	f023 0301 	bic.w	r3, r3, #1
 800877c:	b2da      	uxtb	r2, r3
 800877e:	6a3b      	ldr	r3, [r7, #32]
 8008780:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8008784:	e002      	b.n	800878c <prvProcessReceivedCommands+0x1a4>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008786:	bf00      	nop
 8008788:	e000      	b.n	800878c <prvProcessReceivedCommands+0x1a4>
                        break;
 800878a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800878c:	4b07      	ldr	r3, [pc, #28]	@ (80087ac <prvProcessReceivedCommands+0x1c4>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	1d39      	adds	r1, r7, #4
 8008792:	2200      	movs	r2, #0
 8008794:	4618      	mov	r0, r3
 8008796:	f7fe f9f3 	bl	8006b80 <xQueueReceive>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	f47f af2d 	bne.w	80085fc <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 80087a2:	bf00      	nop
 80087a4:	bf00      	nop
 80087a6:	3728      	adds	r7, #40	@ 0x28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	20004948 	.word	0x20004948

080087b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087b6:	e009      	b.n	80087cc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087b8:	4b0e      	ldr	r3, [pc, #56]	@ (80087f4 <prvSwitchTimerLists+0x44>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80087c2:	f04f 31ff 	mov.w	r1, #4294967295
 80087c6:	6838      	ldr	r0, [r7, #0]
 80087c8:	f7ff fdf6 	bl	80083b8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087cc:	4b09      	ldr	r3, [pc, #36]	@ (80087f4 <prvSwitchTimerLists+0x44>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1f0      	bne.n	80087b8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80087d6:	4b07      	ldr	r3, [pc, #28]	@ (80087f4 <prvSwitchTimerLists+0x44>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80087dc:	4b06      	ldr	r3, [pc, #24]	@ (80087f8 <prvSwitchTimerLists+0x48>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a04      	ldr	r2, [pc, #16]	@ (80087f4 <prvSwitchTimerLists+0x44>)
 80087e2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80087e4:	4a04      	ldr	r2, [pc, #16]	@ (80087f8 <prvSwitchTimerLists+0x48>)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6013      	str	r3, [r2, #0]
    }
 80087ea:	bf00      	nop
 80087ec:	3708      	adds	r7, #8
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	20004940 	.word	0x20004940
 80087f8:	20004944 	.word	0x20004944

080087fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8008802:	f000 f9af 	bl	8008b64 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008806:	4b10      	ldr	r3, [pc, #64]	@ (8008848 <prvCheckForValidListAndQueue+0x4c>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d116      	bne.n	800883c <prvCheckForValidListAndQueue+0x40>
            {
                vListInitialise( &xActiveTimerList1 );
 800880e:	480f      	ldr	r0, [pc, #60]	@ (800884c <prvCheckForValidListAndQueue+0x50>)
 8008810:	f7fd febe 	bl	8006590 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008814:	480e      	ldr	r0, [pc, #56]	@ (8008850 <prvCheckForValidListAndQueue+0x54>)
 8008816:	f7fd febb 	bl	8006590 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800881a:	4b0e      	ldr	r3, [pc, #56]	@ (8008854 <prvCheckForValidListAndQueue+0x58>)
 800881c:	4a0b      	ldr	r2, [pc, #44]	@ (800884c <prvCheckForValidListAndQueue+0x50>)
 800881e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008820:	4b0d      	ldr	r3, [pc, #52]	@ (8008858 <prvCheckForValidListAndQueue+0x5c>)
 8008822:	4a0b      	ldr	r2, [pc, #44]	@ (8008850 <prvCheckForValidListAndQueue+0x54>)
 8008824:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008826:	2300      	movs	r3, #0
 8008828:	9300      	str	r3, [sp, #0]
 800882a:	4b0c      	ldr	r3, [pc, #48]	@ (800885c <prvCheckForValidListAndQueue+0x60>)
 800882c:	4a0c      	ldr	r2, [pc, #48]	@ (8008860 <prvCheckForValidListAndQueue+0x64>)
 800882e:	2110      	movs	r1, #16
 8008830:	2014      	movs	r0, #20
 8008832:	f7fd ffcf 	bl	80067d4 <xQueueGenericCreateStatic>
 8008836:	4603      	mov	r3, r0
 8008838:	4a03      	ldr	r2, [pc, #12]	@ (8008848 <prvCheckForValidListAndQueue+0x4c>)
 800883a:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800883c:	f000 f9c4 	bl	8008bc8 <vPortExitCritical>
    }
 8008840:	bf00      	nop
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	20004948 	.word	0x20004948
 800884c:	20004918 	.word	0x20004918
 8008850:	2000492c 	.word	0x2000492c
 8008854:	20004940 	.word	0x20004940
 8008858:	20004944 	.word	0x20004944
 800885c:	20004a94 	.word	0x20004a94
 8008860:	20004954 	.word	0x20004954

08008864 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	3b04      	subs	r3, #4
 8008874:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800887c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	3b04      	subs	r3, #4
 8008882:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	f023 0201 	bic.w	r2, r3, #1
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	3b04      	subs	r3, #4
 8008892:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8008894:	4a0c      	ldr	r2, [pc, #48]	@ (80088c8 <pxPortInitialiseStack+0x64>)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	3b14      	subs	r3, #20
 800889e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	3b04      	subs	r3, #4
 80088aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f06f 0202 	mvn.w	r2, #2
 80088b2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	3b20      	subs	r3, #32
 80088b8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80088ba:	68fb      	ldr	r3, [r7, #12]
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr
 80088c8:	080088cd 	.word	0x080088cd

080088cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80088d2:	2300      	movs	r3, #0
 80088d4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80088d6:	4b13      	ldr	r3, [pc, #76]	@ (8008924 <prvTaskExitError+0x58>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088de:	d00b      	beq.n	80088f8 <prvTaskExitError+0x2c>
    __asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	60fb      	str	r3, [r7, #12]
}
 80088f2:	bf00      	nop
 80088f4:	bf00      	nop
 80088f6:	e7fd      	b.n	80088f4 <prvTaskExitError+0x28>
    __asm volatile
 80088f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fc:	f383 8811 	msr	BASEPRI, r3
 8008900:	f3bf 8f6f 	isb	sy
 8008904:	f3bf 8f4f 	dsb	sy
 8008908:	60bb      	str	r3, [r7, #8]
}
 800890a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800890c:	bf00      	nop
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d0fc      	beq.n	800890e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008914:	bf00      	nop
 8008916:	bf00      	nop
 8008918:	3714      	adds	r7, #20
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	2000000c 	.word	0x2000000c
	...

08008930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008930:	4b07      	ldr	r3, [pc, #28]	@ (8008950 <pxCurrentTCBConst2>)
 8008932:	6819      	ldr	r1, [r3, #0]
 8008934:	6808      	ldr	r0, [r1, #0]
 8008936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800893a:	f380 8809 	msr	PSP, r0
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f04f 0000 	mov.w	r0, #0
 8008946:	f380 8811 	msr	BASEPRI, r0
 800894a:	4770      	bx	lr
 800894c:	f3af 8000 	nop.w

08008950 <pxCurrentTCBConst2>:
 8008950:	200045f8 	.word	0x200045f8
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop

08008958 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008958:	4808      	ldr	r0, [pc, #32]	@ (800897c <prvPortStartFirstTask+0x24>)
 800895a:	6800      	ldr	r0, [r0, #0]
 800895c:	6800      	ldr	r0, [r0, #0]
 800895e:	f380 8808 	msr	MSP, r0
 8008962:	f04f 0000 	mov.w	r0, #0
 8008966:	f380 8814 	msr	CONTROL, r0
 800896a:	b662      	cpsie	i
 800896c:	b661      	cpsie	f
 800896e:	f3bf 8f4f 	dsb	sy
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	df00      	svc	0
 8008978:	bf00      	nop
 800897a:	0000      	.short	0x0000
 800897c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8008980:	bf00      	nop
 8008982:	bf00      	nop

08008984 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b08c      	sub	sp, #48	@ 0x30
 8008988:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800898a:	4b69      	ldr	r3, [pc, #420]	@ (8008b30 <xPortStartScheduler+0x1ac>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a69      	ldr	r2, [pc, #420]	@ (8008b34 <xPortStartScheduler+0x1b0>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d10b      	bne.n	80089ac <xPortStartScheduler+0x28>
    __asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	623b      	str	r3, [r7, #32]
}
 80089a6:	bf00      	nop
 80089a8:	bf00      	nop
 80089aa:	e7fd      	b.n	80089a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80089ac:	4b60      	ldr	r3, [pc, #384]	@ (8008b30 <xPortStartScheduler+0x1ac>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a61      	ldr	r2, [pc, #388]	@ (8008b38 <xPortStartScheduler+0x1b4>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d10b      	bne.n	80089ce <xPortStartScheduler+0x4a>
    __asm volatile
 80089b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ba:	f383 8811 	msr	BASEPRI, r3
 80089be:	f3bf 8f6f 	isb	sy
 80089c2:	f3bf 8f4f 	dsb	sy
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80089c8:	bf00      	nop
 80089ca:	bf00      	nop
 80089cc:	e7fd      	b.n	80089ca <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80089ce:	4b5b      	ldr	r3, [pc, #364]	@ (8008b3c <xPortStartScheduler+0x1b8>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80089d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d6:	332c      	adds	r3, #44	@ 0x2c
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a59      	ldr	r2, [pc, #356]	@ (8008b40 <xPortStartScheduler+0x1bc>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d00b      	beq.n	80089f8 <xPortStartScheduler+0x74>
    __asm volatile
 80089e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e4:	f383 8811 	msr	BASEPRI, r3
 80089e8:	f3bf 8f6f 	isb	sy
 80089ec:	f3bf 8f4f 	dsb	sy
 80089f0:	61fb      	str	r3, [r7, #28]
}
 80089f2:	bf00      	nop
 80089f4:	bf00      	nop
 80089f6:	e7fd      	b.n	80089f4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80089f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089fa:	3338      	adds	r3, #56	@ 0x38
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a51      	ldr	r2, [pc, #324]	@ (8008b44 <xPortStartScheduler+0x1c0>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d00b      	beq.n	8008a1c <xPortStartScheduler+0x98>
    __asm volatile
 8008a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a08:	f383 8811 	msr	BASEPRI, r3
 8008a0c:	f3bf 8f6f 	isb	sy
 8008a10:	f3bf 8f4f 	dsb	sy
 8008a14:	61bb      	str	r3, [r7, #24]
}
 8008a16:	bf00      	nop
 8008a18:	bf00      	nop
 8008a1a:	e7fd      	b.n	8008a18 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008a20:	4b49      	ldr	r3, [pc, #292]	@ (8008b48 <xPortStartScheduler+0x1c4>)
 8008a22:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8008a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2e:	22ff      	movs	r2, #255	@ 0xff
 8008a30:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a3a:	79fb      	ldrb	r3, [r7, #7]
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	4b41      	ldr	r3, [pc, #260]	@ (8008b4c <xPortStartScheduler+0x1c8>)
 8008a46:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8008a48:	4b40      	ldr	r3, [pc, #256]	@ (8008b4c <xPortStartScheduler+0x1c8>)
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10b      	bne.n	8008a68 <xPortStartScheduler+0xe4>
    __asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	617b      	str	r3, [r7, #20]
}
 8008a62:	bf00      	nop
 8008a64:	bf00      	nop
 8008a66:	e7fd      	b.n	8008a64 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8008a68:	79fb      	ldrb	r3, [r7, #7]
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	43db      	mvns	r3, r3
 8008a6e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d013      	beq.n	8008a9e <xPortStartScheduler+0x11a>
    __asm volatile
 8008a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7a:	f383 8811 	msr	BASEPRI, r3
 8008a7e:	f3bf 8f6f 	isb	sy
 8008a82:	f3bf 8f4f 	dsb	sy
 8008a86:	613b      	str	r3, [r7, #16]
}
 8008a88:	bf00      	nop
 8008a8a:	bf00      	nop
 8008a8c:	e7fd      	b.n	8008a8a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	3301      	adds	r3, #1
 8008a92:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a94:	79fb      	ldrb	r3, [r7, #7]
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	005b      	lsls	r3, r3, #1
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a9e:	79fb      	ldrb	r3, [r7, #7]
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008aa6:	2b80      	cmp	r3, #128	@ 0x80
 8008aa8:	d0f1      	beq.n	8008a8e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	2b08      	cmp	r3, #8
 8008aae:	d103      	bne.n	8008ab8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8008ab0:	4b27      	ldr	r3, [pc, #156]	@ (8008b50 <xPortStartScheduler+0x1cc>)
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	601a      	str	r2, [r3, #0]
 8008ab6:	e004      	b.n	8008ac2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	f1c3 0307 	rsb	r3, r3, #7
 8008abe:	4a24      	ldr	r2, [pc, #144]	@ (8008b50 <xPortStartScheduler+0x1cc>)
 8008ac0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ac2:	4b23      	ldr	r3, [pc, #140]	@ (8008b50 <xPortStartScheduler+0x1cc>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	021b      	lsls	r3, r3, #8
 8008ac8:	4a21      	ldr	r2, [pc, #132]	@ (8008b50 <xPortStartScheduler+0x1cc>)
 8008aca:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008acc:	4b20      	ldr	r3, [pc, #128]	@ (8008b50 <xPortStartScheduler+0x1cc>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ad4:	4a1e      	ldr	r2, [pc, #120]	@ (8008b50 <xPortStartScheduler+0x1cc>)
 8008ad6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8008ad8:	7bfb      	ldrb	r3, [r7, #15]
 8008ada:	b2da      	uxtb	r2, r3
 8008adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ade:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8008b54 <xPortStartScheduler+0x1d0>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8008b54 <xPortStartScheduler+0x1d0>)
 8008ae6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aea:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008aec:	4b19      	ldr	r3, [pc, #100]	@ (8008b54 <xPortStartScheduler+0x1d0>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a18      	ldr	r2, [pc, #96]	@ (8008b54 <xPortStartScheduler+0x1d0>)
 8008af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008af6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8008af8:	4b17      	ldr	r3, [pc, #92]	@ (8008b58 <xPortStartScheduler+0x1d4>)
 8008afa:	2200      	movs	r2, #0
 8008afc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008afe:	f000 f8e5 	bl	8008ccc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008b02:	4b16      	ldr	r3, [pc, #88]	@ (8008b5c <xPortStartScheduler+0x1d8>)
 8008b04:	2200      	movs	r2, #0
 8008b06:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008b08:	f000 f904 	bl	8008d14 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008b0c:	4b14      	ldr	r3, [pc, #80]	@ (8008b60 <xPortStartScheduler+0x1dc>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a13      	ldr	r2, [pc, #76]	@ (8008b60 <xPortStartScheduler+0x1dc>)
 8008b12:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008b16:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008b18:	f7ff ff1e 	bl	8008958 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008b1c:	f7fe ff84 	bl	8007a28 <vTaskSwitchContext>
    prvTaskExitError();
 8008b20:	f7ff fed4 	bl	80088cc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008b24:	2300      	movs	r3, #0
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3730      	adds	r7, #48	@ 0x30
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	e000ed00 	.word	0xe000ed00
 8008b34:	410fc271 	.word	0x410fc271
 8008b38:	410fc270 	.word	0x410fc270
 8008b3c:	e000ed08 	.word	0xe000ed08
 8008b40:	08008931 	.word	0x08008931
 8008b44:	08008c21 	.word	0x08008c21
 8008b48:	e000e400 	.word	0xe000e400
 8008b4c:	20004adc 	.word	0x20004adc
 8008b50:	20004ae0 	.word	0x20004ae0
 8008b54:	e000ed20 	.word	0xe000ed20
 8008b58:	e000ed1c 	.word	0xe000ed1c
 8008b5c:	2000000c 	.word	0x2000000c
 8008b60:	e000ef34 	.word	0xe000ef34

08008b64 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
    __asm volatile
 8008b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6e:	f383 8811 	msr	BASEPRI, r3
 8008b72:	f3bf 8f6f 	isb	sy
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	607b      	str	r3, [r7, #4]
}
 8008b7c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008b7e:	4b10      	ldr	r3, [pc, #64]	@ (8008bc0 <vPortEnterCritical+0x5c>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	3301      	adds	r3, #1
 8008b84:	4a0e      	ldr	r2, [pc, #56]	@ (8008bc0 <vPortEnterCritical+0x5c>)
 8008b86:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8008b88:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc0 <vPortEnterCritical+0x5c>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d110      	bne.n	8008bb2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b90:	4b0c      	ldr	r3, [pc, #48]	@ (8008bc4 <vPortEnterCritical+0x60>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00b      	beq.n	8008bb2 <vPortEnterCritical+0x4e>
    __asm volatile
 8008b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b9e:	f383 8811 	msr	BASEPRI, r3
 8008ba2:	f3bf 8f6f 	isb	sy
 8008ba6:	f3bf 8f4f 	dsb	sy
 8008baa:	603b      	str	r3, [r7, #0]
}
 8008bac:	bf00      	nop
 8008bae:	bf00      	nop
 8008bb0:	e7fd      	b.n	8008bae <vPortEnterCritical+0x4a>
    }
}
 8008bb2:	bf00      	nop
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	2000000c 	.word	0x2000000c
 8008bc4:	e000ed04 	.word	0xe000ed04

08008bc8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008bce:	4b12      	ldr	r3, [pc, #72]	@ (8008c18 <vPortExitCritical+0x50>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10b      	bne.n	8008bee <vPortExitCritical+0x26>
    __asm volatile
 8008bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bda:	f383 8811 	msr	BASEPRI, r3
 8008bde:	f3bf 8f6f 	isb	sy
 8008be2:	f3bf 8f4f 	dsb	sy
 8008be6:	607b      	str	r3, [r7, #4]
}
 8008be8:	bf00      	nop
 8008bea:	bf00      	nop
 8008bec:	e7fd      	b.n	8008bea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8008bee:	4b0a      	ldr	r3, [pc, #40]	@ (8008c18 <vPortExitCritical+0x50>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	4a08      	ldr	r2, [pc, #32]	@ (8008c18 <vPortExitCritical+0x50>)
 8008bf6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008bf8:	4b07      	ldr	r3, [pc, #28]	@ (8008c18 <vPortExitCritical+0x50>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d105      	bne.n	8008c0c <vPortExitCritical+0x44>
 8008c00:	2300      	movs	r3, #0
 8008c02:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8008c0a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr
 8008c18:	2000000c 	.word	0x2000000c
 8008c1c:	00000000 	.word	0x00000000

08008c20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008c20:	f3ef 8009 	mrs	r0, PSP
 8008c24:	f3bf 8f6f 	isb	sy
 8008c28:	4b15      	ldr	r3, [pc, #84]	@ (8008c80 <pxCurrentTCBConst>)
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	f01e 0f10 	tst.w	lr, #16
 8008c30:	bf08      	it	eq
 8008c32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008c36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3a:	6010      	str	r0, [r2, #0]
 8008c3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008c40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008c44:	f380 8811 	msr	BASEPRI, r0
 8008c48:	f3bf 8f4f 	dsb	sy
 8008c4c:	f3bf 8f6f 	isb	sy
 8008c50:	f7fe feea 	bl	8007a28 <vTaskSwitchContext>
 8008c54:	f04f 0000 	mov.w	r0, #0
 8008c58:	f380 8811 	msr	BASEPRI, r0
 8008c5c:	bc09      	pop	{r0, r3}
 8008c5e:	6819      	ldr	r1, [r3, #0]
 8008c60:	6808      	ldr	r0, [r1, #0]
 8008c62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c66:	f01e 0f10 	tst.w	lr, #16
 8008c6a:	bf08      	it	eq
 8008c6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008c70:	f380 8809 	msr	PSP, r0
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	f3af 8000 	nop.w

08008c80 <pxCurrentTCBConst>:
 8008c80:	200045f8 	.word	0x200045f8
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008c84:	bf00      	nop
 8008c86:	bf00      	nop

08008c88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b082      	sub	sp, #8
 8008c8c:	af00      	add	r7, sp, #0
    __asm volatile
 8008c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c92:	f383 8811 	msr	BASEPRI, r3
 8008c96:	f3bf 8f6f 	isb	sy
 8008c9a:	f3bf 8f4f 	dsb	sy
 8008c9e:	607b      	str	r3, [r7, #4]
}
 8008ca0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008ca2:	f7fe fda7 	bl	80077f4 <xTaskIncrementTick>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d003      	beq.n	8008cb4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008cac:	4b06      	ldr	r3, [pc, #24]	@ (8008cc8 <SysTick_Handler+0x40>)
 8008cae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cb2:	601a      	str	r2, [r3, #0]
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	f383 8811 	msr	BASEPRI, r3
}
 8008cbe:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8008cc0:	bf00      	nop
 8008cc2:	3708      	adds	r7, #8
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	e000ed04 	.word	0xe000ed04

08008ccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8008ccc:	b480      	push	{r7}
 8008cce:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d00 <vPortSetupTimerInterrupt+0x34>)
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8008d04 <vPortSetupTimerInterrupt+0x38>)
 8008cd8:	2200      	movs	r2, #0
 8008cda:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8008d08 <vPortSetupTimerInterrupt+0x3c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8008d0c <vPortSetupTimerInterrupt+0x40>)
 8008ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ce6:	099b      	lsrs	r3, r3, #6
 8008ce8:	4a09      	ldr	r2, [pc, #36]	@ (8008d10 <vPortSetupTimerInterrupt+0x44>)
 8008cea:	3b01      	subs	r3, #1
 8008cec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008cee:	4b04      	ldr	r3, [pc, #16]	@ (8008d00 <vPortSetupTimerInterrupt+0x34>)
 8008cf0:	2207      	movs	r2, #7
 8008cf2:	601a      	str	r2, [r3, #0]
}
 8008cf4:	bf00      	nop
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	e000e010 	.word	0xe000e010
 8008d04:	e000e018 	.word	0xe000e018
 8008d08:	20000000 	.word	0x20000000
 8008d0c:	10624dd3 	.word	0x10624dd3
 8008d10:	e000e014 	.word	0xe000e014

08008d14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008d14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008d24 <vPortEnableVFP+0x10>
 8008d18:	6801      	ldr	r1, [r0, #0]
 8008d1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008d1e:	6001      	str	r1, [r0, #0]
 8008d20:	4770      	bx	lr
 8008d22:	0000      	.short	0x0000
 8008d24:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8008d28:	bf00      	nop
 8008d2a:	bf00      	nop

08008d2c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b08e      	sub	sp, #56	@ 0x38
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008d34:	2300      	movs	r3, #0
 8008d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d022      	beq.n	8008d84 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8008d3e:	2308      	movs	r3, #8
 8008d40:	43db      	mvns	r3, r3
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d81b      	bhi.n	8008d80 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8008d48:	2208      	movs	r2, #8
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f003 0307 	and.w	r3, r3, #7
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d014      	beq.n	8008d84 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f003 0307 	and.w	r3, r3, #7
 8008d60:	f1c3 0308 	rsb	r3, r3, #8
 8008d64:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8008d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d68:	43db      	mvns	r3, r3
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d804      	bhi.n	8008d7a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d74:	4413      	add	r3, r2
 8008d76:	607b      	str	r3, [r7, #4]
 8008d78:	e004      	b.n	8008d84 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	607b      	str	r3, [r7, #4]
 8008d7e:	e001      	b.n	8008d84 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8008d84:	f7fe fc10 	bl	80075a8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8008d88:	4b7a      	ldr	r3, [pc, #488]	@ (8008f74 <pvPortMalloc+0x248>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d101      	bne.n	8008d94 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8008d90:	f000 f980 	bl	8009094 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f2c0 80d3 	blt.w	8008f42 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f000 80cf 	beq.w	8008f42 <pvPortMalloc+0x216>
 8008da4:	4b74      	ldr	r3, [pc, #464]	@ (8008f78 <pvPortMalloc+0x24c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	f200 80c9 	bhi.w	8008f42 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008db0:	4b72      	ldr	r3, [pc, #456]	@ (8008f7c <pvPortMalloc+0x250>)
 8008db2:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8008db4:	4b71      	ldr	r3, [pc, #452]	@ (8008f7c <pvPortMalloc+0x250>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8008dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dbc:	4a70      	ldr	r2, [pc, #448]	@ (8008f80 <pvPortMalloc+0x254>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d305      	bcc.n	8008dce <pvPortMalloc+0xa2>
 8008dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc4:	4a6f      	ldr	r2, [pc, #444]	@ (8008f84 <pvPortMalloc+0x258>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d801      	bhi.n	8008dce <pvPortMalloc+0xa2>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e000      	b.n	8008dd0 <pvPortMalloc+0xa4>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d129      	bne.n	8008e28 <pvPortMalloc+0xfc>
    __asm volatile
 8008dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	623b      	str	r3, [r7, #32]
}
 8008de6:	bf00      	nop
 8008de8:	bf00      	nop
 8008dea:	e7fd      	b.n	8008de8 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8008dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dee:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8008df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8008df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008df8:	4a61      	ldr	r2, [pc, #388]	@ (8008f80 <pvPortMalloc+0x254>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d305      	bcc.n	8008e0a <pvPortMalloc+0xde>
 8008dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e00:	4a60      	ldr	r2, [pc, #384]	@ (8008f84 <pvPortMalloc+0x258>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d801      	bhi.n	8008e0a <pvPortMalloc+0xde>
 8008e06:	2301      	movs	r3, #1
 8008e08:	e000      	b.n	8008e0c <pvPortMalloc+0xe0>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d10b      	bne.n	8008e28 <pvPortMalloc+0xfc>
    __asm volatile
 8008e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	61fb      	str	r3, [r7, #28]
}
 8008e22:	bf00      	nop
 8008e24:	bf00      	nop
 8008e26:	e7fd      	b.n	8008e24 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8008e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d903      	bls.n	8008e3a <pvPortMalloc+0x10e>
 8008e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1d8      	bne.n	8008dec <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008e3a:	4b4e      	ldr	r3, [pc, #312]	@ (8008f74 <pvPortMalloc+0x248>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d07e      	beq.n	8008f42 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8008e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	2208      	movs	r2, #8
 8008e4a:	4413      	add	r3, r2
 8008e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8008e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e50:	4a4b      	ldr	r2, [pc, #300]	@ (8008f80 <pvPortMalloc+0x254>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d305      	bcc.n	8008e62 <pvPortMalloc+0x136>
 8008e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e58:	4a4a      	ldr	r2, [pc, #296]	@ (8008f84 <pvPortMalloc+0x258>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d801      	bhi.n	8008e62 <pvPortMalloc+0x136>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e000      	b.n	8008e64 <pvPortMalloc+0x138>
 8008e62:	2300      	movs	r3, #0
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10b      	bne.n	8008e80 <pvPortMalloc+0x154>
    __asm volatile
 8008e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	61bb      	str	r3, [r7, #24]
}
 8008e7a:	bf00      	nop
 8008e7c:	bf00      	nop
 8008e7e:	e7fd      	b.n	8008e7c <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8008e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d90b      	bls.n	8008eaa <pvPortMalloc+0x17e>
    __asm volatile
 8008e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e96:	f383 8811 	msr	BASEPRI, r3
 8008e9a:	f3bf 8f6f 	isb	sy
 8008e9e:	f3bf 8f4f 	dsb	sy
 8008ea2:	617b      	str	r3, [r7, #20]
}
 8008ea4:	bf00      	nop
 8008ea6:	bf00      	nop
 8008ea8:	e7fd      	b.n	8008ea6 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eac:	685a      	ldr	r2, [r3, #4]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	1ad2      	subs	r2, r2, r3
 8008eb2:	2308      	movs	r3, #8
 8008eb4:	005b      	lsls	r3, r3, #1
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d924      	bls.n	8008f04 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008eba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec4:	f003 0307 	and.w	r3, r3, #7
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00b      	beq.n	8008ee4 <pvPortMalloc+0x1b8>
    __asm volatile
 8008ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed0:	f383 8811 	msr	BASEPRI, r3
 8008ed4:	f3bf 8f6f 	isb	sy
 8008ed8:	f3bf 8f4f 	dsb	sy
 8008edc:	613b      	str	r3, [r7, #16]
}
 8008ede:	bf00      	nop
 8008ee0:	bf00      	nop
 8008ee2:	e7fd      	b.n	8008ee0 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee6:	685a      	ldr	r2, [r3, #4]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	1ad2      	subs	r2, r2, r3
 8008eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eee:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	681a      	ldr	r2, [r3, #0]
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8008efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f02:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f04:	4b1c      	ldr	r3, [pc, #112]	@ (8008f78 <pvPortMalloc+0x24c>)
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	1ad3      	subs	r3, r2, r3
 8008f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8008f78 <pvPortMalloc+0x24c>)
 8008f10:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f12:	4b19      	ldr	r3, [pc, #100]	@ (8008f78 <pvPortMalloc+0x24c>)
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	4b1c      	ldr	r3, [pc, #112]	@ (8008f88 <pvPortMalloc+0x25c>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d203      	bcs.n	8008f26 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008f1e:	4b16      	ldr	r3, [pc, #88]	@ (8008f78 <pvPortMalloc+0x24c>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a19      	ldr	r2, [pc, #100]	@ (8008f88 <pvPortMalloc+0x25c>)
 8008f24:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8008f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f30:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f34:	2200      	movs	r2, #0
 8008f36:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008f38:	4b14      	ldr	r3, [pc, #80]	@ (8008f8c <pvPortMalloc+0x260>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	4a13      	ldr	r2, [pc, #76]	@ (8008f8c <pvPortMalloc+0x260>)
 8008f40:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008f42:	f7fe fb3f 	bl	80075c4 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f48:	f003 0307 	and.w	r3, r3, #7
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00b      	beq.n	8008f68 <pvPortMalloc+0x23c>
    __asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f54:	f383 8811 	msr	BASEPRI, r3
 8008f58:	f3bf 8f6f 	isb	sy
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	60fb      	str	r3, [r7, #12]
}
 8008f62:	bf00      	nop
 8008f64:	bf00      	nop
 8008f66:	e7fd      	b.n	8008f64 <pvPortMalloc+0x238>
    return pvReturn;
 8008f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3738      	adds	r7, #56	@ 0x38
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	200112ec 	.word	0x200112ec
 8008f78:	200112f0 	.word	0x200112f0
 8008f7c:	200112e4 	.word	0x200112e4
 8008f80:	20004ae4 	.word	0x20004ae4
 8008f84:	200112e3 	.word	0x200112e3
 8008f88:	200112f4 	.word	0x200112f4
 8008f8c:	200112f8 	.word	0x200112f8

08008f90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b088      	sub	sp, #32
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d060      	beq.n	8009064 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8008fa2:	2308      	movs	r3, #8
 8008fa4:	425b      	negs	r3, r3
 8008fa6:	69fa      	ldr	r2, [r7, #28]
 8008fa8:	4413      	add	r3, r2
 8008faa:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	4a2e      	ldr	r2, [pc, #184]	@ (800906c <vPortFree+0xdc>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d305      	bcc.n	8008fc4 <vPortFree+0x34>
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	4a2d      	ldr	r2, [pc, #180]	@ (8009070 <vPortFree+0xe0>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d801      	bhi.n	8008fc4 <vPortFree+0x34>
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e000      	b.n	8008fc6 <vPortFree+0x36>
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d10b      	bne.n	8008fe2 <vPortFree+0x52>
    __asm volatile
 8008fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fce:	f383 8811 	msr	BASEPRI, r3
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	f3bf 8f4f 	dsb	sy
 8008fda:	617b      	str	r3, [r7, #20]
}
 8008fdc:	bf00      	nop
 8008fde:	bf00      	nop
 8008fe0:	e7fd      	b.n	8008fde <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	db0b      	blt.n	8009002 <vPortFree+0x72>
    __asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	613b      	str	r3, [r7, #16]
}
 8008ffc:	bf00      	nop
 8008ffe:	bf00      	nop
 8009000:	e7fd      	b.n	8008ffe <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d00b      	beq.n	8009022 <vPortFree+0x92>
    __asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	60fb      	str	r3, [r7, #12]
}
 800901c:	bf00      	nop
 800901e:	bf00      	nop
 8009020:	e7fd      	b.n	800901e <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	2b00      	cmp	r3, #0
 8009028:	da1c      	bge.n	8009064 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800902a:	69bb      	ldr	r3, [r7, #24]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d118      	bne.n	8009064 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800903e:	f7fe fab3 	bl	80075a8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8009042:	69bb      	ldr	r3, [r7, #24]
 8009044:	685a      	ldr	r2, [r3, #4]
 8009046:	4b0b      	ldr	r3, [pc, #44]	@ (8009074 <vPortFree+0xe4>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4413      	add	r3, r2
 800904c:	4a09      	ldr	r2, [pc, #36]	@ (8009074 <vPortFree+0xe4>)
 800904e:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009050:	69b8      	ldr	r0, [r7, #24]
 8009052:	f000 f879 	bl	8009148 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8009056:	4b08      	ldr	r3, [pc, #32]	@ (8009078 <vPortFree+0xe8>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	3301      	adds	r3, #1
 800905c:	4a06      	ldr	r2, [pc, #24]	@ (8009078 <vPortFree+0xe8>)
 800905e:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8009060:	f7fe fab0 	bl	80075c4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8009064:	bf00      	nop
 8009066:	3720      	adds	r7, #32
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	20004ae4 	.word	0x20004ae4
 8009070:	200112e3 	.word	0x200112e3
 8009074:	200112f0 	.word	0x200112f0
 8009078:	200112fc 	.word	0x200112fc

0800907c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800907c:	b480      	push	{r7}
 800907e:	af00      	add	r7, sp, #0
    return xFreeBytesRemaining;
 8009080:	4b03      	ldr	r3, [pc, #12]	@ (8009090 <xPortGetFreeHeapSize+0x14>)
 8009082:	681b      	ldr	r3, [r3, #0]
}
 8009084:	4618      	mov	r0, r3
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	200112f0 	.word	0x200112f0

08009094 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800909a:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800909e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80090a0:	4b24      	ldr	r3, [pc, #144]	@ (8009134 <prvHeapInit+0xa0>)
 80090a2:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f003 0307 	and.w	r3, r3, #7
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00c      	beq.n	80090c8 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	3307      	adds	r3, #7
 80090b2:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f023 0307 	bic.w	r3, r3, #7
 80090ba:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80090bc:	68ba      	ldr	r2, [r7, #8]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	4a1c      	ldr	r2, [pc, #112]	@ (8009134 <prvHeapInit+0xa0>)
 80090c4:	4413      	add	r3, r2
 80090c6:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009138 <prvHeapInit+0xa4>)
 80090cc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80090ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009138 <prvHeapInit+0xa4>)
 80090d0:	2200      	movs	r2, #0
 80090d2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	4413      	add	r3, r2
 80090da:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80090dc:	2208      	movs	r2, #8
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	1a9b      	subs	r3, r3, r2
 80090e2:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f023 0307 	bic.w	r3, r3, #7
 80090ea:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a13      	ldr	r2, [pc, #76]	@ (800913c <prvHeapInit+0xa8>)
 80090f0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80090f2:	4b12      	ldr	r3, [pc, #72]	@ (800913c <prvHeapInit+0xa8>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	2200      	movs	r2, #0
 80090f8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80090fa:	4b10      	ldr	r3, [pc, #64]	@ (800913c <prvHeapInit+0xa8>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2200      	movs	r2, #0
 8009100:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	1ad2      	subs	r2, r2, r3
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8009110:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <prvHeapInit+0xa8>)
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	4a08      	ldr	r2, [pc, #32]	@ (8009140 <prvHeapInit+0xac>)
 800911e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	4a07      	ldr	r2, [pc, #28]	@ (8009144 <prvHeapInit+0xb0>)
 8009126:	6013      	str	r3, [r2, #0]
}
 8009128:	bf00      	nop
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr
 8009134:	20004ae4 	.word	0x20004ae4
 8009138:	200112e4 	.word	0x200112e4
 800913c:	200112ec 	.word	0x200112ec
 8009140:	200112f4 	.word	0x200112f4
 8009144:	200112f0 	.word	0x200112f0

08009148 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8009148:	b480      	push	{r7}
 800914a:	b087      	sub	sp, #28
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8009150:	4b36      	ldr	r3, [pc, #216]	@ (800922c <prvInsertBlockIntoFreeList+0xe4>)
 8009152:	617b      	str	r3, [r7, #20]
 8009154:	e002      	b.n	800915c <prvInsertBlockIntoFreeList+0x14>
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	429a      	cmp	r2, r3
 8009164:	d8f7      	bhi.n	8009156 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	4a30      	ldr	r2, [pc, #192]	@ (800922c <prvInsertBlockIntoFreeList+0xe4>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d018      	beq.n	80091a0 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	4a2f      	ldr	r2, [pc, #188]	@ (8009230 <prvInsertBlockIntoFreeList+0xe8>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d305      	bcc.n	8009182 <prvInsertBlockIntoFreeList+0x3a>
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	4a2e      	ldr	r2, [pc, #184]	@ (8009234 <prvInsertBlockIntoFreeList+0xec>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d801      	bhi.n	8009182 <prvInsertBlockIntoFreeList+0x3a>
 800917e:	2301      	movs	r3, #1
 8009180:	e000      	b.n	8009184 <prvInsertBlockIntoFreeList+0x3c>
 8009182:	2300      	movs	r3, #0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d10b      	bne.n	80091a0 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	60fb      	str	r3, [r7, #12]
}
 800919a:	bf00      	nop
 800919c:	bf00      	nop
 800919e:	e7fd      	b.n	800919c <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	693a      	ldr	r2, [r7, #16]
 80091aa:	4413      	add	r3, r2
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d108      	bne.n	80091c4 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	441a      	add	r2, r3
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	693a      	ldr	r2, [r7, #16]
 80091ce:	441a      	add	r2, r3
 80091d0:	697b      	ldr	r3, [r7, #20]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d118      	bne.n	800920a <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	4b16      	ldr	r3, [pc, #88]	@ (8009238 <prvInsertBlockIntoFreeList+0xf0>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d00d      	beq.n	8009200 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	685a      	ldr	r2, [r3, #4]
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	441a      	add	r2, r3
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	601a      	str	r2, [r3, #0]
 80091fe:	e008      	b.n	8009212 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8009200:	4b0d      	ldr	r3, [pc, #52]	@ (8009238 <prvInsertBlockIntoFreeList+0xf0>)
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	e003      	b.n	8009212 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8009212:	697a      	ldr	r2, [r7, #20]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	429a      	cmp	r2, r3
 8009218:	d002      	beq.n	8009220 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009220:	bf00      	nop
 8009222:	371c      	adds	r7, #28
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	200112e4 	.word	0x200112e4
 8009230:	20004ae4 	.word	0x20004ae4
 8009234:	200112e3 	.word	0x200112e3
 8009238:	200112ec 	.word	0x200112ec

0800923c <mqtt_connect>:
#include "application_config.h"

static mqtt_connection_status_t mqtt_conn_status = MQTT_DISCONNECTED;


mqtt_status_t mqtt_connect(char *thingname, char *host, uint16_t port) {
 800923c:	b580      	push	{r7, lr}
 800923e:	b096      	sub	sp, #88	@ 0x58
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	4613      	mov	r3, r2
 8009248:	80fb      	strh	r3, [r7, #6]
    mqtt_connection_info_t connect_info = {0};
 800924a:	f107 0314 	add.w	r3, r7, #20
 800924e:	2238      	movs	r2, #56	@ 0x38
 8009250:	2100      	movs	r1, #0
 8009252:	4618      	mov	r0, r3
 8009254:	f001 fb30 	bl	800a8b8 <memset>
    esp32_status_t mqtt_status = ESP32_OK;
 8009258:	2300      	movs	r3, #0
 800925a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    /* Fill user config */
    connect_info.user_config.scheme = MQTT_SCHEME_TLS_BOTH_CERTS;
 800925e:	2305      	movs	r3, #5
 8009260:	753b      	strb	r3, [r7, #20]
    connect_info.user_config.p_client_id = thingname;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	61bb      	str	r3, [r7, #24]
    connect_info.user_config.p_username = NULL;
 8009266:	2300      	movs	r3, #0
 8009268:	61fb      	str	r3, [r7, #28]
    connect_info.user_config.p_password = NULL;
 800926a:	2300      	movs	r3, #0
 800926c:	623b      	str	r3, [r7, #32]
    connect_info.user_config.cert_key_id = 0;
 800926e:	2300      	movs	r3, #0
 8009270:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    connect_info.user_config.ca_id = 0;
 8009274:	2300      	movs	r3, #0
 8009276:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    connect_info.user_config.path = NULL;
 800927a:	2300      	movs	r3, #0
 800927c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Fill connection config */
    const char *lwt_payload = "offline";
 800927e:	4b26      	ldr	r3, [pc, #152]	@ (8009318 <mqtt_connect+0xdc>)
 8009280:	653b      	str	r3, [r7, #80]	@ 0x50
    const char *lwt_topic = "device/status";
 8009282:	4b26      	ldr	r3, [pc, #152]	@ (800931c <mqtt_connect+0xe0>)
 8009284:	64fb      	str	r3, [r7, #76]	@ 0x4c

    connect_info.conn_config.keep_alive = 60;
 8009286:	233c      	movs	r3, #60	@ 0x3c
 8009288:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    connect_info.conn_config.disable_clean_session = 0;
 800928a:	2300      	movs	r3, #0
 800928c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    connect_info.conn_config.lwt_info.p_payload = lwt_payload;
 8009290:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009292:	63bb      	str	r3, [r7, #56]	@ 0x38
    connect_info.conn_config.lwt_info.payload_length = strlen(lwt_payload);
 8009294:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8009296:	f7f6 ffeb 	bl	8000270 <strlen>
 800929a:	4603      	mov	r3, r0
 800929c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    connect_info.conn_config.lwt_info.p_topic = lwt_topic;
 800929e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092a0:	633b      	str	r3, [r7, #48]	@ 0x30
    connect_info.conn_config.lwt_info.topic_length = strlen(lwt_topic);
 80092a2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80092a4:	f7f6 ffe4 	bl	8000270 <strlen>
 80092a8:	4603      	mov	r3, r0
 80092aa:	637b      	str	r3, [r7, #52]	@ 0x34
    connect_info.conn_config.lwt_info.qos = MQTT_QOS0;
 80092ac:	2300      	movs	r3, #0
 80092ae:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    connect_info.conn_config.lwt_info.retain = 0;
 80092b2:	2300      	movs	r3, #0
 80092b4:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    /* Fill host and port */
    connect_info.p_host = host;
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	647b      	str	r3, [r7, #68]	@ 0x44
    connect_info.p_port = port;
 80092bc:	88fb      	ldrh	r3, [r7, #6]
 80092be:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    connect_info.reconnect = MQTT_RECONNECT_ENABLE;
 80092c2:	2301      	movs	r3, #1
 80092c4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

    /* Step 1: Configure MQTT user settings */
    mqtt_status = esp32_mqtt_configure(&connect_info);
 80092c8:	f107 0314 	add.w	r3, r7, #20
 80092cc:	4618      	mov	r0, r3
 80092ce:	f7fc fce5 	bl	8005c9c <esp32_mqtt_configure>
 80092d2:	4603      	mov	r3, r0
 80092d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if (mqtt_status != ESP32_OK) {
 80092d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d001      	beq.n	80092e4 <mqtt_connect+0xa8>
        return false;
 80092e0:	2300      	movs	r3, #0
 80092e2:	e014      	b.n	800930e <mqtt_connect+0xd2>
    }

    /* Step 2: Connect to MQTT broker */
    mqtt_status = esp32_mqtt_connect_to_broker( &connect_info);
 80092e4:	f107 0314 	add.w	r3, r7, #20
 80092e8:	4618      	mov	r0, r3
 80092ea:	f7fc fd85 	bl	8005df8 <esp32_mqtt_connect_to_broker>
 80092ee:	4603      	mov	r3, r0
 80092f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if (mqtt_status != ESP32_OK) {
 80092f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d004      	beq.n	8009306 <mqtt_connect+0xca>
        mqtt_conn_status = MQTT_DISCONNECTED;
 80092fc:	4b08      	ldr	r3, [pc, #32]	@ (8009320 <mqtt_connect+0xe4>)
 80092fe:	2200      	movs	r2, #0
 8009300:	701a      	strb	r2, [r3, #0]
        return false;
 8009302:	2300      	movs	r3, #0
 8009304:	e003      	b.n	800930e <mqtt_connect+0xd2>
    }

    mqtt_conn_status = MQTT_CONNECTED;
 8009306:	4b06      	ldr	r3, [pc, #24]	@ (8009320 <mqtt_connect+0xe4>)
 8009308:	2201      	movs	r2, #1
 800930a:	701a      	strb	r2, [r3, #0]
    return true;
 800930c:	2301      	movs	r3, #1
}
 800930e:	4618      	mov	r0, r3
 8009310:	3758      	adds	r7, #88	@ 0x58
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	0800d4c4 	.word	0x0800d4c4
 800931c:	0800d4cc 	.word	0x0800d4cc
 8009320:	20011300 	.word	0x20011300

08009324 <mqtt_publish>:

mqtt_status_t mqtt_publish(char *topic, size_t topic_length, uint8_t *message, size_t message_length) {
 8009324:	b580      	push	{r7, lr}
 8009326:	b08a      	sub	sp, #40	@ 0x28
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	607a      	str	r2, [r7, #4]
 8009330:	603b      	str	r3, [r7, #0]
    if (!topic || !message || topic_length == 0 || message_length == 0) {
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d008      	beq.n	800934a <mqtt_publish+0x26>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d005      	beq.n	800934a <mqtt_publish+0x26>
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d002      	beq.n	800934a <mqtt_publish+0x26>
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d101      	bne.n	800934e <mqtt_publish+0x2a>
        return false;
 800934a:	2300      	movs	r3, #0
 800934c:	e027      	b.n	800939e <mqtt_publish+0x7a>
    }

    mqtt_publish_t pub_args = {0};
 800934e:	f107 0310 	add.w	r3, r7, #16
 8009352:	2200      	movs	r2, #0
 8009354:	601a      	str	r2, [r3, #0]
 8009356:	605a      	str	r2, [r3, #4]
 8009358:	609a      	str	r2, [r3, #8]
 800935a:	60da      	str	r2, [r3, #12]
 800935c:	611a      	str	r2, [r3, #16]
    esp32_status_t status = ESP32_OK;
 800935e:	2300      	movs	r3, #0
 8009360:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pub_args.p_payload = (const char *)message;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	61bb      	str	r3, [r7, #24]
    pub_args.payload_length = message_length;
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	61fb      	str	r3, [r7, #28]
    pub_args.qos = 0;
 800936c:	2300      	movs	r3, #0
 800936e:	f887 3020 	strb.w	r3, [r7, #32]
    pub_args.retain = 0;
 8009372:	2300      	movs	r3, #0
 8009374:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    pub_args.p_topic = topic;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	613b      	str	r3, [r7, #16]
    pub_args.topic_length = topic_length;
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	617b      	str	r3, [r7, #20]

    status = esp32_mqtt_publish(&pub_args);
 8009380:	f107 0310 	add.w	r3, r7, #16
 8009384:	4618      	mov	r0, r3
 8009386:	f7fc fda1 	bl	8005ecc <esp32_mqtt_publish>
 800938a:	4603      	mov	r3, r0
 800938c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != ESP32_OK) {
 8009390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009394:	2b00      	cmp	r3, #0
 8009396:	d001      	beq.n	800939c <mqtt_publish+0x78>
        return false;
 8009398:	2300      	movs	r3, #0
 800939a:	e000      	b.n	800939e <mqtt_publish+0x7a>
    }
    return true;
 800939c:	2301      	movs	r3, #1
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3728      	adds	r7, #40	@ 0x28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}

080093a6 <mqtt_subscribe>:

mqtt_status_t mqtt_subscribe(char *topic, size_t topic_length) {
 80093a6:	b580      	push	{r7, lr}
 80093a8:	b086      	sub	sp, #24
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
 80093ae:	6039      	str	r1, [r7, #0]
    if (!topic || topic_length == 0) {
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d002      	beq.n	80093bc <mqtt_subscribe+0x16>
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d101      	bne.n	80093c0 <mqtt_subscribe+0x1a>
        return false;
 80093bc:	2300      	movs	r3, #0
 80093be:	e018      	b.n	80093f2 <mqtt_subscribe+0x4c>
    }

    mqtt_subscribe_t sub_args = {0};
 80093c0:	f107 0308 	add.w	r3, r7, #8
 80093c4:	2200      	movs	r2, #0
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	609a      	str	r2, [r3, #8]
    sub_args.p_topic_filter = topic;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	60bb      	str	r3, [r7, #8]
    sub_args.qos = 1;
 80093d0:	2301      	movs	r3, #1
 80093d2:	743b      	strb	r3, [r7, #16]
    sub_args.topic_filter_length = topic_length;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	60fb      	str	r3, [r7, #12]

    esp32_status_t status = esp32_mqtt_subscribe(&sub_args);
 80093d8:	f107 0308 	add.w	r3, r7, #8
 80093dc:	4618      	mov	r0, r3
 80093de:	f7fc fd47 	bl	8005e70 <esp32_mqtt_subscribe>
 80093e2:	4603      	mov	r3, r0
 80093e4:	75fb      	strb	r3, [r7, #23]
    if (status != ESP32_OK) {
 80093e6:	7dfb      	ldrb	r3, [r7, #23]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d001      	beq.n	80093f0 <mqtt_subscribe+0x4a>
        return false;
 80093ec:	2300      	movs	r3, #0
 80093ee:	e000      	b.n	80093f2 <mqtt_subscribe+0x4c>
    }
    return true;
 80093f0:	2301      	movs	r3, #1
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3718      	adds	r7, #24
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <__assert_func>:
 80093fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093fe:	4614      	mov	r4, r2
 8009400:	461a      	mov	r2, r3
 8009402:	4b09      	ldr	r3, [pc, #36]	@ (8009428 <__assert_func+0x2c>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4605      	mov	r5, r0
 8009408:	68d8      	ldr	r0, [r3, #12]
 800940a:	b14c      	cbz	r4, 8009420 <__assert_func+0x24>
 800940c:	4b07      	ldr	r3, [pc, #28]	@ (800942c <__assert_func+0x30>)
 800940e:	9100      	str	r1, [sp, #0]
 8009410:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009414:	4906      	ldr	r1, [pc, #24]	@ (8009430 <__assert_func+0x34>)
 8009416:	462b      	mov	r3, r5
 8009418:	f001 f836 	bl	800a488 <fiprintf>
 800941c:	f001 faff 	bl	800aa1e <abort>
 8009420:	4b04      	ldr	r3, [pc, #16]	@ (8009434 <__assert_func+0x38>)
 8009422:	461c      	mov	r4, r3
 8009424:	e7f3      	b.n	800940e <__assert_func+0x12>
 8009426:	bf00      	nop
 8009428:	2000001c 	.word	0x2000001c
 800942c:	0800d548 	.word	0x0800d548
 8009430:	0800d555 	.word	0x0800d555
 8009434:	0800d583 	.word	0x0800d583

08009438 <atoi>:
 8009438:	220a      	movs	r2, #10
 800943a:	2100      	movs	r1, #0
 800943c:	f000 b932 	b.w	80096a4 <strtol>

08009440 <malloc>:
 8009440:	4b02      	ldr	r3, [pc, #8]	@ (800944c <malloc+0xc>)
 8009442:	4601      	mov	r1, r0
 8009444:	6818      	ldr	r0, [r3, #0]
 8009446:	f000 b825 	b.w	8009494 <_malloc_r>
 800944a:	bf00      	nop
 800944c:	2000001c 	.word	0x2000001c

08009450 <sbrk_aligned>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	4e0f      	ldr	r6, [pc, #60]	@ (8009490 <sbrk_aligned+0x40>)
 8009454:	460c      	mov	r4, r1
 8009456:	6831      	ldr	r1, [r6, #0]
 8009458:	4605      	mov	r5, r0
 800945a:	b911      	cbnz	r1, 8009462 <sbrk_aligned+0x12>
 800945c:	f001 fa82 	bl	800a964 <_sbrk_r>
 8009460:	6030      	str	r0, [r6, #0]
 8009462:	4621      	mov	r1, r4
 8009464:	4628      	mov	r0, r5
 8009466:	f001 fa7d 	bl	800a964 <_sbrk_r>
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	d103      	bne.n	8009476 <sbrk_aligned+0x26>
 800946e:	f04f 34ff 	mov.w	r4, #4294967295
 8009472:	4620      	mov	r0, r4
 8009474:	bd70      	pop	{r4, r5, r6, pc}
 8009476:	1cc4      	adds	r4, r0, #3
 8009478:	f024 0403 	bic.w	r4, r4, #3
 800947c:	42a0      	cmp	r0, r4
 800947e:	d0f8      	beq.n	8009472 <sbrk_aligned+0x22>
 8009480:	1a21      	subs	r1, r4, r0
 8009482:	4628      	mov	r0, r5
 8009484:	f001 fa6e 	bl	800a964 <_sbrk_r>
 8009488:	3001      	adds	r0, #1
 800948a:	d1f2      	bne.n	8009472 <sbrk_aligned+0x22>
 800948c:	e7ef      	b.n	800946e <sbrk_aligned+0x1e>
 800948e:	bf00      	nop
 8009490:	20011304 	.word	0x20011304

08009494 <_malloc_r>:
 8009494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009498:	1ccd      	adds	r5, r1, #3
 800949a:	f025 0503 	bic.w	r5, r5, #3
 800949e:	3508      	adds	r5, #8
 80094a0:	2d0c      	cmp	r5, #12
 80094a2:	bf38      	it	cc
 80094a4:	250c      	movcc	r5, #12
 80094a6:	2d00      	cmp	r5, #0
 80094a8:	4606      	mov	r6, r0
 80094aa:	db01      	blt.n	80094b0 <_malloc_r+0x1c>
 80094ac:	42a9      	cmp	r1, r5
 80094ae:	d904      	bls.n	80094ba <_malloc_r+0x26>
 80094b0:	230c      	movs	r3, #12
 80094b2:	6033      	str	r3, [r6, #0]
 80094b4:	2000      	movs	r0, #0
 80094b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009590 <_malloc_r+0xfc>
 80094be:	f000 f869 	bl	8009594 <__malloc_lock>
 80094c2:	f8d8 3000 	ldr.w	r3, [r8]
 80094c6:	461c      	mov	r4, r3
 80094c8:	bb44      	cbnz	r4, 800951c <_malloc_r+0x88>
 80094ca:	4629      	mov	r1, r5
 80094cc:	4630      	mov	r0, r6
 80094ce:	f7ff ffbf 	bl	8009450 <sbrk_aligned>
 80094d2:	1c43      	adds	r3, r0, #1
 80094d4:	4604      	mov	r4, r0
 80094d6:	d158      	bne.n	800958a <_malloc_r+0xf6>
 80094d8:	f8d8 4000 	ldr.w	r4, [r8]
 80094dc:	4627      	mov	r7, r4
 80094de:	2f00      	cmp	r7, #0
 80094e0:	d143      	bne.n	800956a <_malloc_r+0xd6>
 80094e2:	2c00      	cmp	r4, #0
 80094e4:	d04b      	beq.n	800957e <_malloc_r+0xea>
 80094e6:	6823      	ldr	r3, [r4, #0]
 80094e8:	4639      	mov	r1, r7
 80094ea:	4630      	mov	r0, r6
 80094ec:	eb04 0903 	add.w	r9, r4, r3
 80094f0:	f001 fa38 	bl	800a964 <_sbrk_r>
 80094f4:	4581      	cmp	r9, r0
 80094f6:	d142      	bne.n	800957e <_malloc_r+0xea>
 80094f8:	6821      	ldr	r1, [r4, #0]
 80094fa:	1a6d      	subs	r5, r5, r1
 80094fc:	4629      	mov	r1, r5
 80094fe:	4630      	mov	r0, r6
 8009500:	f7ff ffa6 	bl	8009450 <sbrk_aligned>
 8009504:	3001      	adds	r0, #1
 8009506:	d03a      	beq.n	800957e <_malloc_r+0xea>
 8009508:	6823      	ldr	r3, [r4, #0]
 800950a:	442b      	add	r3, r5
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	f8d8 3000 	ldr.w	r3, [r8]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	bb62      	cbnz	r2, 8009570 <_malloc_r+0xdc>
 8009516:	f8c8 7000 	str.w	r7, [r8]
 800951a:	e00f      	b.n	800953c <_malloc_r+0xa8>
 800951c:	6822      	ldr	r2, [r4, #0]
 800951e:	1b52      	subs	r2, r2, r5
 8009520:	d420      	bmi.n	8009564 <_malloc_r+0xd0>
 8009522:	2a0b      	cmp	r2, #11
 8009524:	d917      	bls.n	8009556 <_malloc_r+0xc2>
 8009526:	1961      	adds	r1, r4, r5
 8009528:	42a3      	cmp	r3, r4
 800952a:	6025      	str	r5, [r4, #0]
 800952c:	bf18      	it	ne
 800952e:	6059      	strne	r1, [r3, #4]
 8009530:	6863      	ldr	r3, [r4, #4]
 8009532:	bf08      	it	eq
 8009534:	f8c8 1000 	streq.w	r1, [r8]
 8009538:	5162      	str	r2, [r4, r5]
 800953a:	604b      	str	r3, [r1, #4]
 800953c:	4630      	mov	r0, r6
 800953e:	f000 f82f 	bl	80095a0 <__malloc_unlock>
 8009542:	f104 000b 	add.w	r0, r4, #11
 8009546:	1d23      	adds	r3, r4, #4
 8009548:	f020 0007 	bic.w	r0, r0, #7
 800954c:	1ac2      	subs	r2, r0, r3
 800954e:	bf1c      	itt	ne
 8009550:	1a1b      	subne	r3, r3, r0
 8009552:	50a3      	strne	r3, [r4, r2]
 8009554:	e7af      	b.n	80094b6 <_malloc_r+0x22>
 8009556:	6862      	ldr	r2, [r4, #4]
 8009558:	42a3      	cmp	r3, r4
 800955a:	bf0c      	ite	eq
 800955c:	f8c8 2000 	streq.w	r2, [r8]
 8009560:	605a      	strne	r2, [r3, #4]
 8009562:	e7eb      	b.n	800953c <_malloc_r+0xa8>
 8009564:	4623      	mov	r3, r4
 8009566:	6864      	ldr	r4, [r4, #4]
 8009568:	e7ae      	b.n	80094c8 <_malloc_r+0x34>
 800956a:	463c      	mov	r4, r7
 800956c:	687f      	ldr	r7, [r7, #4]
 800956e:	e7b6      	b.n	80094de <_malloc_r+0x4a>
 8009570:	461a      	mov	r2, r3
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	42a3      	cmp	r3, r4
 8009576:	d1fb      	bne.n	8009570 <_malloc_r+0xdc>
 8009578:	2300      	movs	r3, #0
 800957a:	6053      	str	r3, [r2, #4]
 800957c:	e7de      	b.n	800953c <_malloc_r+0xa8>
 800957e:	230c      	movs	r3, #12
 8009580:	6033      	str	r3, [r6, #0]
 8009582:	4630      	mov	r0, r6
 8009584:	f000 f80c 	bl	80095a0 <__malloc_unlock>
 8009588:	e794      	b.n	80094b4 <_malloc_r+0x20>
 800958a:	6005      	str	r5, [r0, #0]
 800958c:	e7d6      	b.n	800953c <_malloc_r+0xa8>
 800958e:	bf00      	nop
 8009590:	20011308 	.word	0x20011308

08009594 <__malloc_lock>:
 8009594:	4801      	ldr	r0, [pc, #4]	@ (800959c <__malloc_lock+0x8>)
 8009596:	f001 ba32 	b.w	800a9fe <__retarget_lock_acquire_recursive>
 800959a:	bf00      	nop
 800959c:	2001144c 	.word	0x2001144c

080095a0 <__malloc_unlock>:
 80095a0:	4801      	ldr	r0, [pc, #4]	@ (80095a8 <__malloc_unlock+0x8>)
 80095a2:	f001 ba2d 	b.w	800aa00 <__retarget_lock_release_recursive>
 80095a6:	bf00      	nop
 80095a8:	2001144c 	.word	0x2001144c

080095ac <_strtol_l.isra.0>:
 80095ac:	2b24      	cmp	r3, #36	@ 0x24
 80095ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b2:	4686      	mov	lr, r0
 80095b4:	4690      	mov	r8, r2
 80095b6:	d801      	bhi.n	80095bc <_strtol_l.isra.0+0x10>
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d106      	bne.n	80095ca <_strtol_l.isra.0+0x1e>
 80095bc:	f001 f9f4 	bl	800a9a8 <__errno>
 80095c0:	2316      	movs	r3, #22
 80095c2:	6003      	str	r3, [r0, #0]
 80095c4:	2000      	movs	r0, #0
 80095c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ca:	4834      	ldr	r0, [pc, #208]	@ (800969c <_strtol_l.isra.0+0xf0>)
 80095cc:	460d      	mov	r5, r1
 80095ce:	462a      	mov	r2, r5
 80095d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095d4:	5d06      	ldrb	r6, [r0, r4]
 80095d6:	f016 0608 	ands.w	r6, r6, #8
 80095da:	d1f8      	bne.n	80095ce <_strtol_l.isra.0+0x22>
 80095dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80095de:	d110      	bne.n	8009602 <_strtol_l.isra.0+0x56>
 80095e0:	782c      	ldrb	r4, [r5, #0]
 80095e2:	2601      	movs	r6, #1
 80095e4:	1c95      	adds	r5, r2, #2
 80095e6:	f033 0210 	bics.w	r2, r3, #16
 80095ea:	d115      	bne.n	8009618 <_strtol_l.isra.0+0x6c>
 80095ec:	2c30      	cmp	r4, #48	@ 0x30
 80095ee:	d10d      	bne.n	800960c <_strtol_l.isra.0+0x60>
 80095f0:	782a      	ldrb	r2, [r5, #0]
 80095f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80095f6:	2a58      	cmp	r2, #88	@ 0x58
 80095f8:	d108      	bne.n	800960c <_strtol_l.isra.0+0x60>
 80095fa:	786c      	ldrb	r4, [r5, #1]
 80095fc:	3502      	adds	r5, #2
 80095fe:	2310      	movs	r3, #16
 8009600:	e00a      	b.n	8009618 <_strtol_l.isra.0+0x6c>
 8009602:	2c2b      	cmp	r4, #43	@ 0x2b
 8009604:	bf04      	itt	eq
 8009606:	782c      	ldrbeq	r4, [r5, #0]
 8009608:	1c95      	addeq	r5, r2, #2
 800960a:	e7ec      	b.n	80095e6 <_strtol_l.isra.0+0x3a>
 800960c:	2b00      	cmp	r3, #0
 800960e:	d1f6      	bne.n	80095fe <_strtol_l.isra.0+0x52>
 8009610:	2c30      	cmp	r4, #48	@ 0x30
 8009612:	bf14      	ite	ne
 8009614:	230a      	movne	r3, #10
 8009616:	2308      	moveq	r3, #8
 8009618:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800961c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009620:	2200      	movs	r2, #0
 8009622:	fbbc f9f3 	udiv	r9, ip, r3
 8009626:	4610      	mov	r0, r2
 8009628:	fb03 ca19 	mls	sl, r3, r9, ip
 800962c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009630:	2f09      	cmp	r7, #9
 8009632:	d80f      	bhi.n	8009654 <_strtol_l.isra.0+0xa8>
 8009634:	463c      	mov	r4, r7
 8009636:	42a3      	cmp	r3, r4
 8009638:	dd1b      	ble.n	8009672 <_strtol_l.isra.0+0xc6>
 800963a:	1c57      	adds	r7, r2, #1
 800963c:	d007      	beq.n	800964e <_strtol_l.isra.0+0xa2>
 800963e:	4581      	cmp	r9, r0
 8009640:	d314      	bcc.n	800966c <_strtol_l.isra.0+0xc0>
 8009642:	d101      	bne.n	8009648 <_strtol_l.isra.0+0x9c>
 8009644:	45a2      	cmp	sl, r4
 8009646:	db11      	blt.n	800966c <_strtol_l.isra.0+0xc0>
 8009648:	fb00 4003 	mla	r0, r0, r3, r4
 800964c:	2201      	movs	r2, #1
 800964e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009652:	e7eb      	b.n	800962c <_strtol_l.isra.0+0x80>
 8009654:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009658:	2f19      	cmp	r7, #25
 800965a:	d801      	bhi.n	8009660 <_strtol_l.isra.0+0xb4>
 800965c:	3c37      	subs	r4, #55	@ 0x37
 800965e:	e7ea      	b.n	8009636 <_strtol_l.isra.0+0x8a>
 8009660:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009664:	2f19      	cmp	r7, #25
 8009666:	d804      	bhi.n	8009672 <_strtol_l.isra.0+0xc6>
 8009668:	3c57      	subs	r4, #87	@ 0x57
 800966a:	e7e4      	b.n	8009636 <_strtol_l.isra.0+0x8a>
 800966c:	f04f 32ff 	mov.w	r2, #4294967295
 8009670:	e7ed      	b.n	800964e <_strtol_l.isra.0+0xa2>
 8009672:	1c53      	adds	r3, r2, #1
 8009674:	d108      	bne.n	8009688 <_strtol_l.isra.0+0xdc>
 8009676:	2322      	movs	r3, #34	@ 0x22
 8009678:	f8ce 3000 	str.w	r3, [lr]
 800967c:	4660      	mov	r0, ip
 800967e:	f1b8 0f00 	cmp.w	r8, #0
 8009682:	d0a0      	beq.n	80095c6 <_strtol_l.isra.0+0x1a>
 8009684:	1e69      	subs	r1, r5, #1
 8009686:	e006      	b.n	8009696 <_strtol_l.isra.0+0xea>
 8009688:	b106      	cbz	r6, 800968c <_strtol_l.isra.0+0xe0>
 800968a:	4240      	negs	r0, r0
 800968c:	f1b8 0f00 	cmp.w	r8, #0
 8009690:	d099      	beq.n	80095c6 <_strtol_l.isra.0+0x1a>
 8009692:	2a00      	cmp	r2, #0
 8009694:	d1f6      	bne.n	8009684 <_strtol_l.isra.0+0xd8>
 8009696:	f8c8 1000 	str.w	r1, [r8]
 800969a:	e794      	b.n	80095c6 <_strtol_l.isra.0+0x1a>
 800969c:	0800d6d3 	.word	0x0800d6d3

080096a0 <_strtol_r>:
 80096a0:	f7ff bf84 	b.w	80095ac <_strtol_l.isra.0>

080096a4 <strtol>:
 80096a4:	4613      	mov	r3, r2
 80096a6:	460a      	mov	r2, r1
 80096a8:	4601      	mov	r1, r0
 80096aa:	4802      	ldr	r0, [pc, #8]	@ (80096b4 <strtol+0x10>)
 80096ac:	6800      	ldr	r0, [r0, #0]
 80096ae:	f7ff bf7d 	b.w	80095ac <_strtol_l.isra.0>
 80096b2:	bf00      	nop
 80096b4:	2000001c 	.word	0x2000001c

080096b8 <__cvt>:
 80096b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096bc:	ec57 6b10 	vmov	r6, r7, d0
 80096c0:	2f00      	cmp	r7, #0
 80096c2:	460c      	mov	r4, r1
 80096c4:	4619      	mov	r1, r3
 80096c6:	463b      	mov	r3, r7
 80096c8:	bfbb      	ittet	lt
 80096ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80096ce:	461f      	movlt	r7, r3
 80096d0:	2300      	movge	r3, #0
 80096d2:	232d      	movlt	r3, #45	@ 0x2d
 80096d4:	700b      	strb	r3, [r1, #0]
 80096d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80096dc:	4691      	mov	r9, r2
 80096de:	f023 0820 	bic.w	r8, r3, #32
 80096e2:	bfbc      	itt	lt
 80096e4:	4632      	movlt	r2, r6
 80096e6:	4616      	movlt	r6, r2
 80096e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80096ec:	d005      	beq.n	80096fa <__cvt+0x42>
 80096ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80096f2:	d100      	bne.n	80096f6 <__cvt+0x3e>
 80096f4:	3401      	adds	r4, #1
 80096f6:	2102      	movs	r1, #2
 80096f8:	e000      	b.n	80096fc <__cvt+0x44>
 80096fa:	2103      	movs	r1, #3
 80096fc:	ab03      	add	r3, sp, #12
 80096fe:	9301      	str	r3, [sp, #4]
 8009700:	ab02      	add	r3, sp, #8
 8009702:	9300      	str	r3, [sp, #0]
 8009704:	ec47 6b10 	vmov	d0, r6, r7
 8009708:	4653      	mov	r3, sl
 800970a:	4622      	mov	r2, r4
 800970c:	f001 fa18 	bl	800ab40 <_dtoa_r>
 8009710:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009714:	4605      	mov	r5, r0
 8009716:	d119      	bne.n	800974c <__cvt+0x94>
 8009718:	f019 0f01 	tst.w	r9, #1
 800971c:	d00e      	beq.n	800973c <__cvt+0x84>
 800971e:	eb00 0904 	add.w	r9, r0, r4
 8009722:	2200      	movs	r2, #0
 8009724:	2300      	movs	r3, #0
 8009726:	4630      	mov	r0, r6
 8009728:	4639      	mov	r1, r7
 800972a:	f7f7 f9cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800972e:	b108      	cbz	r0, 8009734 <__cvt+0x7c>
 8009730:	f8cd 900c 	str.w	r9, [sp, #12]
 8009734:	2230      	movs	r2, #48	@ 0x30
 8009736:	9b03      	ldr	r3, [sp, #12]
 8009738:	454b      	cmp	r3, r9
 800973a:	d31e      	bcc.n	800977a <__cvt+0xc2>
 800973c:	9b03      	ldr	r3, [sp, #12]
 800973e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009740:	1b5b      	subs	r3, r3, r5
 8009742:	4628      	mov	r0, r5
 8009744:	6013      	str	r3, [r2, #0]
 8009746:	b004      	add	sp, #16
 8009748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800974c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009750:	eb00 0904 	add.w	r9, r0, r4
 8009754:	d1e5      	bne.n	8009722 <__cvt+0x6a>
 8009756:	7803      	ldrb	r3, [r0, #0]
 8009758:	2b30      	cmp	r3, #48	@ 0x30
 800975a:	d10a      	bne.n	8009772 <__cvt+0xba>
 800975c:	2200      	movs	r2, #0
 800975e:	2300      	movs	r3, #0
 8009760:	4630      	mov	r0, r6
 8009762:	4639      	mov	r1, r7
 8009764:	f7f7 f9b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009768:	b918      	cbnz	r0, 8009772 <__cvt+0xba>
 800976a:	f1c4 0401 	rsb	r4, r4, #1
 800976e:	f8ca 4000 	str.w	r4, [sl]
 8009772:	f8da 3000 	ldr.w	r3, [sl]
 8009776:	4499      	add	r9, r3
 8009778:	e7d3      	b.n	8009722 <__cvt+0x6a>
 800977a:	1c59      	adds	r1, r3, #1
 800977c:	9103      	str	r1, [sp, #12]
 800977e:	701a      	strb	r2, [r3, #0]
 8009780:	e7d9      	b.n	8009736 <__cvt+0x7e>

08009782 <__exponent>:
 8009782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009784:	2900      	cmp	r1, #0
 8009786:	bfba      	itte	lt
 8009788:	4249      	neglt	r1, r1
 800978a:	232d      	movlt	r3, #45	@ 0x2d
 800978c:	232b      	movge	r3, #43	@ 0x2b
 800978e:	2909      	cmp	r1, #9
 8009790:	7002      	strb	r2, [r0, #0]
 8009792:	7043      	strb	r3, [r0, #1]
 8009794:	dd29      	ble.n	80097ea <__exponent+0x68>
 8009796:	f10d 0307 	add.w	r3, sp, #7
 800979a:	461d      	mov	r5, r3
 800979c:	270a      	movs	r7, #10
 800979e:	461a      	mov	r2, r3
 80097a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80097a4:	fb07 1416 	mls	r4, r7, r6, r1
 80097a8:	3430      	adds	r4, #48	@ 0x30
 80097aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80097ae:	460c      	mov	r4, r1
 80097b0:	2c63      	cmp	r4, #99	@ 0x63
 80097b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80097b6:	4631      	mov	r1, r6
 80097b8:	dcf1      	bgt.n	800979e <__exponent+0x1c>
 80097ba:	3130      	adds	r1, #48	@ 0x30
 80097bc:	1e94      	subs	r4, r2, #2
 80097be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80097c2:	1c41      	adds	r1, r0, #1
 80097c4:	4623      	mov	r3, r4
 80097c6:	42ab      	cmp	r3, r5
 80097c8:	d30a      	bcc.n	80097e0 <__exponent+0x5e>
 80097ca:	f10d 0309 	add.w	r3, sp, #9
 80097ce:	1a9b      	subs	r3, r3, r2
 80097d0:	42ac      	cmp	r4, r5
 80097d2:	bf88      	it	hi
 80097d4:	2300      	movhi	r3, #0
 80097d6:	3302      	adds	r3, #2
 80097d8:	4403      	add	r3, r0
 80097da:	1a18      	subs	r0, r3, r0
 80097dc:	b003      	add	sp, #12
 80097de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80097e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80097e8:	e7ed      	b.n	80097c6 <__exponent+0x44>
 80097ea:	2330      	movs	r3, #48	@ 0x30
 80097ec:	3130      	adds	r1, #48	@ 0x30
 80097ee:	7083      	strb	r3, [r0, #2]
 80097f0:	70c1      	strb	r1, [r0, #3]
 80097f2:	1d03      	adds	r3, r0, #4
 80097f4:	e7f1      	b.n	80097da <__exponent+0x58>
	...

080097f8 <_printf_float>:
 80097f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fc:	b08d      	sub	sp, #52	@ 0x34
 80097fe:	460c      	mov	r4, r1
 8009800:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009804:	4616      	mov	r6, r2
 8009806:	461f      	mov	r7, r3
 8009808:	4605      	mov	r5, r0
 800980a:	f001 f873 	bl	800a8f4 <_localeconv_r>
 800980e:	6803      	ldr	r3, [r0, #0]
 8009810:	9304      	str	r3, [sp, #16]
 8009812:	4618      	mov	r0, r3
 8009814:	f7f6 fd2c 	bl	8000270 <strlen>
 8009818:	2300      	movs	r3, #0
 800981a:	930a      	str	r3, [sp, #40]	@ 0x28
 800981c:	f8d8 3000 	ldr.w	r3, [r8]
 8009820:	9005      	str	r0, [sp, #20]
 8009822:	3307      	adds	r3, #7
 8009824:	f023 0307 	bic.w	r3, r3, #7
 8009828:	f103 0208 	add.w	r2, r3, #8
 800982c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009830:	f8d4 b000 	ldr.w	fp, [r4]
 8009834:	f8c8 2000 	str.w	r2, [r8]
 8009838:	e9d3 8900 	ldrd	r8, r9, [r3]
 800983c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009840:	9307      	str	r3, [sp, #28]
 8009842:	f8cd 8018 	str.w	r8, [sp, #24]
 8009846:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800984a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800984e:	4b9c      	ldr	r3, [pc, #624]	@ (8009ac0 <_printf_float+0x2c8>)
 8009850:	f04f 32ff 	mov.w	r2, #4294967295
 8009854:	f7f7 f96a 	bl	8000b2c <__aeabi_dcmpun>
 8009858:	bb70      	cbnz	r0, 80098b8 <_printf_float+0xc0>
 800985a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800985e:	4b98      	ldr	r3, [pc, #608]	@ (8009ac0 <_printf_float+0x2c8>)
 8009860:	f04f 32ff 	mov.w	r2, #4294967295
 8009864:	f7f7 f944 	bl	8000af0 <__aeabi_dcmple>
 8009868:	bb30      	cbnz	r0, 80098b8 <_printf_float+0xc0>
 800986a:	2200      	movs	r2, #0
 800986c:	2300      	movs	r3, #0
 800986e:	4640      	mov	r0, r8
 8009870:	4649      	mov	r1, r9
 8009872:	f7f7 f933 	bl	8000adc <__aeabi_dcmplt>
 8009876:	b110      	cbz	r0, 800987e <_printf_float+0x86>
 8009878:	232d      	movs	r3, #45	@ 0x2d
 800987a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800987e:	4a91      	ldr	r2, [pc, #580]	@ (8009ac4 <_printf_float+0x2cc>)
 8009880:	4b91      	ldr	r3, [pc, #580]	@ (8009ac8 <_printf_float+0x2d0>)
 8009882:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009886:	bf8c      	ite	hi
 8009888:	4690      	movhi	r8, r2
 800988a:	4698      	movls	r8, r3
 800988c:	2303      	movs	r3, #3
 800988e:	6123      	str	r3, [r4, #16]
 8009890:	f02b 0304 	bic.w	r3, fp, #4
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	f04f 0900 	mov.w	r9, #0
 800989a:	9700      	str	r7, [sp, #0]
 800989c:	4633      	mov	r3, r6
 800989e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80098a0:	4621      	mov	r1, r4
 80098a2:	4628      	mov	r0, r5
 80098a4:	f000 fb14 	bl	8009ed0 <_printf_common>
 80098a8:	3001      	adds	r0, #1
 80098aa:	f040 808d 	bne.w	80099c8 <_printf_float+0x1d0>
 80098ae:	f04f 30ff 	mov.w	r0, #4294967295
 80098b2:	b00d      	add	sp, #52	@ 0x34
 80098b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b8:	4642      	mov	r2, r8
 80098ba:	464b      	mov	r3, r9
 80098bc:	4640      	mov	r0, r8
 80098be:	4649      	mov	r1, r9
 80098c0:	f7f7 f934 	bl	8000b2c <__aeabi_dcmpun>
 80098c4:	b140      	cbz	r0, 80098d8 <_printf_float+0xe0>
 80098c6:	464b      	mov	r3, r9
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	bfbc      	itt	lt
 80098cc:	232d      	movlt	r3, #45	@ 0x2d
 80098ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80098d2:	4a7e      	ldr	r2, [pc, #504]	@ (8009acc <_printf_float+0x2d4>)
 80098d4:	4b7e      	ldr	r3, [pc, #504]	@ (8009ad0 <_printf_float+0x2d8>)
 80098d6:	e7d4      	b.n	8009882 <_printf_float+0x8a>
 80098d8:	6863      	ldr	r3, [r4, #4]
 80098da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80098de:	9206      	str	r2, [sp, #24]
 80098e0:	1c5a      	adds	r2, r3, #1
 80098e2:	d13b      	bne.n	800995c <_printf_float+0x164>
 80098e4:	2306      	movs	r3, #6
 80098e6:	6063      	str	r3, [r4, #4]
 80098e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80098ec:	2300      	movs	r3, #0
 80098ee:	6022      	str	r2, [r4, #0]
 80098f0:	9303      	str	r3, [sp, #12]
 80098f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80098f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80098f8:	ab09      	add	r3, sp, #36	@ 0x24
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	6861      	ldr	r1, [r4, #4]
 80098fe:	ec49 8b10 	vmov	d0, r8, r9
 8009902:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009906:	4628      	mov	r0, r5
 8009908:	f7ff fed6 	bl	80096b8 <__cvt>
 800990c:	9b06      	ldr	r3, [sp, #24]
 800990e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009910:	2b47      	cmp	r3, #71	@ 0x47
 8009912:	4680      	mov	r8, r0
 8009914:	d129      	bne.n	800996a <_printf_float+0x172>
 8009916:	1cc8      	adds	r0, r1, #3
 8009918:	db02      	blt.n	8009920 <_printf_float+0x128>
 800991a:	6863      	ldr	r3, [r4, #4]
 800991c:	4299      	cmp	r1, r3
 800991e:	dd41      	ble.n	80099a4 <_printf_float+0x1ac>
 8009920:	f1aa 0a02 	sub.w	sl, sl, #2
 8009924:	fa5f fa8a 	uxtb.w	sl, sl
 8009928:	3901      	subs	r1, #1
 800992a:	4652      	mov	r2, sl
 800992c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009930:	9109      	str	r1, [sp, #36]	@ 0x24
 8009932:	f7ff ff26 	bl	8009782 <__exponent>
 8009936:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009938:	1813      	adds	r3, r2, r0
 800993a:	2a01      	cmp	r2, #1
 800993c:	4681      	mov	r9, r0
 800993e:	6123      	str	r3, [r4, #16]
 8009940:	dc02      	bgt.n	8009948 <_printf_float+0x150>
 8009942:	6822      	ldr	r2, [r4, #0]
 8009944:	07d2      	lsls	r2, r2, #31
 8009946:	d501      	bpl.n	800994c <_printf_float+0x154>
 8009948:	3301      	adds	r3, #1
 800994a:	6123      	str	r3, [r4, #16]
 800994c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009950:	2b00      	cmp	r3, #0
 8009952:	d0a2      	beq.n	800989a <_printf_float+0xa2>
 8009954:	232d      	movs	r3, #45	@ 0x2d
 8009956:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800995a:	e79e      	b.n	800989a <_printf_float+0xa2>
 800995c:	9a06      	ldr	r2, [sp, #24]
 800995e:	2a47      	cmp	r2, #71	@ 0x47
 8009960:	d1c2      	bne.n	80098e8 <_printf_float+0xf0>
 8009962:	2b00      	cmp	r3, #0
 8009964:	d1c0      	bne.n	80098e8 <_printf_float+0xf0>
 8009966:	2301      	movs	r3, #1
 8009968:	e7bd      	b.n	80098e6 <_printf_float+0xee>
 800996a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800996e:	d9db      	bls.n	8009928 <_printf_float+0x130>
 8009970:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009974:	d118      	bne.n	80099a8 <_printf_float+0x1b0>
 8009976:	2900      	cmp	r1, #0
 8009978:	6863      	ldr	r3, [r4, #4]
 800997a:	dd0b      	ble.n	8009994 <_printf_float+0x19c>
 800997c:	6121      	str	r1, [r4, #16]
 800997e:	b913      	cbnz	r3, 8009986 <_printf_float+0x18e>
 8009980:	6822      	ldr	r2, [r4, #0]
 8009982:	07d0      	lsls	r0, r2, #31
 8009984:	d502      	bpl.n	800998c <_printf_float+0x194>
 8009986:	3301      	adds	r3, #1
 8009988:	440b      	add	r3, r1
 800998a:	6123      	str	r3, [r4, #16]
 800998c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800998e:	f04f 0900 	mov.w	r9, #0
 8009992:	e7db      	b.n	800994c <_printf_float+0x154>
 8009994:	b913      	cbnz	r3, 800999c <_printf_float+0x1a4>
 8009996:	6822      	ldr	r2, [r4, #0]
 8009998:	07d2      	lsls	r2, r2, #31
 800999a:	d501      	bpl.n	80099a0 <_printf_float+0x1a8>
 800999c:	3302      	adds	r3, #2
 800999e:	e7f4      	b.n	800998a <_printf_float+0x192>
 80099a0:	2301      	movs	r3, #1
 80099a2:	e7f2      	b.n	800998a <_printf_float+0x192>
 80099a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80099a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099aa:	4299      	cmp	r1, r3
 80099ac:	db05      	blt.n	80099ba <_printf_float+0x1c2>
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	6121      	str	r1, [r4, #16]
 80099b2:	07d8      	lsls	r0, r3, #31
 80099b4:	d5ea      	bpl.n	800998c <_printf_float+0x194>
 80099b6:	1c4b      	adds	r3, r1, #1
 80099b8:	e7e7      	b.n	800998a <_printf_float+0x192>
 80099ba:	2900      	cmp	r1, #0
 80099bc:	bfd4      	ite	le
 80099be:	f1c1 0202 	rsble	r2, r1, #2
 80099c2:	2201      	movgt	r2, #1
 80099c4:	4413      	add	r3, r2
 80099c6:	e7e0      	b.n	800998a <_printf_float+0x192>
 80099c8:	6823      	ldr	r3, [r4, #0]
 80099ca:	055a      	lsls	r2, r3, #21
 80099cc:	d407      	bmi.n	80099de <_printf_float+0x1e6>
 80099ce:	6923      	ldr	r3, [r4, #16]
 80099d0:	4642      	mov	r2, r8
 80099d2:	4631      	mov	r1, r6
 80099d4:	4628      	mov	r0, r5
 80099d6:	47b8      	blx	r7
 80099d8:	3001      	adds	r0, #1
 80099da:	d12b      	bne.n	8009a34 <_printf_float+0x23c>
 80099dc:	e767      	b.n	80098ae <_printf_float+0xb6>
 80099de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80099e2:	f240 80dd 	bls.w	8009ba0 <_printf_float+0x3a8>
 80099e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80099ea:	2200      	movs	r2, #0
 80099ec:	2300      	movs	r3, #0
 80099ee:	f7f7 f86b 	bl	8000ac8 <__aeabi_dcmpeq>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d033      	beq.n	8009a5e <_printf_float+0x266>
 80099f6:	4a37      	ldr	r2, [pc, #220]	@ (8009ad4 <_printf_float+0x2dc>)
 80099f8:	2301      	movs	r3, #1
 80099fa:	4631      	mov	r1, r6
 80099fc:	4628      	mov	r0, r5
 80099fe:	47b8      	blx	r7
 8009a00:	3001      	adds	r0, #1
 8009a02:	f43f af54 	beq.w	80098ae <_printf_float+0xb6>
 8009a06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009a0a:	4543      	cmp	r3, r8
 8009a0c:	db02      	blt.n	8009a14 <_printf_float+0x21c>
 8009a0e:	6823      	ldr	r3, [r4, #0]
 8009a10:	07d8      	lsls	r0, r3, #31
 8009a12:	d50f      	bpl.n	8009a34 <_printf_float+0x23c>
 8009a14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a18:	4631      	mov	r1, r6
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	47b8      	blx	r7
 8009a1e:	3001      	adds	r0, #1
 8009a20:	f43f af45 	beq.w	80098ae <_printf_float+0xb6>
 8009a24:	f04f 0900 	mov.w	r9, #0
 8009a28:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a2c:	f104 0a1a 	add.w	sl, r4, #26
 8009a30:	45c8      	cmp	r8, r9
 8009a32:	dc09      	bgt.n	8009a48 <_printf_float+0x250>
 8009a34:	6823      	ldr	r3, [r4, #0]
 8009a36:	079b      	lsls	r3, r3, #30
 8009a38:	f100 8103 	bmi.w	8009c42 <_printf_float+0x44a>
 8009a3c:	68e0      	ldr	r0, [r4, #12]
 8009a3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a40:	4298      	cmp	r0, r3
 8009a42:	bfb8      	it	lt
 8009a44:	4618      	movlt	r0, r3
 8009a46:	e734      	b.n	80098b2 <_printf_float+0xba>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	4652      	mov	r2, sl
 8009a4c:	4631      	mov	r1, r6
 8009a4e:	4628      	mov	r0, r5
 8009a50:	47b8      	blx	r7
 8009a52:	3001      	adds	r0, #1
 8009a54:	f43f af2b 	beq.w	80098ae <_printf_float+0xb6>
 8009a58:	f109 0901 	add.w	r9, r9, #1
 8009a5c:	e7e8      	b.n	8009a30 <_printf_float+0x238>
 8009a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	dc39      	bgt.n	8009ad8 <_printf_float+0x2e0>
 8009a64:	4a1b      	ldr	r2, [pc, #108]	@ (8009ad4 <_printf_float+0x2dc>)
 8009a66:	2301      	movs	r3, #1
 8009a68:	4631      	mov	r1, r6
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	47b8      	blx	r7
 8009a6e:	3001      	adds	r0, #1
 8009a70:	f43f af1d 	beq.w	80098ae <_printf_float+0xb6>
 8009a74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009a78:	ea59 0303 	orrs.w	r3, r9, r3
 8009a7c:	d102      	bne.n	8009a84 <_printf_float+0x28c>
 8009a7e:	6823      	ldr	r3, [r4, #0]
 8009a80:	07d9      	lsls	r1, r3, #31
 8009a82:	d5d7      	bpl.n	8009a34 <_printf_float+0x23c>
 8009a84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a88:	4631      	mov	r1, r6
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	47b8      	blx	r7
 8009a8e:	3001      	adds	r0, #1
 8009a90:	f43f af0d 	beq.w	80098ae <_printf_float+0xb6>
 8009a94:	f04f 0a00 	mov.w	sl, #0
 8009a98:	f104 0b1a 	add.w	fp, r4, #26
 8009a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a9e:	425b      	negs	r3, r3
 8009aa0:	4553      	cmp	r3, sl
 8009aa2:	dc01      	bgt.n	8009aa8 <_printf_float+0x2b0>
 8009aa4:	464b      	mov	r3, r9
 8009aa6:	e793      	b.n	80099d0 <_printf_float+0x1d8>
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	465a      	mov	r2, fp
 8009aac:	4631      	mov	r1, r6
 8009aae:	4628      	mov	r0, r5
 8009ab0:	47b8      	blx	r7
 8009ab2:	3001      	adds	r0, #1
 8009ab4:	f43f aefb 	beq.w	80098ae <_printf_float+0xb6>
 8009ab8:	f10a 0a01 	add.w	sl, sl, #1
 8009abc:	e7ee      	b.n	8009a9c <_printf_float+0x2a4>
 8009abe:	bf00      	nop
 8009ac0:	7fefffff 	.word	0x7fefffff
 8009ac4:	0800d588 	.word	0x0800d588
 8009ac8:	0800d584 	.word	0x0800d584
 8009acc:	0800d590 	.word	0x0800d590
 8009ad0:	0800d58c 	.word	0x0800d58c
 8009ad4:	0800d6c3 	.word	0x0800d6c3
 8009ad8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ada:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ade:	4553      	cmp	r3, sl
 8009ae0:	bfa8      	it	ge
 8009ae2:	4653      	movge	r3, sl
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	4699      	mov	r9, r3
 8009ae8:	dc36      	bgt.n	8009b58 <_printf_float+0x360>
 8009aea:	f04f 0b00 	mov.w	fp, #0
 8009aee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009af2:	f104 021a 	add.w	r2, r4, #26
 8009af6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009af8:	9306      	str	r3, [sp, #24]
 8009afa:	eba3 0309 	sub.w	r3, r3, r9
 8009afe:	455b      	cmp	r3, fp
 8009b00:	dc31      	bgt.n	8009b66 <_printf_float+0x36e>
 8009b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b04:	459a      	cmp	sl, r3
 8009b06:	dc3a      	bgt.n	8009b7e <_printf_float+0x386>
 8009b08:	6823      	ldr	r3, [r4, #0]
 8009b0a:	07da      	lsls	r2, r3, #31
 8009b0c:	d437      	bmi.n	8009b7e <_printf_float+0x386>
 8009b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b10:	ebaa 0903 	sub.w	r9, sl, r3
 8009b14:	9b06      	ldr	r3, [sp, #24]
 8009b16:	ebaa 0303 	sub.w	r3, sl, r3
 8009b1a:	4599      	cmp	r9, r3
 8009b1c:	bfa8      	it	ge
 8009b1e:	4699      	movge	r9, r3
 8009b20:	f1b9 0f00 	cmp.w	r9, #0
 8009b24:	dc33      	bgt.n	8009b8e <_printf_float+0x396>
 8009b26:	f04f 0800 	mov.w	r8, #0
 8009b2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b2e:	f104 0b1a 	add.w	fp, r4, #26
 8009b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b34:	ebaa 0303 	sub.w	r3, sl, r3
 8009b38:	eba3 0309 	sub.w	r3, r3, r9
 8009b3c:	4543      	cmp	r3, r8
 8009b3e:	f77f af79 	ble.w	8009a34 <_printf_float+0x23c>
 8009b42:	2301      	movs	r3, #1
 8009b44:	465a      	mov	r2, fp
 8009b46:	4631      	mov	r1, r6
 8009b48:	4628      	mov	r0, r5
 8009b4a:	47b8      	blx	r7
 8009b4c:	3001      	adds	r0, #1
 8009b4e:	f43f aeae 	beq.w	80098ae <_printf_float+0xb6>
 8009b52:	f108 0801 	add.w	r8, r8, #1
 8009b56:	e7ec      	b.n	8009b32 <_printf_float+0x33a>
 8009b58:	4642      	mov	r2, r8
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	47b8      	blx	r7
 8009b60:	3001      	adds	r0, #1
 8009b62:	d1c2      	bne.n	8009aea <_printf_float+0x2f2>
 8009b64:	e6a3      	b.n	80098ae <_printf_float+0xb6>
 8009b66:	2301      	movs	r3, #1
 8009b68:	4631      	mov	r1, r6
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	9206      	str	r2, [sp, #24]
 8009b6e:	47b8      	blx	r7
 8009b70:	3001      	adds	r0, #1
 8009b72:	f43f ae9c 	beq.w	80098ae <_printf_float+0xb6>
 8009b76:	9a06      	ldr	r2, [sp, #24]
 8009b78:	f10b 0b01 	add.w	fp, fp, #1
 8009b7c:	e7bb      	b.n	8009af6 <_printf_float+0x2fe>
 8009b7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b82:	4631      	mov	r1, r6
 8009b84:	4628      	mov	r0, r5
 8009b86:	47b8      	blx	r7
 8009b88:	3001      	adds	r0, #1
 8009b8a:	d1c0      	bne.n	8009b0e <_printf_float+0x316>
 8009b8c:	e68f      	b.n	80098ae <_printf_float+0xb6>
 8009b8e:	9a06      	ldr	r2, [sp, #24]
 8009b90:	464b      	mov	r3, r9
 8009b92:	4442      	add	r2, r8
 8009b94:	4631      	mov	r1, r6
 8009b96:	4628      	mov	r0, r5
 8009b98:	47b8      	blx	r7
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	d1c3      	bne.n	8009b26 <_printf_float+0x32e>
 8009b9e:	e686      	b.n	80098ae <_printf_float+0xb6>
 8009ba0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ba4:	f1ba 0f01 	cmp.w	sl, #1
 8009ba8:	dc01      	bgt.n	8009bae <_printf_float+0x3b6>
 8009baa:	07db      	lsls	r3, r3, #31
 8009bac:	d536      	bpl.n	8009c1c <_printf_float+0x424>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	4642      	mov	r2, r8
 8009bb2:	4631      	mov	r1, r6
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	47b8      	blx	r7
 8009bb8:	3001      	adds	r0, #1
 8009bba:	f43f ae78 	beq.w	80098ae <_printf_float+0xb6>
 8009bbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	47b8      	blx	r7
 8009bc8:	3001      	adds	r0, #1
 8009bca:	f43f ae70 	beq.w	80098ae <_printf_float+0xb6>
 8009bce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bda:	f7f6 ff75 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bde:	b9c0      	cbnz	r0, 8009c12 <_printf_float+0x41a>
 8009be0:	4653      	mov	r3, sl
 8009be2:	f108 0201 	add.w	r2, r8, #1
 8009be6:	4631      	mov	r1, r6
 8009be8:	4628      	mov	r0, r5
 8009bea:	47b8      	blx	r7
 8009bec:	3001      	adds	r0, #1
 8009bee:	d10c      	bne.n	8009c0a <_printf_float+0x412>
 8009bf0:	e65d      	b.n	80098ae <_printf_float+0xb6>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	465a      	mov	r2, fp
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	47b8      	blx	r7
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	f43f ae56 	beq.w	80098ae <_printf_float+0xb6>
 8009c02:	f108 0801 	add.w	r8, r8, #1
 8009c06:	45d0      	cmp	r8, sl
 8009c08:	dbf3      	blt.n	8009bf2 <_printf_float+0x3fa>
 8009c0a:	464b      	mov	r3, r9
 8009c0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009c10:	e6df      	b.n	80099d2 <_printf_float+0x1da>
 8009c12:	f04f 0800 	mov.w	r8, #0
 8009c16:	f104 0b1a 	add.w	fp, r4, #26
 8009c1a:	e7f4      	b.n	8009c06 <_printf_float+0x40e>
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	4642      	mov	r2, r8
 8009c20:	e7e1      	b.n	8009be6 <_printf_float+0x3ee>
 8009c22:	2301      	movs	r3, #1
 8009c24:	464a      	mov	r2, r9
 8009c26:	4631      	mov	r1, r6
 8009c28:	4628      	mov	r0, r5
 8009c2a:	47b8      	blx	r7
 8009c2c:	3001      	adds	r0, #1
 8009c2e:	f43f ae3e 	beq.w	80098ae <_printf_float+0xb6>
 8009c32:	f108 0801 	add.w	r8, r8, #1
 8009c36:	68e3      	ldr	r3, [r4, #12]
 8009c38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c3a:	1a5b      	subs	r3, r3, r1
 8009c3c:	4543      	cmp	r3, r8
 8009c3e:	dcf0      	bgt.n	8009c22 <_printf_float+0x42a>
 8009c40:	e6fc      	b.n	8009a3c <_printf_float+0x244>
 8009c42:	f04f 0800 	mov.w	r8, #0
 8009c46:	f104 0919 	add.w	r9, r4, #25
 8009c4a:	e7f4      	b.n	8009c36 <_printf_float+0x43e>

08009c4c <__sfputc_r>:
 8009c4c:	6893      	ldr	r3, [r2, #8]
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	b410      	push	{r4}
 8009c54:	6093      	str	r3, [r2, #8]
 8009c56:	da08      	bge.n	8009c6a <__sfputc_r+0x1e>
 8009c58:	6994      	ldr	r4, [r2, #24]
 8009c5a:	42a3      	cmp	r3, r4
 8009c5c:	db01      	blt.n	8009c62 <__sfputc_r+0x16>
 8009c5e:	290a      	cmp	r1, #10
 8009c60:	d103      	bne.n	8009c6a <__sfputc_r+0x1e>
 8009c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c66:	f000 bd78 	b.w	800a75a <__swbuf_r>
 8009c6a:	6813      	ldr	r3, [r2, #0]
 8009c6c:	1c58      	adds	r0, r3, #1
 8009c6e:	6010      	str	r0, [r2, #0]
 8009c70:	7019      	strb	r1, [r3, #0]
 8009c72:	4608      	mov	r0, r1
 8009c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c78:	4770      	bx	lr

08009c7a <__sfputs_r>:
 8009c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7c:	4606      	mov	r6, r0
 8009c7e:	460f      	mov	r7, r1
 8009c80:	4614      	mov	r4, r2
 8009c82:	18d5      	adds	r5, r2, r3
 8009c84:	42ac      	cmp	r4, r5
 8009c86:	d101      	bne.n	8009c8c <__sfputs_r+0x12>
 8009c88:	2000      	movs	r0, #0
 8009c8a:	e007      	b.n	8009c9c <__sfputs_r+0x22>
 8009c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c90:	463a      	mov	r2, r7
 8009c92:	4630      	mov	r0, r6
 8009c94:	f7ff ffda 	bl	8009c4c <__sfputc_r>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d1f3      	bne.n	8009c84 <__sfputs_r+0xa>
 8009c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ca0 <_vfiprintf_r>:
 8009ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca4:	460d      	mov	r5, r1
 8009ca6:	b09d      	sub	sp, #116	@ 0x74
 8009ca8:	4614      	mov	r4, r2
 8009caa:	4698      	mov	r8, r3
 8009cac:	4606      	mov	r6, r0
 8009cae:	b118      	cbz	r0, 8009cb8 <_vfiprintf_r+0x18>
 8009cb0:	6a03      	ldr	r3, [r0, #32]
 8009cb2:	b90b      	cbnz	r3, 8009cb8 <_vfiprintf_r+0x18>
 8009cb4:	f000 fbd0 	bl	800a458 <__sinit>
 8009cb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cba:	07d9      	lsls	r1, r3, #31
 8009cbc:	d405      	bmi.n	8009cca <_vfiprintf_r+0x2a>
 8009cbe:	89ab      	ldrh	r3, [r5, #12]
 8009cc0:	059a      	lsls	r2, r3, #22
 8009cc2:	d402      	bmi.n	8009cca <_vfiprintf_r+0x2a>
 8009cc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cc6:	f000 fe9a 	bl	800a9fe <__retarget_lock_acquire_recursive>
 8009cca:	89ab      	ldrh	r3, [r5, #12]
 8009ccc:	071b      	lsls	r3, r3, #28
 8009cce:	d501      	bpl.n	8009cd4 <_vfiprintf_r+0x34>
 8009cd0:	692b      	ldr	r3, [r5, #16]
 8009cd2:	b99b      	cbnz	r3, 8009cfc <_vfiprintf_r+0x5c>
 8009cd4:	4629      	mov	r1, r5
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f000 fd7e 	bl	800a7d8 <__swsetup_r>
 8009cdc:	b170      	cbz	r0, 8009cfc <_vfiprintf_r+0x5c>
 8009cde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ce0:	07dc      	lsls	r4, r3, #31
 8009ce2:	d504      	bpl.n	8009cee <_vfiprintf_r+0x4e>
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce8:	b01d      	add	sp, #116	@ 0x74
 8009cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cee:	89ab      	ldrh	r3, [r5, #12]
 8009cf0:	0598      	lsls	r0, r3, #22
 8009cf2:	d4f7      	bmi.n	8009ce4 <_vfiprintf_r+0x44>
 8009cf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cf6:	f000 fe83 	bl	800aa00 <__retarget_lock_release_recursive>
 8009cfa:	e7f3      	b.n	8009ce4 <_vfiprintf_r+0x44>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d00:	2320      	movs	r3, #32
 8009d02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d06:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d0a:	2330      	movs	r3, #48	@ 0x30
 8009d0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ebc <_vfiprintf_r+0x21c>
 8009d10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d14:	f04f 0901 	mov.w	r9, #1
 8009d18:	4623      	mov	r3, r4
 8009d1a:	469a      	mov	sl, r3
 8009d1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d20:	b10a      	cbz	r2, 8009d26 <_vfiprintf_r+0x86>
 8009d22:	2a25      	cmp	r2, #37	@ 0x25
 8009d24:	d1f9      	bne.n	8009d1a <_vfiprintf_r+0x7a>
 8009d26:	ebba 0b04 	subs.w	fp, sl, r4
 8009d2a:	d00b      	beq.n	8009d44 <_vfiprintf_r+0xa4>
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	4622      	mov	r2, r4
 8009d30:	4629      	mov	r1, r5
 8009d32:	4630      	mov	r0, r6
 8009d34:	f7ff ffa1 	bl	8009c7a <__sfputs_r>
 8009d38:	3001      	adds	r0, #1
 8009d3a:	f000 80a7 	beq.w	8009e8c <_vfiprintf_r+0x1ec>
 8009d3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d40:	445a      	add	r2, fp
 8009d42:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d44:	f89a 3000 	ldrb.w	r3, [sl]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f000 809f 	beq.w	8009e8c <_vfiprintf_r+0x1ec>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f04f 32ff 	mov.w	r2, #4294967295
 8009d54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d58:	f10a 0a01 	add.w	sl, sl, #1
 8009d5c:	9304      	str	r3, [sp, #16]
 8009d5e:	9307      	str	r3, [sp, #28]
 8009d60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d64:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d66:	4654      	mov	r4, sl
 8009d68:	2205      	movs	r2, #5
 8009d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d6e:	4853      	ldr	r0, [pc, #332]	@ (8009ebc <_vfiprintf_r+0x21c>)
 8009d70:	f7f6 fa2e 	bl	80001d0 <memchr>
 8009d74:	9a04      	ldr	r2, [sp, #16]
 8009d76:	b9d8      	cbnz	r0, 8009db0 <_vfiprintf_r+0x110>
 8009d78:	06d1      	lsls	r1, r2, #27
 8009d7a:	bf44      	itt	mi
 8009d7c:	2320      	movmi	r3, #32
 8009d7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d82:	0713      	lsls	r3, r2, #28
 8009d84:	bf44      	itt	mi
 8009d86:	232b      	movmi	r3, #43	@ 0x2b
 8009d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d92:	d015      	beq.n	8009dc0 <_vfiprintf_r+0x120>
 8009d94:	9a07      	ldr	r2, [sp, #28]
 8009d96:	4654      	mov	r4, sl
 8009d98:	2000      	movs	r0, #0
 8009d9a:	f04f 0c0a 	mov.w	ip, #10
 8009d9e:	4621      	mov	r1, r4
 8009da0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009da4:	3b30      	subs	r3, #48	@ 0x30
 8009da6:	2b09      	cmp	r3, #9
 8009da8:	d94b      	bls.n	8009e42 <_vfiprintf_r+0x1a2>
 8009daa:	b1b0      	cbz	r0, 8009dda <_vfiprintf_r+0x13a>
 8009dac:	9207      	str	r2, [sp, #28]
 8009dae:	e014      	b.n	8009dda <_vfiprintf_r+0x13a>
 8009db0:	eba0 0308 	sub.w	r3, r0, r8
 8009db4:	fa09 f303 	lsl.w	r3, r9, r3
 8009db8:	4313      	orrs	r3, r2
 8009dba:	9304      	str	r3, [sp, #16]
 8009dbc:	46a2      	mov	sl, r4
 8009dbe:	e7d2      	b.n	8009d66 <_vfiprintf_r+0xc6>
 8009dc0:	9b03      	ldr	r3, [sp, #12]
 8009dc2:	1d19      	adds	r1, r3, #4
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	9103      	str	r1, [sp, #12]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	bfbb      	ittet	lt
 8009dcc:	425b      	neglt	r3, r3
 8009dce:	f042 0202 	orrlt.w	r2, r2, #2
 8009dd2:	9307      	strge	r3, [sp, #28]
 8009dd4:	9307      	strlt	r3, [sp, #28]
 8009dd6:	bfb8      	it	lt
 8009dd8:	9204      	strlt	r2, [sp, #16]
 8009dda:	7823      	ldrb	r3, [r4, #0]
 8009ddc:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dde:	d10a      	bne.n	8009df6 <_vfiprintf_r+0x156>
 8009de0:	7863      	ldrb	r3, [r4, #1]
 8009de2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009de4:	d132      	bne.n	8009e4c <_vfiprintf_r+0x1ac>
 8009de6:	9b03      	ldr	r3, [sp, #12]
 8009de8:	1d1a      	adds	r2, r3, #4
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	9203      	str	r2, [sp, #12]
 8009dee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009df2:	3402      	adds	r4, #2
 8009df4:	9305      	str	r3, [sp, #20]
 8009df6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ecc <_vfiprintf_r+0x22c>
 8009dfa:	7821      	ldrb	r1, [r4, #0]
 8009dfc:	2203      	movs	r2, #3
 8009dfe:	4650      	mov	r0, sl
 8009e00:	f7f6 f9e6 	bl	80001d0 <memchr>
 8009e04:	b138      	cbz	r0, 8009e16 <_vfiprintf_r+0x176>
 8009e06:	9b04      	ldr	r3, [sp, #16]
 8009e08:	eba0 000a 	sub.w	r0, r0, sl
 8009e0c:	2240      	movs	r2, #64	@ 0x40
 8009e0e:	4082      	lsls	r2, r0
 8009e10:	4313      	orrs	r3, r2
 8009e12:	3401      	adds	r4, #1
 8009e14:	9304      	str	r3, [sp, #16]
 8009e16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e1a:	4829      	ldr	r0, [pc, #164]	@ (8009ec0 <_vfiprintf_r+0x220>)
 8009e1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e20:	2206      	movs	r2, #6
 8009e22:	f7f6 f9d5 	bl	80001d0 <memchr>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	d03f      	beq.n	8009eaa <_vfiprintf_r+0x20a>
 8009e2a:	4b26      	ldr	r3, [pc, #152]	@ (8009ec4 <_vfiprintf_r+0x224>)
 8009e2c:	bb1b      	cbnz	r3, 8009e76 <_vfiprintf_r+0x1d6>
 8009e2e:	9b03      	ldr	r3, [sp, #12]
 8009e30:	3307      	adds	r3, #7
 8009e32:	f023 0307 	bic.w	r3, r3, #7
 8009e36:	3308      	adds	r3, #8
 8009e38:	9303      	str	r3, [sp, #12]
 8009e3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e3c:	443b      	add	r3, r7
 8009e3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e40:	e76a      	b.n	8009d18 <_vfiprintf_r+0x78>
 8009e42:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e46:	460c      	mov	r4, r1
 8009e48:	2001      	movs	r0, #1
 8009e4a:	e7a8      	b.n	8009d9e <_vfiprintf_r+0xfe>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	3401      	adds	r4, #1
 8009e50:	9305      	str	r3, [sp, #20]
 8009e52:	4619      	mov	r1, r3
 8009e54:	f04f 0c0a 	mov.w	ip, #10
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e5e:	3a30      	subs	r2, #48	@ 0x30
 8009e60:	2a09      	cmp	r2, #9
 8009e62:	d903      	bls.n	8009e6c <_vfiprintf_r+0x1cc>
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d0c6      	beq.n	8009df6 <_vfiprintf_r+0x156>
 8009e68:	9105      	str	r1, [sp, #20]
 8009e6a:	e7c4      	b.n	8009df6 <_vfiprintf_r+0x156>
 8009e6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e70:	4604      	mov	r4, r0
 8009e72:	2301      	movs	r3, #1
 8009e74:	e7f0      	b.n	8009e58 <_vfiprintf_r+0x1b8>
 8009e76:	ab03      	add	r3, sp, #12
 8009e78:	9300      	str	r3, [sp, #0]
 8009e7a:	462a      	mov	r2, r5
 8009e7c:	4b12      	ldr	r3, [pc, #72]	@ (8009ec8 <_vfiprintf_r+0x228>)
 8009e7e:	a904      	add	r1, sp, #16
 8009e80:	4630      	mov	r0, r6
 8009e82:	f7ff fcb9 	bl	80097f8 <_printf_float>
 8009e86:	4607      	mov	r7, r0
 8009e88:	1c78      	adds	r0, r7, #1
 8009e8a:	d1d6      	bne.n	8009e3a <_vfiprintf_r+0x19a>
 8009e8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e8e:	07d9      	lsls	r1, r3, #31
 8009e90:	d405      	bmi.n	8009e9e <_vfiprintf_r+0x1fe>
 8009e92:	89ab      	ldrh	r3, [r5, #12]
 8009e94:	059a      	lsls	r2, r3, #22
 8009e96:	d402      	bmi.n	8009e9e <_vfiprintf_r+0x1fe>
 8009e98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e9a:	f000 fdb1 	bl	800aa00 <__retarget_lock_release_recursive>
 8009e9e:	89ab      	ldrh	r3, [r5, #12]
 8009ea0:	065b      	lsls	r3, r3, #25
 8009ea2:	f53f af1f 	bmi.w	8009ce4 <_vfiprintf_r+0x44>
 8009ea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ea8:	e71e      	b.n	8009ce8 <_vfiprintf_r+0x48>
 8009eaa:	ab03      	add	r3, sp, #12
 8009eac:	9300      	str	r3, [sp, #0]
 8009eae:	462a      	mov	r2, r5
 8009eb0:	4b05      	ldr	r3, [pc, #20]	@ (8009ec8 <_vfiprintf_r+0x228>)
 8009eb2:	a904      	add	r1, sp, #16
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	f000 f879 	bl	8009fac <_printf_i>
 8009eba:	e7e4      	b.n	8009e86 <_vfiprintf_r+0x1e6>
 8009ebc:	0800d594 	.word	0x0800d594
 8009ec0:	0800d59e 	.word	0x0800d59e
 8009ec4:	080097f9 	.word	0x080097f9
 8009ec8:	08009c7b 	.word	0x08009c7b
 8009ecc:	0800d59a 	.word	0x0800d59a

08009ed0 <_printf_common>:
 8009ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ed4:	4616      	mov	r6, r2
 8009ed6:	4698      	mov	r8, r3
 8009ed8:	688a      	ldr	r2, [r1, #8]
 8009eda:	690b      	ldr	r3, [r1, #16]
 8009edc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	bfb8      	it	lt
 8009ee4:	4613      	movlt	r3, r2
 8009ee6:	6033      	str	r3, [r6, #0]
 8009ee8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009eec:	4607      	mov	r7, r0
 8009eee:	460c      	mov	r4, r1
 8009ef0:	b10a      	cbz	r2, 8009ef6 <_printf_common+0x26>
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	6033      	str	r3, [r6, #0]
 8009ef6:	6823      	ldr	r3, [r4, #0]
 8009ef8:	0699      	lsls	r1, r3, #26
 8009efa:	bf42      	ittt	mi
 8009efc:	6833      	ldrmi	r3, [r6, #0]
 8009efe:	3302      	addmi	r3, #2
 8009f00:	6033      	strmi	r3, [r6, #0]
 8009f02:	6825      	ldr	r5, [r4, #0]
 8009f04:	f015 0506 	ands.w	r5, r5, #6
 8009f08:	d106      	bne.n	8009f18 <_printf_common+0x48>
 8009f0a:	f104 0a19 	add.w	sl, r4, #25
 8009f0e:	68e3      	ldr	r3, [r4, #12]
 8009f10:	6832      	ldr	r2, [r6, #0]
 8009f12:	1a9b      	subs	r3, r3, r2
 8009f14:	42ab      	cmp	r3, r5
 8009f16:	dc26      	bgt.n	8009f66 <_printf_common+0x96>
 8009f18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f1c:	6822      	ldr	r2, [r4, #0]
 8009f1e:	3b00      	subs	r3, #0
 8009f20:	bf18      	it	ne
 8009f22:	2301      	movne	r3, #1
 8009f24:	0692      	lsls	r2, r2, #26
 8009f26:	d42b      	bmi.n	8009f80 <_printf_common+0xb0>
 8009f28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f2c:	4641      	mov	r1, r8
 8009f2e:	4638      	mov	r0, r7
 8009f30:	47c8      	blx	r9
 8009f32:	3001      	adds	r0, #1
 8009f34:	d01e      	beq.n	8009f74 <_printf_common+0xa4>
 8009f36:	6823      	ldr	r3, [r4, #0]
 8009f38:	6922      	ldr	r2, [r4, #16]
 8009f3a:	f003 0306 	and.w	r3, r3, #6
 8009f3e:	2b04      	cmp	r3, #4
 8009f40:	bf02      	ittt	eq
 8009f42:	68e5      	ldreq	r5, [r4, #12]
 8009f44:	6833      	ldreq	r3, [r6, #0]
 8009f46:	1aed      	subeq	r5, r5, r3
 8009f48:	68a3      	ldr	r3, [r4, #8]
 8009f4a:	bf0c      	ite	eq
 8009f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f50:	2500      	movne	r5, #0
 8009f52:	4293      	cmp	r3, r2
 8009f54:	bfc4      	itt	gt
 8009f56:	1a9b      	subgt	r3, r3, r2
 8009f58:	18ed      	addgt	r5, r5, r3
 8009f5a:	2600      	movs	r6, #0
 8009f5c:	341a      	adds	r4, #26
 8009f5e:	42b5      	cmp	r5, r6
 8009f60:	d11a      	bne.n	8009f98 <_printf_common+0xc8>
 8009f62:	2000      	movs	r0, #0
 8009f64:	e008      	b.n	8009f78 <_printf_common+0xa8>
 8009f66:	2301      	movs	r3, #1
 8009f68:	4652      	mov	r2, sl
 8009f6a:	4641      	mov	r1, r8
 8009f6c:	4638      	mov	r0, r7
 8009f6e:	47c8      	blx	r9
 8009f70:	3001      	adds	r0, #1
 8009f72:	d103      	bne.n	8009f7c <_printf_common+0xac>
 8009f74:	f04f 30ff 	mov.w	r0, #4294967295
 8009f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f7c:	3501      	adds	r5, #1
 8009f7e:	e7c6      	b.n	8009f0e <_printf_common+0x3e>
 8009f80:	18e1      	adds	r1, r4, r3
 8009f82:	1c5a      	adds	r2, r3, #1
 8009f84:	2030      	movs	r0, #48	@ 0x30
 8009f86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f8a:	4422      	add	r2, r4
 8009f8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f94:	3302      	adds	r3, #2
 8009f96:	e7c7      	b.n	8009f28 <_printf_common+0x58>
 8009f98:	2301      	movs	r3, #1
 8009f9a:	4622      	mov	r2, r4
 8009f9c:	4641      	mov	r1, r8
 8009f9e:	4638      	mov	r0, r7
 8009fa0:	47c8      	blx	r9
 8009fa2:	3001      	adds	r0, #1
 8009fa4:	d0e6      	beq.n	8009f74 <_printf_common+0xa4>
 8009fa6:	3601      	adds	r6, #1
 8009fa8:	e7d9      	b.n	8009f5e <_printf_common+0x8e>
	...

08009fac <_printf_i>:
 8009fac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fb0:	7e0f      	ldrb	r7, [r1, #24]
 8009fb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fb4:	2f78      	cmp	r7, #120	@ 0x78
 8009fb6:	4691      	mov	r9, r2
 8009fb8:	4680      	mov	r8, r0
 8009fba:	460c      	mov	r4, r1
 8009fbc:	469a      	mov	sl, r3
 8009fbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009fc2:	d807      	bhi.n	8009fd4 <_printf_i+0x28>
 8009fc4:	2f62      	cmp	r7, #98	@ 0x62
 8009fc6:	d80a      	bhi.n	8009fde <_printf_i+0x32>
 8009fc8:	2f00      	cmp	r7, #0
 8009fca:	f000 80d1 	beq.w	800a170 <_printf_i+0x1c4>
 8009fce:	2f58      	cmp	r7, #88	@ 0x58
 8009fd0:	f000 80b8 	beq.w	800a144 <_printf_i+0x198>
 8009fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009fdc:	e03a      	b.n	800a054 <_printf_i+0xa8>
 8009fde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009fe2:	2b15      	cmp	r3, #21
 8009fe4:	d8f6      	bhi.n	8009fd4 <_printf_i+0x28>
 8009fe6:	a101      	add	r1, pc, #4	@ (adr r1, 8009fec <_printf_i+0x40>)
 8009fe8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fec:	0800a045 	.word	0x0800a045
 8009ff0:	0800a059 	.word	0x0800a059
 8009ff4:	08009fd5 	.word	0x08009fd5
 8009ff8:	08009fd5 	.word	0x08009fd5
 8009ffc:	08009fd5 	.word	0x08009fd5
 800a000:	08009fd5 	.word	0x08009fd5
 800a004:	0800a059 	.word	0x0800a059
 800a008:	08009fd5 	.word	0x08009fd5
 800a00c:	08009fd5 	.word	0x08009fd5
 800a010:	08009fd5 	.word	0x08009fd5
 800a014:	08009fd5 	.word	0x08009fd5
 800a018:	0800a157 	.word	0x0800a157
 800a01c:	0800a083 	.word	0x0800a083
 800a020:	0800a111 	.word	0x0800a111
 800a024:	08009fd5 	.word	0x08009fd5
 800a028:	08009fd5 	.word	0x08009fd5
 800a02c:	0800a179 	.word	0x0800a179
 800a030:	08009fd5 	.word	0x08009fd5
 800a034:	0800a083 	.word	0x0800a083
 800a038:	08009fd5 	.word	0x08009fd5
 800a03c:	08009fd5 	.word	0x08009fd5
 800a040:	0800a119 	.word	0x0800a119
 800a044:	6833      	ldr	r3, [r6, #0]
 800a046:	1d1a      	adds	r2, r3, #4
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	6032      	str	r2, [r6, #0]
 800a04c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a050:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a054:	2301      	movs	r3, #1
 800a056:	e09c      	b.n	800a192 <_printf_i+0x1e6>
 800a058:	6833      	ldr	r3, [r6, #0]
 800a05a:	6820      	ldr	r0, [r4, #0]
 800a05c:	1d19      	adds	r1, r3, #4
 800a05e:	6031      	str	r1, [r6, #0]
 800a060:	0606      	lsls	r6, r0, #24
 800a062:	d501      	bpl.n	800a068 <_printf_i+0xbc>
 800a064:	681d      	ldr	r5, [r3, #0]
 800a066:	e003      	b.n	800a070 <_printf_i+0xc4>
 800a068:	0645      	lsls	r5, r0, #25
 800a06a:	d5fb      	bpl.n	800a064 <_printf_i+0xb8>
 800a06c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a070:	2d00      	cmp	r5, #0
 800a072:	da03      	bge.n	800a07c <_printf_i+0xd0>
 800a074:	232d      	movs	r3, #45	@ 0x2d
 800a076:	426d      	negs	r5, r5
 800a078:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a07c:	4858      	ldr	r0, [pc, #352]	@ (800a1e0 <_printf_i+0x234>)
 800a07e:	230a      	movs	r3, #10
 800a080:	e011      	b.n	800a0a6 <_printf_i+0xfa>
 800a082:	6821      	ldr	r1, [r4, #0]
 800a084:	6833      	ldr	r3, [r6, #0]
 800a086:	0608      	lsls	r0, r1, #24
 800a088:	f853 5b04 	ldr.w	r5, [r3], #4
 800a08c:	d402      	bmi.n	800a094 <_printf_i+0xe8>
 800a08e:	0649      	lsls	r1, r1, #25
 800a090:	bf48      	it	mi
 800a092:	b2ad      	uxthmi	r5, r5
 800a094:	2f6f      	cmp	r7, #111	@ 0x6f
 800a096:	4852      	ldr	r0, [pc, #328]	@ (800a1e0 <_printf_i+0x234>)
 800a098:	6033      	str	r3, [r6, #0]
 800a09a:	bf14      	ite	ne
 800a09c:	230a      	movne	r3, #10
 800a09e:	2308      	moveq	r3, #8
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0a6:	6866      	ldr	r6, [r4, #4]
 800a0a8:	60a6      	str	r6, [r4, #8]
 800a0aa:	2e00      	cmp	r6, #0
 800a0ac:	db05      	blt.n	800a0ba <_printf_i+0x10e>
 800a0ae:	6821      	ldr	r1, [r4, #0]
 800a0b0:	432e      	orrs	r6, r5
 800a0b2:	f021 0104 	bic.w	r1, r1, #4
 800a0b6:	6021      	str	r1, [r4, #0]
 800a0b8:	d04b      	beq.n	800a152 <_printf_i+0x1a6>
 800a0ba:	4616      	mov	r6, r2
 800a0bc:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0c0:	fb03 5711 	mls	r7, r3, r1, r5
 800a0c4:	5dc7      	ldrb	r7, [r0, r7]
 800a0c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0ca:	462f      	mov	r7, r5
 800a0cc:	42bb      	cmp	r3, r7
 800a0ce:	460d      	mov	r5, r1
 800a0d0:	d9f4      	bls.n	800a0bc <_printf_i+0x110>
 800a0d2:	2b08      	cmp	r3, #8
 800a0d4:	d10b      	bne.n	800a0ee <_printf_i+0x142>
 800a0d6:	6823      	ldr	r3, [r4, #0]
 800a0d8:	07df      	lsls	r7, r3, #31
 800a0da:	d508      	bpl.n	800a0ee <_printf_i+0x142>
 800a0dc:	6923      	ldr	r3, [r4, #16]
 800a0de:	6861      	ldr	r1, [r4, #4]
 800a0e0:	4299      	cmp	r1, r3
 800a0e2:	bfde      	ittt	le
 800a0e4:	2330      	movle	r3, #48	@ 0x30
 800a0e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0ee:	1b92      	subs	r2, r2, r6
 800a0f0:	6122      	str	r2, [r4, #16]
 800a0f2:	f8cd a000 	str.w	sl, [sp]
 800a0f6:	464b      	mov	r3, r9
 800a0f8:	aa03      	add	r2, sp, #12
 800a0fa:	4621      	mov	r1, r4
 800a0fc:	4640      	mov	r0, r8
 800a0fe:	f7ff fee7 	bl	8009ed0 <_printf_common>
 800a102:	3001      	adds	r0, #1
 800a104:	d14a      	bne.n	800a19c <_printf_i+0x1f0>
 800a106:	f04f 30ff 	mov.w	r0, #4294967295
 800a10a:	b004      	add	sp, #16
 800a10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a110:	6823      	ldr	r3, [r4, #0]
 800a112:	f043 0320 	orr.w	r3, r3, #32
 800a116:	6023      	str	r3, [r4, #0]
 800a118:	4832      	ldr	r0, [pc, #200]	@ (800a1e4 <_printf_i+0x238>)
 800a11a:	2778      	movs	r7, #120	@ 0x78
 800a11c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a120:	6823      	ldr	r3, [r4, #0]
 800a122:	6831      	ldr	r1, [r6, #0]
 800a124:	061f      	lsls	r7, r3, #24
 800a126:	f851 5b04 	ldr.w	r5, [r1], #4
 800a12a:	d402      	bmi.n	800a132 <_printf_i+0x186>
 800a12c:	065f      	lsls	r7, r3, #25
 800a12e:	bf48      	it	mi
 800a130:	b2ad      	uxthmi	r5, r5
 800a132:	6031      	str	r1, [r6, #0]
 800a134:	07d9      	lsls	r1, r3, #31
 800a136:	bf44      	itt	mi
 800a138:	f043 0320 	orrmi.w	r3, r3, #32
 800a13c:	6023      	strmi	r3, [r4, #0]
 800a13e:	b11d      	cbz	r5, 800a148 <_printf_i+0x19c>
 800a140:	2310      	movs	r3, #16
 800a142:	e7ad      	b.n	800a0a0 <_printf_i+0xf4>
 800a144:	4826      	ldr	r0, [pc, #152]	@ (800a1e0 <_printf_i+0x234>)
 800a146:	e7e9      	b.n	800a11c <_printf_i+0x170>
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	f023 0320 	bic.w	r3, r3, #32
 800a14e:	6023      	str	r3, [r4, #0]
 800a150:	e7f6      	b.n	800a140 <_printf_i+0x194>
 800a152:	4616      	mov	r6, r2
 800a154:	e7bd      	b.n	800a0d2 <_printf_i+0x126>
 800a156:	6833      	ldr	r3, [r6, #0]
 800a158:	6825      	ldr	r5, [r4, #0]
 800a15a:	6961      	ldr	r1, [r4, #20]
 800a15c:	1d18      	adds	r0, r3, #4
 800a15e:	6030      	str	r0, [r6, #0]
 800a160:	062e      	lsls	r6, r5, #24
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	d501      	bpl.n	800a16a <_printf_i+0x1be>
 800a166:	6019      	str	r1, [r3, #0]
 800a168:	e002      	b.n	800a170 <_printf_i+0x1c4>
 800a16a:	0668      	lsls	r0, r5, #25
 800a16c:	d5fb      	bpl.n	800a166 <_printf_i+0x1ba>
 800a16e:	8019      	strh	r1, [r3, #0]
 800a170:	2300      	movs	r3, #0
 800a172:	6123      	str	r3, [r4, #16]
 800a174:	4616      	mov	r6, r2
 800a176:	e7bc      	b.n	800a0f2 <_printf_i+0x146>
 800a178:	6833      	ldr	r3, [r6, #0]
 800a17a:	1d1a      	adds	r2, r3, #4
 800a17c:	6032      	str	r2, [r6, #0]
 800a17e:	681e      	ldr	r6, [r3, #0]
 800a180:	6862      	ldr	r2, [r4, #4]
 800a182:	2100      	movs	r1, #0
 800a184:	4630      	mov	r0, r6
 800a186:	f7f6 f823 	bl	80001d0 <memchr>
 800a18a:	b108      	cbz	r0, 800a190 <_printf_i+0x1e4>
 800a18c:	1b80      	subs	r0, r0, r6
 800a18e:	6060      	str	r0, [r4, #4]
 800a190:	6863      	ldr	r3, [r4, #4]
 800a192:	6123      	str	r3, [r4, #16]
 800a194:	2300      	movs	r3, #0
 800a196:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a19a:	e7aa      	b.n	800a0f2 <_printf_i+0x146>
 800a19c:	6923      	ldr	r3, [r4, #16]
 800a19e:	4632      	mov	r2, r6
 800a1a0:	4649      	mov	r1, r9
 800a1a2:	4640      	mov	r0, r8
 800a1a4:	47d0      	blx	sl
 800a1a6:	3001      	adds	r0, #1
 800a1a8:	d0ad      	beq.n	800a106 <_printf_i+0x15a>
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	079b      	lsls	r3, r3, #30
 800a1ae:	d413      	bmi.n	800a1d8 <_printf_i+0x22c>
 800a1b0:	68e0      	ldr	r0, [r4, #12]
 800a1b2:	9b03      	ldr	r3, [sp, #12]
 800a1b4:	4298      	cmp	r0, r3
 800a1b6:	bfb8      	it	lt
 800a1b8:	4618      	movlt	r0, r3
 800a1ba:	e7a6      	b.n	800a10a <_printf_i+0x15e>
 800a1bc:	2301      	movs	r3, #1
 800a1be:	4632      	mov	r2, r6
 800a1c0:	4649      	mov	r1, r9
 800a1c2:	4640      	mov	r0, r8
 800a1c4:	47d0      	blx	sl
 800a1c6:	3001      	adds	r0, #1
 800a1c8:	d09d      	beq.n	800a106 <_printf_i+0x15a>
 800a1ca:	3501      	adds	r5, #1
 800a1cc:	68e3      	ldr	r3, [r4, #12]
 800a1ce:	9903      	ldr	r1, [sp, #12]
 800a1d0:	1a5b      	subs	r3, r3, r1
 800a1d2:	42ab      	cmp	r3, r5
 800a1d4:	dcf2      	bgt.n	800a1bc <_printf_i+0x210>
 800a1d6:	e7eb      	b.n	800a1b0 <_printf_i+0x204>
 800a1d8:	2500      	movs	r5, #0
 800a1da:	f104 0619 	add.w	r6, r4, #25
 800a1de:	e7f5      	b.n	800a1cc <_printf_i+0x220>
 800a1e0:	0800d5a5 	.word	0x0800d5a5
 800a1e4:	0800d5b6 	.word	0x0800d5b6

0800a1e8 <__sflush_r>:
 800a1e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1f0:	0716      	lsls	r6, r2, #28
 800a1f2:	4605      	mov	r5, r0
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	d454      	bmi.n	800a2a2 <__sflush_r+0xba>
 800a1f8:	684b      	ldr	r3, [r1, #4]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	dc02      	bgt.n	800a204 <__sflush_r+0x1c>
 800a1fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a200:	2b00      	cmp	r3, #0
 800a202:	dd48      	ble.n	800a296 <__sflush_r+0xae>
 800a204:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a206:	2e00      	cmp	r6, #0
 800a208:	d045      	beq.n	800a296 <__sflush_r+0xae>
 800a20a:	2300      	movs	r3, #0
 800a20c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a210:	682f      	ldr	r7, [r5, #0]
 800a212:	6a21      	ldr	r1, [r4, #32]
 800a214:	602b      	str	r3, [r5, #0]
 800a216:	d030      	beq.n	800a27a <__sflush_r+0x92>
 800a218:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a21a:	89a3      	ldrh	r3, [r4, #12]
 800a21c:	0759      	lsls	r1, r3, #29
 800a21e:	d505      	bpl.n	800a22c <__sflush_r+0x44>
 800a220:	6863      	ldr	r3, [r4, #4]
 800a222:	1ad2      	subs	r2, r2, r3
 800a224:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a226:	b10b      	cbz	r3, 800a22c <__sflush_r+0x44>
 800a228:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a22a:	1ad2      	subs	r2, r2, r3
 800a22c:	2300      	movs	r3, #0
 800a22e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a230:	6a21      	ldr	r1, [r4, #32]
 800a232:	4628      	mov	r0, r5
 800a234:	47b0      	blx	r6
 800a236:	1c43      	adds	r3, r0, #1
 800a238:	89a3      	ldrh	r3, [r4, #12]
 800a23a:	d106      	bne.n	800a24a <__sflush_r+0x62>
 800a23c:	6829      	ldr	r1, [r5, #0]
 800a23e:	291d      	cmp	r1, #29
 800a240:	d82b      	bhi.n	800a29a <__sflush_r+0xb2>
 800a242:	4a2a      	ldr	r2, [pc, #168]	@ (800a2ec <__sflush_r+0x104>)
 800a244:	40ca      	lsrs	r2, r1
 800a246:	07d6      	lsls	r6, r2, #31
 800a248:	d527      	bpl.n	800a29a <__sflush_r+0xb2>
 800a24a:	2200      	movs	r2, #0
 800a24c:	6062      	str	r2, [r4, #4]
 800a24e:	04d9      	lsls	r1, r3, #19
 800a250:	6922      	ldr	r2, [r4, #16]
 800a252:	6022      	str	r2, [r4, #0]
 800a254:	d504      	bpl.n	800a260 <__sflush_r+0x78>
 800a256:	1c42      	adds	r2, r0, #1
 800a258:	d101      	bne.n	800a25e <__sflush_r+0x76>
 800a25a:	682b      	ldr	r3, [r5, #0]
 800a25c:	b903      	cbnz	r3, 800a260 <__sflush_r+0x78>
 800a25e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a260:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a262:	602f      	str	r7, [r5, #0]
 800a264:	b1b9      	cbz	r1, 800a296 <__sflush_r+0xae>
 800a266:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a26a:	4299      	cmp	r1, r3
 800a26c:	d002      	beq.n	800a274 <__sflush_r+0x8c>
 800a26e:	4628      	mov	r0, r5
 800a270:	f001 fa36 	bl	800b6e0 <_free_r>
 800a274:	2300      	movs	r3, #0
 800a276:	6363      	str	r3, [r4, #52]	@ 0x34
 800a278:	e00d      	b.n	800a296 <__sflush_r+0xae>
 800a27a:	2301      	movs	r3, #1
 800a27c:	4628      	mov	r0, r5
 800a27e:	47b0      	blx	r6
 800a280:	4602      	mov	r2, r0
 800a282:	1c50      	adds	r0, r2, #1
 800a284:	d1c9      	bne.n	800a21a <__sflush_r+0x32>
 800a286:	682b      	ldr	r3, [r5, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d0c6      	beq.n	800a21a <__sflush_r+0x32>
 800a28c:	2b1d      	cmp	r3, #29
 800a28e:	d001      	beq.n	800a294 <__sflush_r+0xac>
 800a290:	2b16      	cmp	r3, #22
 800a292:	d11e      	bne.n	800a2d2 <__sflush_r+0xea>
 800a294:	602f      	str	r7, [r5, #0]
 800a296:	2000      	movs	r0, #0
 800a298:	e022      	b.n	800a2e0 <__sflush_r+0xf8>
 800a29a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a29e:	b21b      	sxth	r3, r3
 800a2a0:	e01b      	b.n	800a2da <__sflush_r+0xf2>
 800a2a2:	690f      	ldr	r7, [r1, #16]
 800a2a4:	2f00      	cmp	r7, #0
 800a2a6:	d0f6      	beq.n	800a296 <__sflush_r+0xae>
 800a2a8:	0793      	lsls	r3, r2, #30
 800a2aa:	680e      	ldr	r6, [r1, #0]
 800a2ac:	bf08      	it	eq
 800a2ae:	694b      	ldreq	r3, [r1, #20]
 800a2b0:	600f      	str	r7, [r1, #0]
 800a2b2:	bf18      	it	ne
 800a2b4:	2300      	movne	r3, #0
 800a2b6:	eba6 0807 	sub.w	r8, r6, r7
 800a2ba:	608b      	str	r3, [r1, #8]
 800a2bc:	f1b8 0f00 	cmp.w	r8, #0
 800a2c0:	dde9      	ble.n	800a296 <__sflush_r+0xae>
 800a2c2:	6a21      	ldr	r1, [r4, #32]
 800a2c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a2c6:	4643      	mov	r3, r8
 800a2c8:	463a      	mov	r2, r7
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	47b0      	blx	r6
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	dc08      	bgt.n	800a2e4 <__sflush_r+0xfc>
 800a2d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2da:	81a3      	strh	r3, [r4, #12]
 800a2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2e4:	4407      	add	r7, r0
 800a2e6:	eba8 0800 	sub.w	r8, r8, r0
 800a2ea:	e7e7      	b.n	800a2bc <__sflush_r+0xd4>
 800a2ec:	20400001 	.word	0x20400001

0800a2f0 <_fflush_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	690b      	ldr	r3, [r1, #16]
 800a2f4:	4605      	mov	r5, r0
 800a2f6:	460c      	mov	r4, r1
 800a2f8:	b913      	cbnz	r3, 800a300 <_fflush_r+0x10>
 800a2fa:	2500      	movs	r5, #0
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	bd38      	pop	{r3, r4, r5, pc}
 800a300:	b118      	cbz	r0, 800a30a <_fflush_r+0x1a>
 800a302:	6a03      	ldr	r3, [r0, #32]
 800a304:	b90b      	cbnz	r3, 800a30a <_fflush_r+0x1a>
 800a306:	f000 f8a7 	bl	800a458 <__sinit>
 800a30a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d0f3      	beq.n	800a2fa <_fflush_r+0xa>
 800a312:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a314:	07d0      	lsls	r0, r2, #31
 800a316:	d404      	bmi.n	800a322 <_fflush_r+0x32>
 800a318:	0599      	lsls	r1, r3, #22
 800a31a:	d402      	bmi.n	800a322 <_fflush_r+0x32>
 800a31c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a31e:	f000 fb6e 	bl	800a9fe <__retarget_lock_acquire_recursive>
 800a322:	4628      	mov	r0, r5
 800a324:	4621      	mov	r1, r4
 800a326:	f7ff ff5f 	bl	800a1e8 <__sflush_r>
 800a32a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a32c:	07da      	lsls	r2, r3, #31
 800a32e:	4605      	mov	r5, r0
 800a330:	d4e4      	bmi.n	800a2fc <_fflush_r+0xc>
 800a332:	89a3      	ldrh	r3, [r4, #12]
 800a334:	059b      	lsls	r3, r3, #22
 800a336:	d4e1      	bmi.n	800a2fc <_fflush_r+0xc>
 800a338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a33a:	f000 fb61 	bl	800aa00 <__retarget_lock_release_recursive>
 800a33e:	e7dd      	b.n	800a2fc <_fflush_r+0xc>

0800a340 <std>:
 800a340:	2300      	movs	r3, #0
 800a342:	b510      	push	{r4, lr}
 800a344:	4604      	mov	r4, r0
 800a346:	e9c0 3300 	strd	r3, r3, [r0]
 800a34a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a34e:	6083      	str	r3, [r0, #8]
 800a350:	8181      	strh	r1, [r0, #12]
 800a352:	6643      	str	r3, [r0, #100]	@ 0x64
 800a354:	81c2      	strh	r2, [r0, #14]
 800a356:	6183      	str	r3, [r0, #24]
 800a358:	4619      	mov	r1, r3
 800a35a:	2208      	movs	r2, #8
 800a35c:	305c      	adds	r0, #92	@ 0x5c
 800a35e:	f000 faab 	bl	800a8b8 <memset>
 800a362:	4b0d      	ldr	r3, [pc, #52]	@ (800a398 <std+0x58>)
 800a364:	6263      	str	r3, [r4, #36]	@ 0x24
 800a366:	4b0d      	ldr	r3, [pc, #52]	@ (800a39c <std+0x5c>)
 800a368:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a36a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a0 <std+0x60>)
 800a36c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a36e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a4 <std+0x64>)
 800a370:	6323      	str	r3, [r4, #48]	@ 0x30
 800a372:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a8 <std+0x68>)
 800a374:	6224      	str	r4, [r4, #32]
 800a376:	429c      	cmp	r4, r3
 800a378:	d006      	beq.n	800a388 <std+0x48>
 800a37a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a37e:	4294      	cmp	r4, r2
 800a380:	d002      	beq.n	800a388 <std+0x48>
 800a382:	33d0      	adds	r3, #208	@ 0xd0
 800a384:	429c      	cmp	r4, r3
 800a386:	d105      	bne.n	800a394 <std+0x54>
 800a388:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a38c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a390:	f000 bb34 	b.w	800a9fc <__retarget_lock_init_recursive>
 800a394:	bd10      	pop	{r4, pc}
 800a396:	bf00      	nop
 800a398:	0800a6d1 	.word	0x0800a6d1
 800a39c:	0800a6f7 	.word	0x0800a6f7
 800a3a0:	0800a72f 	.word	0x0800a72f
 800a3a4:	0800a753 	.word	0x0800a753
 800a3a8:	2001130c 	.word	0x2001130c

0800a3ac <stdio_exit_handler>:
 800a3ac:	4a02      	ldr	r2, [pc, #8]	@ (800a3b8 <stdio_exit_handler+0xc>)
 800a3ae:	4903      	ldr	r1, [pc, #12]	@ (800a3bc <stdio_exit_handler+0x10>)
 800a3b0:	4803      	ldr	r0, [pc, #12]	@ (800a3c0 <stdio_exit_handler+0x14>)
 800a3b2:	f000 b87b 	b.w	800a4ac <_fwalk_sglue>
 800a3b6:	bf00      	nop
 800a3b8:	20000010 	.word	0x20000010
 800a3bc:	0800a2f1 	.word	0x0800a2f1
 800a3c0:	20000020 	.word	0x20000020

0800a3c4 <cleanup_stdio>:
 800a3c4:	6841      	ldr	r1, [r0, #4]
 800a3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f8 <cleanup_stdio+0x34>)
 800a3c8:	4299      	cmp	r1, r3
 800a3ca:	b510      	push	{r4, lr}
 800a3cc:	4604      	mov	r4, r0
 800a3ce:	d001      	beq.n	800a3d4 <cleanup_stdio+0x10>
 800a3d0:	f7ff ff8e 	bl	800a2f0 <_fflush_r>
 800a3d4:	68a1      	ldr	r1, [r4, #8]
 800a3d6:	4b09      	ldr	r3, [pc, #36]	@ (800a3fc <cleanup_stdio+0x38>)
 800a3d8:	4299      	cmp	r1, r3
 800a3da:	d002      	beq.n	800a3e2 <cleanup_stdio+0x1e>
 800a3dc:	4620      	mov	r0, r4
 800a3de:	f7ff ff87 	bl	800a2f0 <_fflush_r>
 800a3e2:	68e1      	ldr	r1, [r4, #12]
 800a3e4:	4b06      	ldr	r3, [pc, #24]	@ (800a400 <cleanup_stdio+0x3c>)
 800a3e6:	4299      	cmp	r1, r3
 800a3e8:	d004      	beq.n	800a3f4 <cleanup_stdio+0x30>
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3f0:	f7ff bf7e 	b.w	800a2f0 <_fflush_r>
 800a3f4:	bd10      	pop	{r4, pc}
 800a3f6:	bf00      	nop
 800a3f8:	2001130c 	.word	0x2001130c
 800a3fc:	20011374 	.word	0x20011374
 800a400:	200113dc 	.word	0x200113dc

0800a404 <global_stdio_init.part.0>:
 800a404:	b510      	push	{r4, lr}
 800a406:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <global_stdio_init.part.0+0x30>)
 800a408:	4c0b      	ldr	r4, [pc, #44]	@ (800a438 <global_stdio_init.part.0+0x34>)
 800a40a:	4a0c      	ldr	r2, [pc, #48]	@ (800a43c <global_stdio_init.part.0+0x38>)
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	4620      	mov	r0, r4
 800a410:	2200      	movs	r2, #0
 800a412:	2104      	movs	r1, #4
 800a414:	f7ff ff94 	bl	800a340 <std>
 800a418:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a41c:	2201      	movs	r2, #1
 800a41e:	2109      	movs	r1, #9
 800a420:	f7ff ff8e 	bl	800a340 <std>
 800a424:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a428:	2202      	movs	r2, #2
 800a42a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a42e:	2112      	movs	r1, #18
 800a430:	f7ff bf86 	b.w	800a340 <std>
 800a434:	20011444 	.word	0x20011444
 800a438:	2001130c 	.word	0x2001130c
 800a43c:	0800a3ad 	.word	0x0800a3ad

0800a440 <__sfp_lock_acquire>:
 800a440:	4801      	ldr	r0, [pc, #4]	@ (800a448 <__sfp_lock_acquire+0x8>)
 800a442:	f000 badc 	b.w	800a9fe <__retarget_lock_acquire_recursive>
 800a446:	bf00      	nop
 800a448:	2001144d 	.word	0x2001144d

0800a44c <__sfp_lock_release>:
 800a44c:	4801      	ldr	r0, [pc, #4]	@ (800a454 <__sfp_lock_release+0x8>)
 800a44e:	f000 bad7 	b.w	800aa00 <__retarget_lock_release_recursive>
 800a452:	bf00      	nop
 800a454:	2001144d 	.word	0x2001144d

0800a458 <__sinit>:
 800a458:	b510      	push	{r4, lr}
 800a45a:	4604      	mov	r4, r0
 800a45c:	f7ff fff0 	bl	800a440 <__sfp_lock_acquire>
 800a460:	6a23      	ldr	r3, [r4, #32]
 800a462:	b11b      	cbz	r3, 800a46c <__sinit+0x14>
 800a464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a468:	f7ff bff0 	b.w	800a44c <__sfp_lock_release>
 800a46c:	4b04      	ldr	r3, [pc, #16]	@ (800a480 <__sinit+0x28>)
 800a46e:	6223      	str	r3, [r4, #32]
 800a470:	4b04      	ldr	r3, [pc, #16]	@ (800a484 <__sinit+0x2c>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1f5      	bne.n	800a464 <__sinit+0xc>
 800a478:	f7ff ffc4 	bl	800a404 <global_stdio_init.part.0>
 800a47c:	e7f2      	b.n	800a464 <__sinit+0xc>
 800a47e:	bf00      	nop
 800a480:	0800a3c5 	.word	0x0800a3c5
 800a484:	20011444 	.word	0x20011444

0800a488 <fiprintf>:
 800a488:	b40e      	push	{r1, r2, r3}
 800a48a:	b503      	push	{r0, r1, lr}
 800a48c:	4601      	mov	r1, r0
 800a48e:	ab03      	add	r3, sp, #12
 800a490:	4805      	ldr	r0, [pc, #20]	@ (800a4a8 <fiprintf+0x20>)
 800a492:	f853 2b04 	ldr.w	r2, [r3], #4
 800a496:	6800      	ldr	r0, [r0, #0]
 800a498:	9301      	str	r3, [sp, #4]
 800a49a:	f7ff fc01 	bl	8009ca0 <_vfiprintf_r>
 800a49e:	b002      	add	sp, #8
 800a4a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4a4:	b003      	add	sp, #12
 800a4a6:	4770      	bx	lr
 800a4a8:	2000001c 	.word	0x2000001c

0800a4ac <_fwalk_sglue>:
 800a4ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4b0:	4607      	mov	r7, r0
 800a4b2:	4688      	mov	r8, r1
 800a4b4:	4614      	mov	r4, r2
 800a4b6:	2600      	movs	r6, #0
 800a4b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4bc:	f1b9 0901 	subs.w	r9, r9, #1
 800a4c0:	d505      	bpl.n	800a4ce <_fwalk_sglue+0x22>
 800a4c2:	6824      	ldr	r4, [r4, #0]
 800a4c4:	2c00      	cmp	r4, #0
 800a4c6:	d1f7      	bne.n	800a4b8 <_fwalk_sglue+0xc>
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ce:	89ab      	ldrh	r3, [r5, #12]
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	d907      	bls.n	800a4e4 <_fwalk_sglue+0x38>
 800a4d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	d003      	beq.n	800a4e4 <_fwalk_sglue+0x38>
 800a4dc:	4629      	mov	r1, r5
 800a4de:	4638      	mov	r0, r7
 800a4e0:	47c0      	blx	r8
 800a4e2:	4306      	orrs	r6, r0
 800a4e4:	3568      	adds	r5, #104	@ 0x68
 800a4e6:	e7e9      	b.n	800a4bc <_fwalk_sglue+0x10>

0800a4e8 <iprintf>:
 800a4e8:	b40f      	push	{r0, r1, r2, r3}
 800a4ea:	b507      	push	{r0, r1, r2, lr}
 800a4ec:	4906      	ldr	r1, [pc, #24]	@ (800a508 <iprintf+0x20>)
 800a4ee:	ab04      	add	r3, sp, #16
 800a4f0:	6808      	ldr	r0, [r1, #0]
 800a4f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4f6:	6881      	ldr	r1, [r0, #8]
 800a4f8:	9301      	str	r3, [sp, #4]
 800a4fa:	f7ff fbd1 	bl	8009ca0 <_vfiprintf_r>
 800a4fe:	b003      	add	sp, #12
 800a500:	f85d eb04 	ldr.w	lr, [sp], #4
 800a504:	b004      	add	sp, #16
 800a506:	4770      	bx	lr
 800a508:	2000001c 	.word	0x2000001c

0800a50c <_puts_r>:
 800a50c:	6a03      	ldr	r3, [r0, #32]
 800a50e:	b570      	push	{r4, r5, r6, lr}
 800a510:	6884      	ldr	r4, [r0, #8]
 800a512:	4605      	mov	r5, r0
 800a514:	460e      	mov	r6, r1
 800a516:	b90b      	cbnz	r3, 800a51c <_puts_r+0x10>
 800a518:	f7ff ff9e 	bl	800a458 <__sinit>
 800a51c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a51e:	07db      	lsls	r3, r3, #31
 800a520:	d405      	bmi.n	800a52e <_puts_r+0x22>
 800a522:	89a3      	ldrh	r3, [r4, #12]
 800a524:	0598      	lsls	r0, r3, #22
 800a526:	d402      	bmi.n	800a52e <_puts_r+0x22>
 800a528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a52a:	f000 fa68 	bl	800a9fe <__retarget_lock_acquire_recursive>
 800a52e:	89a3      	ldrh	r3, [r4, #12]
 800a530:	0719      	lsls	r1, r3, #28
 800a532:	d502      	bpl.n	800a53a <_puts_r+0x2e>
 800a534:	6923      	ldr	r3, [r4, #16]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d135      	bne.n	800a5a6 <_puts_r+0x9a>
 800a53a:	4621      	mov	r1, r4
 800a53c:	4628      	mov	r0, r5
 800a53e:	f000 f94b 	bl	800a7d8 <__swsetup_r>
 800a542:	b380      	cbz	r0, 800a5a6 <_puts_r+0x9a>
 800a544:	f04f 35ff 	mov.w	r5, #4294967295
 800a548:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a54a:	07da      	lsls	r2, r3, #31
 800a54c:	d405      	bmi.n	800a55a <_puts_r+0x4e>
 800a54e:	89a3      	ldrh	r3, [r4, #12]
 800a550:	059b      	lsls	r3, r3, #22
 800a552:	d402      	bmi.n	800a55a <_puts_r+0x4e>
 800a554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a556:	f000 fa53 	bl	800aa00 <__retarget_lock_release_recursive>
 800a55a:	4628      	mov	r0, r5
 800a55c:	bd70      	pop	{r4, r5, r6, pc}
 800a55e:	2b00      	cmp	r3, #0
 800a560:	da04      	bge.n	800a56c <_puts_r+0x60>
 800a562:	69a2      	ldr	r2, [r4, #24]
 800a564:	429a      	cmp	r2, r3
 800a566:	dc17      	bgt.n	800a598 <_puts_r+0x8c>
 800a568:	290a      	cmp	r1, #10
 800a56a:	d015      	beq.n	800a598 <_puts_r+0x8c>
 800a56c:	6823      	ldr	r3, [r4, #0]
 800a56e:	1c5a      	adds	r2, r3, #1
 800a570:	6022      	str	r2, [r4, #0]
 800a572:	7019      	strb	r1, [r3, #0]
 800a574:	68a3      	ldr	r3, [r4, #8]
 800a576:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a57a:	3b01      	subs	r3, #1
 800a57c:	60a3      	str	r3, [r4, #8]
 800a57e:	2900      	cmp	r1, #0
 800a580:	d1ed      	bne.n	800a55e <_puts_r+0x52>
 800a582:	2b00      	cmp	r3, #0
 800a584:	da11      	bge.n	800a5aa <_puts_r+0x9e>
 800a586:	4622      	mov	r2, r4
 800a588:	210a      	movs	r1, #10
 800a58a:	4628      	mov	r0, r5
 800a58c:	f000 f8e5 	bl	800a75a <__swbuf_r>
 800a590:	3001      	adds	r0, #1
 800a592:	d0d7      	beq.n	800a544 <_puts_r+0x38>
 800a594:	250a      	movs	r5, #10
 800a596:	e7d7      	b.n	800a548 <_puts_r+0x3c>
 800a598:	4622      	mov	r2, r4
 800a59a:	4628      	mov	r0, r5
 800a59c:	f000 f8dd 	bl	800a75a <__swbuf_r>
 800a5a0:	3001      	adds	r0, #1
 800a5a2:	d1e7      	bne.n	800a574 <_puts_r+0x68>
 800a5a4:	e7ce      	b.n	800a544 <_puts_r+0x38>
 800a5a6:	3e01      	subs	r6, #1
 800a5a8:	e7e4      	b.n	800a574 <_puts_r+0x68>
 800a5aa:	6823      	ldr	r3, [r4, #0]
 800a5ac:	1c5a      	adds	r2, r3, #1
 800a5ae:	6022      	str	r2, [r4, #0]
 800a5b0:	220a      	movs	r2, #10
 800a5b2:	701a      	strb	r2, [r3, #0]
 800a5b4:	e7ee      	b.n	800a594 <_puts_r+0x88>
	...

0800a5b8 <puts>:
 800a5b8:	4b02      	ldr	r3, [pc, #8]	@ (800a5c4 <puts+0xc>)
 800a5ba:	4601      	mov	r1, r0
 800a5bc:	6818      	ldr	r0, [r3, #0]
 800a5be:	f7ff bfa5 	b.w	800a50c <_puts_r>
 800a5c2:	bf00      	nop
 800a5c4:	2000001c 	.word	0x2000001c

0800a5c8 <sniprintf>:
 800a5c8:	b40c      	push	{r2, r3}
 800a5ca:	b530      	push	{r4, r5, lr}
 800a5cc:	4b18      	ldr	r3, [pc, #96]	@ (800a630 <sniprintf+0x68>)
 800a5ce:	1e0c      	subs	r4, r1, #0
 800a5d0:	681d      	ldr	r5, [r3, #0]
 800a5d2:	b09d      	sub	sp, #116	@ 0x74
 800a5d4:	da08      	bge.n	800a5e8 <sniprintf+0x20>
 800a5d6:	238b      	movs	r3, #139	@ 0x8b
 800a5d8:	602b      	str	r3, [r5, #0]
 800a5da:	f04f 30ff 	mov.w	r0, #4294967295
 800a5de:	b01d      	add	sp, #116	@ 0x74
 800a5e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a5e4:	b002      	add	sp, #8
 800a5e6:	4770      	bx	lr
 800a5e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a5ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a5f0:	f04f 0300 	mov.w	r3, #0
 800a5f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a5f6:	bf14      	ite	ne
 800a5f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a5fc:	4623      	moveq	r3, r4
 800a5fe:	9304      	str	r3, [sp, #16]
 800a600:	9307      	str	r3, [sp, #28]
 800a602:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a606:	9002      	str	r0, [sp, #8]
 800a608:	9006      	str	r0, [sp, #24]
 800a60a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a60e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a610:	ab21      	add	r3, sp, #132	@ 0x84
 800a612:	a902      	add	r1, sp, #8
 800a614:	4628      	mov	r0, r5
 800a616:	9301      	str	r3, [sp, #4]
 800a618:	f001 fcb0 	bl	800bf7c <_svfiprintf_r>
 800a61c:	1c43      	adds	r3, r0, #1
 800a61e:	bfbc      	itt	lt
 800a620:	238b      	movlt	r3, #139	@ 0x8b
 800a622:	602b      	strlt	r3, [r5, #0]
 800a624:	2c00      	cmp	r4, #0
 800a626:	d0da      	beq.n	800a5de <sniprintf+0x16>
 800a628:	9b02      	ldr	r3, [sp, #8]
 800a62a:	2200      	movs	r2, #0
 800a62c:	701a      	strb	r2, [r3, #0]
 800a62e:	e7d6      	b.n	800a5de <sniprintf+0x16>
 800a630:	2000001c 	.word	0x2000001c

0800a634 <siprintf>:
 800a634:	b40e      	push	{r1, r2, r3}
 800a636:	b510      	push	{r4, lr}
 800a638:	b09d      	sub	sp, #116	@ 0x74
 800a63a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a63c:	9002      	str	r0, [sp, #8]
 800a63e:	9006      	str	r0, [sp, #24]
 800a640:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a644:	480a      	ldr	r0, [pc, #40]	@ (800a670 <siprintf+0x3c>)
 800a646:	9107      	str	r1, [sp, #28]
 800a648:	9104      	str	r1, [sp, #16]
 800a64a:	490a      	ldr	r1, [pc, #40]	@ (800a674 <siprintf+0x40>)
 800a64c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a650:	9105      	str	r1, [sp, #20]
 800a652:	2400      	movs	r4, #0
 800a654:	a902      	add	r1, sp, #8
 800a656:	6800      	ldr	r0, [r0, #0]
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a65c:	f001 fc8e 	bl	800bf7c <_svfiprintf_r>
 800a660:	9b02      	ldr	r3, [sp, #8]
 800a662:	701c      	strb	r4, [r3, #0]
 800a664:	b01d      	add	sp, #116	@ 0x74
 800a666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a66a:	b003      	add	sp, #12
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	2000001c 	.word	0x2000001c
 800a674:	ffff0208 	.word	0xffff0208

0800a678 <siscanf>:
 800a678:	b40e      	push	{r1, r2, r3}
 800a67a:	b570      	push	{r4, r5, r6, lr}
 800a67c:	b09d      	sub	sp, #116	@ 0x74
 800a67e:	ac21      	add	r4, sp, #132	@ 0x84
 800a680:	2500      	movs	r5, #0
 800a682:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a686:	f854 6b04 	ldr.w	r6, [r4], #4
 800a68a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a68e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a690:	9002      	str	r0, [sp, #8]
 800a692:	9006      	str	r0, [sp, #24]
 800a694:	f7f5 fdec 	bl	8000270 <strlen>
 800a698:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c8 <siscanf+0x50>)
 800a69a:	9003      	str	r0, [sp, #12]
 800a69c:	9007      	str	r0, [sp, #28]
 800a69e:	480b      	ldr	r0, [pc, #44]	@ (800a6cc <siscanf+0x54>)
 800a6a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a6a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a6a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a6aa:	4632      	mov	r2, r6
 800a6ac:	4623      	mov	r3, r4
 800a6ae:	a902      	add	r1, sp, #8
 800a6b0:	6800      	ldr	r0, [r0, #0]
 800a6b2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a6b4:	9514      	str	r5, [sp, #80]	@ 0x50
 800a6b6:	9401      	str	r4, [sp, #4]
 800a6b8:	f001 fdb6 	bl	800c228 <__ssvfiscanf_r>
 800a6bc:	b01d      	add	sp, #116	@ 0x74
 800a6be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a6c2:	b003      	add	sp, #12
 800a6c4:	4770      	bx	lr
 800a6c6:	bf00      	nop
 800a6c8:	0800a6f3 	.word	0x0800a6f3
 800a6cc:	2000001c 	.word	0x2000001c

0800a6d0 <__sread>:
 800a6d0:	b510      	push	{r4, lr}
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d8:	f000 f932 	bl	800a940 <_read_r>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	bfab      	itete	ge
 800a6e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a6e4:	181b      	addge	r3, r3, r0
 800a6e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6ea:	bfac      	ite	ge
 800a6ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6ee:	81a3      	strhlt	r3, [r4, #12]
 800a6f0:	bd10      	pop	{r4, pc}

0800a6f2 <__seofread>:
 800a6f2:	2000      	movs	r0, #0
 800a6f4:	4770      	bx	lr

0800a6f6 <__swrite>:
 800a6f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fa:	461f      	mov	r7, r3
 800a6fc:	898b      	ldrh	r3, [r1, #12]
 800a6fe:	05db      	lsls	r3, r3, #23
 800a700:	4605      	mov	r5, r0
 800a702:	460c      	mov	r4, r1
 800a704:	4616      	mov	r6, r2
 800a706:	d505      	bpl.n	800a714 <__swrite+0x1e>
 800a708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a70c:	2302      	movs	r3, #2
 800a70e:	2200      	movs	r2, #0
 800a710:	f000 f904 	bl	800a91c <_lseek_r>
 800a714:	89a3      	ldrh	r3, [r4, #12]
 800a716:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a71a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a71e:	81a3      	strh	r3, [r4, #12]
 800a720:	4632      	mov	r2, r6
 800a722:	463b      	mov	r3, r7
 800a724:	4628      	mov	r0, r5
 800a726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a72a:	f000 b92b 	b.w	800a984 <_write_r>

0800a72e <__sseek>:
 800a72e:	b510      	push	{r4, lr}
 800a730:	460c      	mov	r4, r1
 800a732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a736:	f000 f8f1 	bl	800a91c <_lseek_r>
 800a73a:	1c43      	adds	r3, r0, #1
 800a73c:	89a3      	ldrh	r3, [r4, #12]
 800a73e:	bf15      	itete	ne
 800a740:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a742:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a746:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a74a:	81a3      	strheq	r3, [r4, #12]
 800a74c:	bf18      	it	ne
 800a74e:	81a3      	strhne	r3, [r4, #12]
 800a750:	bd10      	pop	{r4, pc}

0800a752 <__sclose>:
 800a752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a756:	f000 b8d1 	b.w	800a8fc <_close_r>

0800a75a <__swbuf_r>:
 800a75a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75c:	460e      	mov	r6, r1
 800a75e:	4614      	mov	r4, r2
 800a760:	4605      	mov	r5, r0
 800a762:	b118      	cbz	r0, 800a76c <__swbuf_r+0x12>
 800a764:	6a03      	ldr	r3, [r0, #32]
 800a766:	b90b      	cbnz	r3, 800a76c <__swbuf_r+0x12>
 800a768:	f7ff fe76 	bl	800a458 <__sinit>
 800a76c:	69a3      	ldr	r3, [r4, #24]
 800a76e:	60a3      	str	r3, [r4, #8]
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	071a      	lsls	r2, r3, #28
 800a774:	d501      	bpl.n	800a77a <__swbuf_r+0x20>
 800a776:	6923      	ldr	r3, [r4, #16]
 800a778:	b943      	cbnz	r3, 800a78c <__swbuf_r+0x32>
 800a77a:	4621      	mov	r1, r4
 800a77c:	4628      	mov	r0, r5
 800a77e:	f000 f82b 	bl	800a7d8 <__swsetup_r>
 800a782:	b118      	cbz	r0, 800a78c <__swbuf_r+0x32>
 800a784:	f04f 37ff 	mov.w	r7, #4294967295
 800a788:	4638      	mov	r0, r7
 800a78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a78c:	6823      	ldr	r3, [r4, #0]
 800a78e:	6922      	ldr	r2, [r4, #16]
 800a790:	1a98      	subs	r0, r3, r2
 800a792:	6963      	ldr	r3, [r4, #20]
 800a794:	b2f6      	uxtb	r6, r6
 800a796:	4283      	cmp	r3, r0
 800a798:	4637      	mov	r7, r6
 800a79a:	dc05      	bgt.n	800a7a8 <__swbuf_r+0x4e>
 800a79c:	4621      	mov	r1, r4
 800a79e:	4628      	mov	r0, r5
 800a7a0:	f7ff fda6 	bl	800a2f0 <_fflush_r>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d1ed      	bne.n	800a784 <__swbuf_r+0x2a>
 800a7a8:	68a3      	ldr	r3, [r4, #8]
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	60a3      	str	r3, [r4, #8]
 800a7ae:	6823      	ldr	r3, [r4, #0]
 800a7b0:	1c5a      	adds	r2, r3, #1
 800a7b2:	6022      	str	r2, [r4, #0]
 800a7b4:	701e      	strb	r6, [r3, #0]
 800a7b6:	6962      	ldr	r2, [r4, #20]
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d004      	beq.n	800a7c8 <__swbuf_r+0x6e>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	07db      	lsls	r3, r3, #31
 800a7c2:	d5e1      	bpl.n	800a788 <__swbuf_r+0x2e>
 800a7c4:	2e0a      	cmp	r6, #10
 800a7c6:	d1df      	bne.n	800a788 <__swbuf_r+0x2e>
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	4628      	mov	r0, r5
 800a7cc:	f7ff fd90 	bl	800a2f0 <_fflush_r>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d0d9      	beq.n	800a788 <__swbuf_r+0x2e>
 800a7d4:	e7d6      	b.n	800a784 <__swbuf_r+0x2a>
	...

0800a7d8 <__swsetup_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4b29      	ldr	r3, [pc, #164]	@ (800a880 <__swsetup_r+0xa8>)
 800a7dc:	4605      	mov	r5, r0
 800a7de:	6818      	ldr	r0, [r3, #0]
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	b118      	cbz	r0, 800a7ec <__swsetup_r+0x14>
 800a7e4:	6a03      	ldr	r3, [r0, #32]
 800a7e6:	b90b      	cbnz	r3, 800a7ec <__swsetup_r+0x14>
 800a7e8:	f7ff fe36 	bl	800a458 <__sinit>
 800a7ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7f0:	0719      	lsls	r1, r3, #28
 800a7f2:	d422      	bmi.n	800a83a <__swsetup_r+0x62>
 800a7f4:	06da      	lsls	r2, r3, #27
 800a7f6:	d407      	bmi.n	800a808 <__swsetup_r+0x30>
 800a7f8:	2209      	movs	r2, #9
 800a7fa:	602a      	str	r2, [r5, #0]
 800a7fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a800:	81a3      	strh	r3, [r4, #12]
 800a802:	f04f 30ff 	mov.w	r0, #4294967295
 800a806:	e033      	b.n	800a870 <__swsetup_r+0x98>
 800a808:	0758      	lsls	r0, r3, #29
 800a80a:	d512      	bpl.n	800a832 <__swsetup_r+0x5a>
 800a80c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a80e:	b141      	cbz	r1, 800a822 <__swsetup_r+0x4a>
 800a810:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a814:	4299      	cmp	r1, r3
 800a816:	d002      	beq.n	800a81e <__swsetup_r+0x46>
 800a818:	4628      	mov	r0, r5
 800a81a:	f000 ff61 	bl	800b6e0 <_free_r>
 800a81e:	2300      	movs	r3, #0
 800a820:	6363      	str	r3, [r4, #52]	@ 0x34
 800a822:	89a3      	ldrh	r3, [r4, #12]
 800a824:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a828:	81a3      	strh	r3, [r4, #12]
 800a82a:	2300      	movs	r3, #0
 800a82c:	6063      	str	r3, [r4, #4]
 800a82e:	6923      	ldr	r3, [r4, #16]
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	89a3      	ldrh	r3, [r4, #12]
 800a834:	f043 0308 	orr.w	r3, r3, #8
 800a838:	81a3      	strh	r3, [r4, #12]
 800a83a:	6923      	ldr	r3, [r4, #16]
 800a83c:	b94b      	cbnz	r3, 800a852 <__swsetup_r+0x7a>
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a848:	d003      	beq.n	800a852 <__swsetup_r+0x7a>
 800a84a:	4621      	mov	r1, r4
 800a84c:	4628      	mov	r0, r5
 800a84e:	f001 ffd5 	bl	800c7fc <__smakebuf_r>
 800a852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a856:	f013 0201 	ands.w	r2, r3, #1
 800a85a:	d00a      	beq.n	800a872 <__swsetup_r+0x9a>
 800a85c:	2200      	movs	r2, #0
 800a85e:	60a2      	str	r2, [r4, #8]
 800a860:	6962      	ldr	r2, [r4, #20]
 800a862:	4252      	negs	r2, r2
 800a864:	61a2      	str	r2, [r4, #24]
 800a866:	6922      	ldr	r2, [r4, #16]
 800a868:	b942      	cbnz	r2, 800a87c <__swsetup_r+0xa4>
 800a86a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a86e:	d1c5      	bne.n	800a7fc <__swsetup_r+0x24>
 800a870:	bd38      	pop	{r3, r4, r5, pc}
 800a872:	0799      	lsls	r1, r3, #30
 800a874:	bf58      	it	pl
 800a876:	6962      	ldrpl	r2, [r4, #20]
 800a878:	60a2      	str	r2, [r4, #8]
 800a87a:	e7f4      	b.n	800a866 <__swsetup_r+0x8e>
 800a87c:	2000      	movs	r0, #0
 800a87e:	e7f7      	b.n	800a870 <__swsetup_r+0x98>
 800a880:	2000001c 	.word	0x2000001c

0800a884 <memmove>:
 800a884:	4288      	cmp	r0, r1
 800a886:	b510      	push	{r4, lr}
 800a888:	eb01 0402 	add.w	r4, r1, r2
 800a88c:	d902      	bls.n	800a894 <memmove+0x10>
 800a88e:	4284      	cmp	r4, r0
 800a890:	4623      	mov	r3, r4
 800a892:	d807      	bhi.n	800a8a4 <memmove+0x20>
 800a894:	1e43      	subs	r3, r0, #1
 800a896:	42a1      	cmp	r1, r4
 800a898:	d008      	beq.n	800a8ac <memmove+0x28>
 800a89a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a89e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8a2:	e7f8      	b.n	800a896 <memmove+0x12>
 800a8a4:	4402      	add	r2, r0
 800a8a6:	4601      	mov	r1, r0
 800a8a8:	428a      	cmp	r2, r1
 800a8aa:	d100      	bne.n	800a8ae <memmove+0x2a>
 800a8ac:	bd10      	pop	{r4, pc}
 800a8ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8b6:	e7f7      	b.n	800a8a8 <memmove+0x24>

0800a8b8 <memset>:
 800a8b8:	4402      	add	r2, r0
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d100      	bne.n	800a8c2 <memset+0xa>
 800a8c0:	4770      	bx	lr
 800a8c2:	f803 1b01 	strb.w	r1, [r3], #1
 800a8c6:	e7f9      	b.n	800a8bc <memset+0x4>

0800a8c8 <strstr>:
 800a8c8:	780a      	ldrb	r2, [r1, #0]
 800a8ca:	b570      	push	{r4, r5, r6, lr}
 800a8cc:	b96a      	cbnz	r2, 800a8ea <strstr+0x22>
 800a8ce:	bd70      	pop	{r4, r5, r6, pc}
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d109      	bne.n	800a8e8 <strstr+0x20>
 800a8d4:	460c      	mov	r4, r1
 800a8d6:	4605      	mov	r5, r0
 800a8d8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d0f6      	beq.n	800a8ce <strstr+0x6>
 800a8e0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a8e4:	429e      	cmp	r6, r3
 800a8e6:	d0f7      	beq.n	800a8d8 <strstr+0x10>
 800a8e8:	3001      	adds	r0, #1
 800a8ea:	7803      	ldrb	r3, [r0, #0]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d1ef      	bne.n	800a8d0 <strstr+0x8>
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	e7ec      	b.n	800a8ce <strstr+0x6>

0800a8f4 <_localeconv_r>:
 800a8f4:	4800      	ldr	r0, [pc, #0]	@ (800a8f8 <_localeconv_r+0x4>)
 800a8f6:	4770      	bx	lr
 800a8f8:	2000015c 	.word	0x2000015c

0800a8fc <_close_r>:
 800a8fc:	b538      	push	{r3, r4, r5, lr}
 800a8fe:	4d06      	ldr	r5, [pc, #24]	@ (800a918 <_close_r+0x1c>)
 800a900:	2300      	movs	r3, #0
 800a902:	4604      	mov	r4, r0
 800a904:	4608      	mov	r0, r1
 800a906:	602b      	str	r3, [r5, #0]
 800a908:	f7f7 fd54 	bl	80023b4 <_close>
 800a90c:	1c43      	adds	r3, r0, #1
 800a90e:	d102      	bne.n	800a916 <_close_r+0x1a>
 800a910:	682b      	ldr	r3, [r5, #0]
 800a912:	b103      	cbz	r3, 800a916 <_close_r+0x1a>
 800a914:	6023      	str	r3, [r4, #0]
 800a916:	bd38      	pop	{r3, r4, r5, pc}
 800a918:	20011448 	.word	0x20011448

0800a91c <_lseek_r>:
 800a91c:	b538      	push	{r3, r4, r5, lr}
 800a91e:	4d07      	ldr	r5, [pc, #28]	@ (800a93c <_lseek_r+0x20>)
 800a920:	4604      	mov	r4, r0
 800a922:	4608      	mov	r0, r1
 800a924:	4611      	mov	r1, r2
 800a926:	2200      	movs	r2, #0
 800a928:	602a      	str	r2, [r5, #0]
 800a92a:	461a      	mov	r2, r3
 800a92c:	f7f7 fd69 	bl	8002402 <_lseek>
 800a930:	1c43      	adds	r3, r0, #1
 800a932:	d102      	bne.n	800a93a <_lseek_r+0x1e>
 800a934:	682b      	ldr	r3, [r5, #0]
 800a936:	b103      	cbz	r3, 800a93a <_lseek_r+0x1e>
 800a938:	6023      	str	r3, [r4, #0]
 800a93a:	bd38      	pop	{r3, r4, r5, pc}
 800a93c:	20011448 	.word	0x20011448

0800a940 <_read_r>:
 800a940:	b538      	push	{r3, r4, r5, lr}
 800a942:	4d07      	ldr	r5, [pc, #28]	@ (800a960 <_read_r+0x20>)
 800a944:	4604      	mov	r4, r0
 800a946:	4608      	mov	r0, r1
 800a948:	4611      	mov	r1, r2
 800a94a:	2200      	movs	r2, #0
 800a94c:	602a      	str	r2, [r5, #0]
 800a94e:	461a      	mov	r2, r3
 800a950:	f7f7 fcf7 	bl	8002342 <_read>
 800a954:	1c43      	adds	r3, r0, #1
 800a956:	d102      	bne.n	800a95e <_read_r+0x1e>
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	b103      	cbz	r3, 800a95e <_read_r+0x1e>
 800a95c:	6023      	str	r3, [r4, #0]
 800a95e:	bd38      	pop	{r3, r4, r5, pc}
 800a960:	20011448 	.word	0x20011448

0800a964 <_sbrk_r>:
 800a964:	b538      	push	{r3, r4, r5, lr}
 800a966:	4d06      	ldr	r5, [pc, #24]	@ (800a980 <_sbrk_r+0x1c>)
 800a968:	2300      	movs	r3, #0
 800a96a:	4604      	mov	r4, r0
 800a96c:	4608      	mov	r0, r1
 800a96e:	602b      	str	r3, [r5, #0]
 800a970:	f7f7 fd54 	bl	800241c <_sbrk>
 800a974:	1c43      	adds	r3, r0, #1
 800a976:	d102      	bne.n	800a97e <_sbrk_r+0x1a>
 800a978:	682b      	ldr	r3, [r5, #0]
 800a97a:	b103      	cbz	r3, 800a97e <_sbrk_r+0x1a>
 800a97c:	6023      	str	r3, [r4, #0]
 800a97e:	bd38      	pop	{r3, r4, r5, pc}
 800a980:	20011448 	.word	0x20011448

0800a984 <_write_r>:
 800a984:	b538      	push	{r3, r4, r5, lr}
 800a986:	4d07      	ldr	r5, [pc, #28]	@ (800a9a4 <_write_r+0x20>)
 800a988:	4604      	mov	r4, r0
 800a98a:	4608      	mov	r0, r1
 800a98c:	4611      	mov	r1, r2
 800a98e:	2200      	movs	r2, #0
 800a990:	602a      	str	r2, [r5, #0]
 800a992:	461a      	mov	r2, r3
 800a994:	f7f7 fcf2 	bl	800237c <_write>
 800a998:	1c43      	adds	r3, r0, #1
 800a99a:	d102      	bne.n	800a9a2 <_write_r+0x1e>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	b103      	cbz	r3, 800a9a2 <_write_r+0x1e>
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	bd38      	pop	{r3, r4, r5, pc}
 800a9a4:	20011448 	.word	0x20011448

0800a9a8 <__errno>:
 800a9a8:	4b01      	ldr	r3, [pc, #4]	@ (800a9b0 <__errno+0x8>)
 800a9aa:	6818      	ldr	r0, [r3, #0]
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	2000001c 	.word	0x2000001c

0800a9b4 <__libc_init_array>:
 800a9b4:	b570      	push	{r4, r5, r6, lr}
 800a9b6:	4d0d      	ldr	r5, [pc, #52]	@ (800a9ec <__libc_init_array+0x38>)
 800a9b8:	4c0d      	ldr	r4, [pc, #52]	@ (800a9f0 <__libc_init_array+0x3c>)
 800a9ba:	1b64      	subs	r4, r4, r5
 800a9bc:	10a4      	asrs	r4, r4, #2
 800a9be:	2600      	movs	r6, #0
 800a9c0:	42a6      	cmp	r6, r4
 800a9c2:	d109      	bne.n	800a9d8 <__libc_init_array+0x24>
 800a9c4:	4d0b      	ldr	r5, [pc, #44]	@ (800a9f4 <__libc_init_array+0x40>)
 800a9c6:	4c0c      	ldr	r4, [pc, #48]	@ (800a9f8 <__libc_init_array+0x44>)
 800a9c8:	f002 f8da 	bl	800cb80 <_init>
 800a9cc:	1b64      	subs	r4, r4, r5
 800a9ce:	10a4      	asrs	r4, r4, #2
 800a9d0:	2600      	movs	r6, #0
 800a9d2:	42a6      	cmp	r6, r4
 800a9d4:	d105      	bne.n	800a9e2 <__libc_init_array+0x2e>
 800a9d6:	bd70      	pop	{r4, r5, r6, pc}
 800a9d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9dc:	4798      	blx	r3
 800a9de:	3601      	adds	r6, #1
 800a9e0:	e7ee      	b.n	800a9c0 <__libc_init_array+0xc>
 800a9e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9e6:	4798      	blx	r3
 800a9e8:	3601      	adds	r6, #1
 800a9ea:	e7f2      	b.n	800a9d2 <__libc_init_array+0x1e>
 800a9ec:	0800d8d8 	.word	0x0800d8d8
 800a9f0:	0800d8d8 	.word	0x0800d8d8
 800a9f4:	0800d8d8 	.word	0x0800d8d8
 800a9f8:	0800d8dc 	.word	0x0800d8dc

0800a9fc <__retarget_lock_init_recursive>:
 800a9fc:	4770      	bx	lr

0800a9fe <__retarget_lock_acquire_recursive>:
 800a9fe:	4770      	bx	lr

0800aa00 <__retarget_lock_release_recursive>:
 800aa00:	4770      	bx	lr

0800aa02 <memcpy>:
 800aa02:	440a      	add	r2, r1
 800aa04:	4291      	cmp	r1, r2
 800aa06:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa0a:	d100      	bne.n	800aa0e <memcpy+0xc>
 800aa0c:	4770      	bx	lr
 800aa0e:	b510      	push	{r4, lr}
 800aa10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa18:	4291      	cmp	r1, r2
 800aa1a:	d1f9      	bne.n	800aa10 <memcpy+0xe>
 800aa1c:	bd10      	pop	{r4, pc}

0800aa1e <abort>:
 800aa1e:	b508      	push	{r3, lr}
 800aa20:	2006      	movs	r0, #6
 800aa22:	f001 ffc3 	bl	800c9ac <raise>
 800aa26:	2001      	movs	r0, #1
 800aa28:	f7f7 fc80 	bl	800232c <_exit>

0800aa2c <quorem>:
 800aa2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa30:	6903      	ldr	r3, [r0, #16]
 800aa32:	690c      	ldr	r4, [r1, #16]
 800aa34:	42a3      	cmp	r3, r4
 800aa36:	4607      	mov	r7, r0
 800aa38:	db7e      	blt.n	800ab38 <quorem+0x10c>
 800aa3a:	3c01      	subs	r4, #1
 800aa3c:	f101 0814 	add.w	r8, r1, #20
 800aa40:	00a3      	lsls	r3, r4, #2
 800aa42:	f100 0514 	add.w	r5, r0, #20
 800aa46:	9300      	str	r3, [sp, #0]
 800aa48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa4c:	9301      	str	r3, [sp, #4]
 800aa4e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa56:	3301      	adds	r3, #1
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa5e:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa62:	d32e      	bcc.n	800aac2 <quorem+0x96>
 800aa64:	f04f 0a00 	mov.w	sl, #0
 800aa68:	46c4      	mov	ip, r8
 800aa6a:	46ae      	mov	lr, r5
 800aa6c:	46d3      	mov	fp, sl
 800aa6e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa72:	b298      	uxth	r0, r3
 800aa74:	fb06 a000 	mla	r0, r6, r0, sl
 800aa78:	0c02      	lsrs	r2, r0, #16
 800aa7a:	0c1b      	lsrs	r3, r3, #16
 800aa7c:	fb06 2303 	mla	r3, r6, r3, r2
 800aa80:	f8de 2000 	ldr.w	r2, [lr]
 800aa84:	b280      	uxth	r0, r0
 800aa86:	b292      	uxth	r2, r2
 800aa88:	1a12      	subs	r2, r2, r0
 800aa8a:	445a      	add	r2, fp
 800aa8c:	f8de 0000 	ldr.w	r0, [lr]
 800aa90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa94:	b29b      	uxth	r3, r3
 800aa96:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aa9a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aa9e:	b292      	uxth	r2, r2
 800aaa0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aaa4:	45e1      	cmp	r9, ip
 800aaa6:	f84e 2b04 	str.w	r2, [lr], #4
 800aaaa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aaae:	d2de      	bcs.n	800aa6e <quorem+0x42>
 800aab0:	9b00      	ldr	r3, [sp, #0]
 800aab2:	58eb      	ldr	r3, [r5, r3]
 800aab4:	b92b      	cbnz	r3, 800aac2 <quorem+0x96>
 800aab6:	9b01      	ldr	r3, [sp, #4]
 800aab8:	3b04      	subs	r3, #4
 800aaba:	429d      	cmp	r5, r3
 800aabc:	461a      	mov	r2, r3
 800aabe:	d32f      	bcc.n	800ab20 <quorem+0xf4>
 800aac0:	613c      	str	r4, [r7, #16]
 800aac2:	4638      	mov	r0, r7
 800aac4:	f001 f8c8 	bl	800bc58 <__mcmp>
 800aac8:	2800      	cmp	r0, #0
 800aaca:	db25      	blt.n	800ab18 <quorem+0xec>
 800aacc:	4629      	mov	r1, r5
 800aace:	2000      	movs	r0, #0
 800aad0:	f858 2b04 	ldr.w	r2, [r8], #4
 800aad4:	f8d1 c000 	ldr.w	ip, [r1]
 800aad8:	fa1f fe82 	uxth.w	lr, r2
 800aadc:	fa1f f38c 	uxth.w	r3, ip
 800aae0:	eba3 030e 	sub.w	r3, r3, lr
 800aae4:	4403      	add	r3, r0
 800aae6:	0c12      	lsrs	r2, r2, #16
 800aae8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aaec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aaf6:	45c1      	cmp	r9, r8
 800aaf8:	f841 3b04 	str.w	r3, [r1], #4
 800aafc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ab00:	d2e6      	bcs.n	800aad0 <quorem+0xa4>
 800ab02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab0a:	b922      	cbnz	r2, 800ab16 <quorem+0xea>
 800ab0c:	3b04      	subs	r3, #4
 800ab0e:	429d      	cmp	r5, r3
 800ab10:	461a      	mov	r2, r3
 800ab12:	d30b      	bcc.n	800ab2c <quorem+0x100>
 800ab14:	613c      	str	r4, [r7, #16]
 800ab16:	3601      	adds	r6, #1
 800ab18:	4630      	mov	r0, r6
 800ab1a:	b003      	add	sp, #12
 800ab1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab20:	6812      	ldr	r2, [r2, #0]
 800ab22:	3b04      	subs	r3, #4
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	d1cb      	bne.n	800aac0 <quorem+0x94>
 800ab28:	3c01      	subs	r4, #1
 800ab2a:	e7c6      	b.n	800aaba <quorem+0x8e>
 800ab2c:	6812      	ldr	r2, [r2, #0]
 800ab2e:	3b04      	subs	r3, #4
 800ab30:	2a00      	cmp	r2, #0
 800ab32:	d1ef      	bne.n	800ab14 <quorem+0xe8>
 800ab34:	3c01      	subs	r4, #1
 800ab36:	e7ea      	b.n	800ab0e <quorem+0xe2>
 800ab38:	2000      	movs	r0, #0
 800ab3a:	e7ee      	b.n	800ab1a <quorem+0xee>
 800ab3c:	0000      	movs	r0, r0
	...

0800ab40 <_dtoa_r>:
 800ab40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab44:	69c7      	ldr	r7, [r0, #28]
 800ab46:	b097      	sub	sp, #92	@ 0x5c
 800ab48:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ab4c:	ec55 4b10 	vmov	r4, r5, d0
 800ab50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ab52:	9107      	str	r1, [sp, #28]
 800ab54:	4681      	mov	r9, r0
 800ab56:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab58:	9311      	str	r3, [sp, #68]	@ 0x44
 800ab5a:	b97f      	cbnz	r7, 800ab7c <_dtoa_r+0x3c>
 800ab5c:	2010      	movs	r0, #16
 800ab5e:	f7fe fc6f 	bl	8009440 <malloc>
 800ab62:	4602      	mov	r2, r0
 800ab64:	f8c9 001c 	str.w	r0, [r9, #28]
 800ab68:	b920      	cbnz	r0, 800ab74 <_dtoa_r+0x34>
 800ab6a:	4ba9      	ldr	r3, [pc, #676]	@ (800ae10 <_dtoa_r+0x2d0>)
 800ab6c:	21ef      	movs	r1, #239	@ 0xef
 800ab6e:	48a9      	ldr	r0, [pc, #676]	@ (800ae14 <_dtoa_r+0x2d4>)
 800ab70:	f7fe fc44 	bl	80093fc <__assert_func>
 800ab74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ab78:	6007      	str	r7, [r0, #0]
 800ab7a:	60c7      	str	r7, [r0, #12]
 800ab7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab80:	6819      	ldr	r1, [r3, #0]
 800ab82:	b159      	cbz	r1, 800ab9c <_dtoa_r+0x5c>
 800ab84:	685a      	ldr	r2, [r3, #4]
 800ab86:	604a      	str	r2, [r1, #4]
 800ab88:	2301      	movs	r3, #1
 800ab8a:	4093      	lsls	r3, r2
 800ab8c:	608b      	str	r3, [r1, #8]
 800ab8e:	4648      	mov	r0, r9
 800ab90:	f000 fe30 	bl	800b7f4 <_Bfree>
 800ab94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	601a      	str	r2, [r3, #0]
 800ab9c:	1e2b      	subs	r3, r5, #0
 800ab9e:	bfb9      	ittee	lt
 800aba0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aba4:	9305      	strlt	r3, [sp, #20]
 800aba6:	2300      	movge	r3, #0
 800aba8:	6033      	strge	r3, [r6, #0]
 800abaa:	9f05      	ldr	r7, [sp, #20]
 800abac:	4b9a      	ldr	r3, [pc, #616]	@ (800ae18 <_dtoa_r+0x2d8>)
 800abae:	bfbc      	itt	lt
 800abb0:	2201      	movlt	r2, #1
 800abb2:	6032      	strlt	r2, [r6, #0]
 800abb4:	43bb      	bics	r3, r7
 800abb6:	d112      	bne.n	800abde <_dtoa_r+0x9e>
 800abb8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800abba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800abbe:	6013      	str	r3, [r2, #0]
 800abc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800abc4:	4323      	orrs	r3, r4
 800abc6:	f000 855a 	beq.w	800b67e <_dtoa_r+0xb3e>
 800abca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abcc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ae2c <_dtoa_r+0x2ec>
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	f000 855c 	beq.w	800b68e <_dtoa_r+0xb4e>
 800abd6:	f10a 0303 	add.w	r3, sl, #3
 800abda:	f000 bd56 	b.w	800b68a <_dtoa_r+0xb4a>
 800abde:	ed9d 7b04 	vldr	d7, [sp, #16]
 800abe2:	2200      	movs	r2, #0
 800abe4:	ec51 0b17 	vmov	r0, r1, d7
 800abe8:	2300      	movs	r3, #0
 800abea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800abee:	f7f5 ff6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800abf2:	4680      	mov	r8, r0
 800abf4:	b158      	cbz	r0, 800ac0e <_dtoa_r+0xce>
 800abf6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800abf8:	2301      	movs	r3, #1
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abfe:	b113      	cbz	r3, 800ac06 <_dtoa_r+0xc6>
 800ac00:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ac02:	4b86      	ldr	r3, [pc, #536]	@ (800ae1c <_dtoa_r+0x2dc>)
 800ac04:	6013      	str	r3, [r2, #0]
 800ac06:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ae30 <_dtoa_r+0x2f0>
 800ac0a:	f000 bd40 	b.w	800b68e <_dtoa_r+0xb4e>
 800ac0e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ac12:	aa14      	add	r2, sp, #80	@ 0x50
 800ac14:	a915      	add	r1, sp, #84	@ 0x54
 800ac16:	4648      	mov	r0, r9
 800ac18:	f001 f8ce 	bl	800bdb8 <__d2b>
 800ac1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ac20:	9002      	str	r0, [sp, #8]
 800ac22:	2e00      	cmp	r6, #0
 800ac24:	d078      	beq.n	800ad18 <_dtoa_r+0x1d8>
 800ac26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac28:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ac2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ac38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ac3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ac40:	4619      	mov	r1, r3
 800ac42:	2200      	movs	r2, #0
 800ac44:	4b76      	ldr	r3, [pc, #472]	@ (800ae20 <_dtoa_r+0x2e0>)
 800ac46:	f7f5 fb1f 	bl	8000288 <__aeabi_dsub>
 800ac4a:	a36b      	add	r3, pc, #428	@ (adr r3, 800adf8 <_dtoa_r+0x2b8>)
 800ac4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac50:	f7f5 fcd2 	bl	80005f8 <__aeabi_dmul>
 800ac54:	a36a      	add	r3, pc, #424	@ (adr r3, 800ae00 <_dtoa_r+0x2c0>)
 800ac56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5a:	f7f5 fb17 	bl	800028c <__adddf3>
 800ac5e:	4604      	mov	r4, r0
 800ac60:	4630      	mov	r0, r6
 800ac62:	460d      	mov	r5, r1
 800ac64:	f7f5 fc5e 	bl	8000524 <__aeabi_i2d>
 800ac68:	a367      	add	r3, pc, #412	@ (adr r3, 800ae08 <_dtoa_r+0x2c8>)
 800ac6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6e:	f7f5 fcc3 	bl	80005f8 <__aeabi_dmul>
 800ac72:	4602      	mov	r2, r0
 800ac74:	460b      	mov	r3, r1
 800ac76:	4620      	mov	r0, r4
 800ac78:	4629      	mov	r1, r5
 800ac7a:	f7f5 fb07 	bl	800028c <__adddf3>
 800ac7e:	4604      	mov	r4, r0
 800ac80:	460d      	mov	r5, r1
 800ac82:	f7f5 ff69 	bl	8000b58 <__aeabi_d2iz>
 800ac86:	2200      	movs	r2, #0
 800ac88:	4607      	mov	r7, r0
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	4629      	mov	r1, r5
 800ac90:	f7f5 ff24 	bl	8000adc <__aeabi_dcmplt>
 800ac94:	b140      	cbz	r0, 800aca8 <_dtoa_r+0x168>
 800ac96:	4638      	mov	r0, r7
 800ac98:	f7f5 fc44 	bl	8000524 <__aeabi_i2d>
 800ac9c:	4622      	mov	r2, r4
 800ac9e:	462b      	mov	r3, r5
 800aca0:	f7f5 ff12 	bl	8000ac8 <__aeabi_dcmpeq>
 800aca4:	b900      	cbnz	r0, 800aca8 <_dtoa_r+0x168>
 800aca6:	3f01      	subs	r7, #1
 800aca8:	2f16      	cmp	r7, #22
 800acaa:	d852      	bhi.n	800ad52 <_dtoa_r+0x212>
 800acac:	4b5d      	ldr	r3, [pc, #372]	@ (800ae24 <_dtoa_r+0x2e4>)
 800acae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800acb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acba:	f7f5 ff0f 	bl	8000adc <__aeabi_dcmplt>
 800acbe:	2800      	cmp	r0, #0
 800acc0:	d049      	beq.n	800ad56 <_dtoa_r+0x216>
 800acc2:	3f01      	subs	r7, #1
 800acc4:	2300      	movs	r3, #0
 800acc6:	9310      	str	r3, [sp, #64]	@ 0x40
 800acc8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800acca:	1b9b      	subs	r3, r3, r6
 800accc:	1e5a      	subs	r2, r3, #1
 800acce:	bf45      	ittet	mi
 800acd0:	f1c3 0301 	rsbmi	r3, r3, #1
 800acd4:	9300      	strmi	r3, [sp, #0]
 800acd6:	2300      	movpl	r3, #0
 800acd8:	2300      	movmi	r3, #0
 800acda:	9206      	str	r2, [sp, #24]
 800acdc:	bf54      	ite	pl
 800acde:	9300      	strpl	r3, [sp, #0]
 800ace0:	9306      	strmi	r3, [sp, #24]
 800ace2:	2f00      	cmp	r7, #0
 800ace4:	db39      	blt.n	800ad5a <_dtoa_r+0x21a>
 800ace6:	9b06      	ldr	r3, [sp, #24]
 800ace8:	970d      	str	r7, [sp, #52]	@ 0x34
 800acea:	443b      	add	r3, r7
 800acec:	9306      	str	r3, [sp, #24]
 800acee:	2300      	movs	r3, #0
 800acf0:	9308      	str	r3, [sp, #32]
 800acf2:	9b07      	ldr	r3, [sp, #28]
 800acf4:	2b09      	cmp	r3, #9
 800acf6:	d863      	bhi.n	800adc0 <_dtoa_r+0x280>
 800acf8:	2b05      	cmp	r3, #5
 800acfa:	bfc4      	itt	gt
 800acfc:	3b04      	subgt	r3, #4
 800acfe:	9307      	strgt	r3, [sp, #28]
 800ad00:	9b07      	ldr	r3, [sp, #28]
 800ad02:	f1a3 0302 	sub.w	r3, r3, #2
 800ad06:	bfcc      	ite	gt
 800ad08:	2400      	movgt	r4, #0
 800ad0a:	2401      	movle	r4, #1
 800ad0c:	2b03      	cmp	r3, #3
 800ad0e:	d863      	bhi.n	800add8 <_dtoa_r+0x298>
 800ad10:	e8df f003 	tbb	[pc, r3]
 800ad14:	2b375452 	.word	0x2b375452
 800ad18:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ad1c:	441e      	add	r6, r3
 800ad1e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ad22:	2b20      	cmp	r3, #32
 800ad24:	bfc1      	itttt	gt
 800ad26:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ad2a:	409f      	lslgt	r7, r3
 800ad2c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ad30:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ad34:	bfd6      	itet	le
 800ad36:	f1c3 0320 	rsble	r3, r3, #32
 800ad3a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ad3e:	fa04 f003 	lslle.w	r0, r4, r3
 800ad42:	f7f5 fbdf 	bl	8000504 <__aeabi_ui2d>
 800ad46:	2201      	movs	r2, #1
 800ad48:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ad4c:	3e01      	subs	r6, #1
 800ad4e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ad50:	e776      	b.n	800ac40 <_dtoa_r+0x100>
 800ad52:	2301      	movs	r3, #1
 800ad54:	e7b7      	b.n	800acc6 <_dtoa_r+0x186>
 800ad56:	9010      	str	r0, [sp, #64]	@ 0x40
 800ad58:	e7b6      	b.n	800acc8 <_dtoa_r+0x188>
 800ad5a:	9b00      	ldr	r3, [sp, #0]
 800ad5c:	1bdb      	subs	r3, r3, r7
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	427b      	negs	r3, r7
 800ad62:	9308      	str	r3, [sp, #32]
 800ad64:	2300      	movs	r3, #0
 800ad66:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad68:	e7c3      	b.n	800acf2 <_dtoa_r+0x1b2>
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad70:	eb07 0b03 	add.w	fp, r7, r3
 800ad74:	f10b 0301 	add.w	r3, fp, #1
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	9303      	str	r3, [sp, #12]
 800ad7c:	bfb8      	it	lt
 800ad7e:	2301      	movlt	r3, #1
 800ad80:	e006      	b.n	800ad90 <_dtoa_r+0x250>
 800ad82:	2301      	movs	r3, #1
 800ad84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	dd28      	ble.n	800adde <_dtoa_r+0x29e>
 800ad8c:	469b      	mov	fp, r3
 800ad8e:	9303      	str	r3, [sp, #12]
 800ad90:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ad94:	2100      	movs	r1, #0
 800ad96:	2204      	movs	r2, #4
 800ad98:	f102 0514 	add.w	r5, r2, #20
 800ad9c:	429d      	cmp	r5, r3
 800ad9e:	d926      	bls.n	800adee <_dtoa_r+0x2ae>
 800ada0:	6041      	str	r1, [r0, #4]
 800ada2:	4648      	mov	r0, r9
 800ada4:	f000 fce6 	bl	800b774 <_Balloc>
 800ada8:	4682      	mov	sl, r0
 800adaa:	2800      	cmp	r0, #0
 800adac:	d142      	bne.n	800ae34 <_dtoa_r+0x2f4>
 800adae:	4b1e      	ldr	r3, [pc, #120]	@ (800ae28 <_dtoa_r+0x2e8>)
 800adb0:	4602      	mov	r2, r0
 800adb2:	f240 11af 	movw	r1, #431	@ 0x1af
 800adb6:	e6da      	b.n	800ab6e <_dtoa_r+0x2e>
 800adb8:	2300      	movs	r3, #0
 800adba:	e7e3      	b.n	800ad84 <_dtoa_r+0x244>
 800adbc:	2300      	movs	r3, #0
 800adbe:	e7d5      	b.n	800ad6c <_dtoa_r+0x22c>
 800adc0:	2401      	movs	r4, #1
 800adc2:	2300      	movs	r3, #0
 800adc4:	9307      	str	r3, [sp, #28]
 800adc6:	9409      	str	r4, [sp, #36]	@ 0x24
 800adc8:	f04f 3bff 	mov.w	fp, #4294967295
 800adcc:	2200      	movs	r2, #0
 800adce:	f8cd b00c 	str.w	fp, [sp, #12]
 800add2:	2312      	movs	r3, #18
 800add4:	920c      	str	r2, [sp, #48]	@ 0x30
 800add6:	e7db      	b.n	800ad90 <_dtoa_r+0x250>
 800add8:	2301      	movs	r3, #1
 800adda:	9309      	str	r3, [sp, #36]	@ 0x24
 800addc:	e7f4      	b.n	800adc8 <_dtoa_r+0x288>
 800adde:	f04f 0b01 	mov.w	fp, #1
 800ade2:	f8cd b00c 	str.w	fp, [sp, #12]
 800ade6:	465b      	mov	r3, fp
 800ade8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800adec:	e7d0      	b.n	800ad90 <_dtoa_r+0x250>
 800adee:	3101      	adds	r1, #1
 800adf0:	0052      	lsls	r2, r2, #1
 800adf2:	e7d1      	b.n	800ad98 <_dtoa_r+0x258>
 800adf4:	f3af 8000 	nop.w
 800adf8:	636f4361 	.word	0x636f4361
 800adfc:	3fd287a7 	.word	0x3fd287a7
 800ae00:	8b60c8b3 	.word	0x8b60c8b3
 800ae04:	3fc68a28 	.word	0x3fc68a28
 800ae08:	509f79fb 	.word	0x509f79fb
 800ae0c:	3fd34413 	.word	0x3fd34413
 800ae10:	0800d5d4 	.word	0x0800d5d4
 800ae14:	0800d5eb 	.word	0x0800d5eb
 800ae18:	7ff00000 	.word	0x7ff00000
 800ae1c:	0800d6c4 	.word	0x0800d6c4
 800ae20:	3ff80000 	.word	0x3ff80000
 800ae24:	0800d808 	.word	0x0800d808
 800ae28:	0800d643 	.word	0x0800d643
 800ae2c:	0800d5d0 	.word	0x0800d5d0
 800ae30:	0800d6c3 	.word	0x0800d6c3
 800ae34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae38:	6018      	str	r0, [r3, #0]
 800ae3a:	9b03      	ldr	r3, [sp, #12]
 800ae3c:	2b0e      	cmp	r3, #14
 800ae3e:	f200 80a1 	bhi.w	800af84 <_dtoa_r+0x444>
 800ae42:	2c00      	cmp	r4, #0
 800ae44:	f000 809e 	beq.w	800af84 <_dtoa_r+0x444>
 800ae48:	2f00      	cmp	r7, #0
 800ae4a:	dd33      	ble.n	800aeb4 <_dtoa_r+0x374>
 800ae4c:	4b9c      	ldr	r3, [pc, #624]	@ (800b0c0 <_dtoa_r+0x580>)
 800ae4e:	f007 020f 	and.w	r2, r7, #15
 800ae52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae56:	ed93 7b00 	vldr	d7, [r3]
 800ae5a:	05f8      	lsls	r0, r7, #23
 800ae5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ae60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ae64:	d516      	bpl.n	800ae94 <_dtoa_r+0x354>
 800ae66:	4b97      	ldr	r3, [pc, #604]	@ (800b0c4 <_dtoa_r+0x584>)
 800ae68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae70:	f7f5 fcec 	bl	800084c <__aeabi_ddiv>
 800ae74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae78:	f004 040f 	and.w	r4, r4, #15
 800ae7c:	2603      	movs	r6, #3
 800ae7e:	4d91      	ldr	r5, [pc, #580]	@ (800b0c4 <_dtoa_r+0x584>)
 800ae80:	b954      	cbnz	r4, 800ae98 <_dtoa_r+0x358>
 800ae82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae8a:	f7f5 fcdf 	bl	800084c <__aeabi_ddiv>
 800ae8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae92:	e028      	b.n	800aee6 <_dtoa_r+0x3a6>
 800ae94:	2602      	movs	r6, #2
 800ae96:	e7f2      	b.n	800ae7e <_dtoa_r+0x33e>
 800ae98:	07e1      	lsls	r1, r4, #31
 800ae9a:	d508      	bpl.n	800aeae <_dtoa_r+0x36e>
 800ae9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aea0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aea4:	f7f5 fba8 	bl	80005f8 <__aeabi_dmul>
 800aea8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aeac:	3601      	adds	r6, #1
 800aeae:	1064      	asrs	r4, r4, #1
 800aeb0:	3508      	adds	r5, #8
 800aeb2:	e7e5      	b.n	800ae80 <_dtoa_r+0x340>
 800aeb4:	f000 80af 	beq.w	800b016 <_dtoa_r+0x4d6>
 800aeb8:	427c      	negs	r4, r7
 800aeba:	4b81      	ldr	r3, [pc, #516]	@ (800b0c0 <_dtoa_r+0x580>)
 800aebc:	4d81      	ldr	r5, [pc, #516]	@ (800b0c4 <_dtoa_r+0x584>)
 800aebe:	f004 020f 	and.w	r2, r4, #15
 800aec2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aece:	f7f5 fb93 	bl	80005f8 <__aeabi_dmul>
 800aed2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aed6:	1124      	asrs	r4, r4, #4
 800aed8:	2300      	movs	r3, #0
 800aeda:	2602      	movs	r6, #2
 800aedc:	2c00      	cmp	r4, #0
 800aede:	f040 808f 	bne.w	800b000 <_dtoa_r+0x4c0>
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d1d3      	bne.n	800ae8e <_dtoa_r+0x34e>
 800aee6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aee8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	f000 8094 	beq.w	800b01a <_dtoa_r+0x4da>
 800aef2:	4b75      	ldr	r3, [pc, #468]	@ (800b0c8 <_dtoa_r+0x588>)
 800aef4:	2200      	movs	r2, #0
 800aef6:	4620      	mov	r0, r4
 800aef8:	4629      	mov	r1, r5
 800aefa:	f7f5 fdef 	bl	8000adc <__aeabi_dcmplt>
 800aefe:	2800      	cmp	r0, #0
 800af00:	f000 808b 	beq.w	800b01a <_dtoa_r+0x4da>
 800af04:	9b03      	ldr	r3, [sp, #12]
 800af06:	2b00      	cmp	r3, #0
 800af08:	f000 8087 	beq.w	800b01a <_dtoa_r+0x4da>
 800af0c:	f1bb 0f00 	cmp.w	fp, #0
 800af10:	dd34      	ble.n	800af7c <_dtoa_r+0x43c>
 800af12:	4620      	mov	r0, r4
 800af14:	4b6d      	ldr	r3, [pc, #436]	@ (800b0cc <_dtoa_r+0x58c>)
 800af16:	2200      	movs	r2, #0
 800af18:	4629      	mov	r1, r5
 800af1a:	f7f5 fb6d 	bl	80005f8 <__aeabi_dmul>
 800af1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af22:	f107 38ff 	add.w	r8, r7, #4294967295
 800af26:	3601      	adds	r6, #1
 800af28:	465c      	mov	r4, fp
 800af2a:	4630      	mov	r0, r6
 800af2c:	f7f5 fafa 	bl	8000524 <__aeabi_i2d>
 800af30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af34:	f7f5 fb60 	bl	80005f8 <__aeabi_dmul>
 800af38:	4b65      	ldr	r3, [pc, #404]	@ (800b0d0 <_dtoa_r+0x590>)
 800af3a:	2200      	movs	r2, #0
 800af3c:	f7f5 f9a6 	bl	800028c <__adddf3>
 800af40:	4605      	mov	r5, r0
 800af42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800af46:	2c00      	cmp	r4, #0
 800af48:	d16a      	bne.n	800b020 <_dtoa_r+0x4e0>
 800af4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af4e:	4b61      	ldr	r3, [pc, #388]	@ (800b0d4 <_dtoa_r+0x594>)
 800af50:	2200      	movs	r2, #0
 800af52:	f7f5 f999 	bl	8000288 <__aeabi_dsub>
 800af56:	4602      	mov	r2, r0
 800af58:	460b      	mov	r3, r1
 800af5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af5e:	462a      	mov	r2, r5
 800af60:	4633      	mov	r3, r6
 800af62:	f7f5 fdd9 	bl	8000b18 <__aeabi_dcmpgt>
 800af66:	2800      	cmp	r0, #0
 800af68:	f040 8298 	bne.w	800b49c <_dtoa_r+0x95c>
 800af6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af70:	462a      	mov	r2, r5
 800af72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800af76:	f7f5 fdb1 	bl	8000adc <__aeabi_dcmplt>
 800af7a:	bb38      	cbnz	r0, 800afcc <_dtoa_r+0x48c>
 800af7c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800af80:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800af84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800af86:	2b00      	cmp	r3, #0
 800af88:	f2c0 8157 	blt.w	800b23a <_dtoa_r+0x6fa>
 800af8c:	2f0e      	cmp	r7, #14
 800af8e:	f300 8154 	bgt.w	800b23a <_dtoa_r+0x6fa>
 800af92:	4b4b      	ldr	r3, [pc, #300]	@ (800b0c0 <_dtoa_r+0x580>)
 800af94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af98:	ed93 7b00 	vldr	d7, [r3]
 800af9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	ed8d 7b00 	vstr	d7, [sp]
 800afa4:	f280 80e5 	bge.w	800b172 <_dtoa_r+0x632>
 800afa8:	9b03      	ldr	r3, [sp, #12]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	f300 80e1 	bgt.w	800b172 <_dtoa_r+0x632>
 800afb0:	d10c      	bne.n	800afcc <_dtoa_r+0x48c>
 800afb2:	4b48      	ldr	r3, [pc, #288]	@ (800b0d4 <_dtoa_r+0x594>)
 800afb4:	2200      	movs	r2, #0
 800afb6:	ec51 0b17 	vmov	r0, r1, d7
 800afba:	f7f5 fb1d 	bl	80005f8 <__aeabi_dmul>
 800afbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afc2:	f7f5 fd9f 	bl	8000b04 <__aeabi_dcmpge>
 800afc6:	2800      	cmp	r0, #0
 800afc8:	f000 8266 	beq.w	800b498 <_dtoa_r+0x958>
 800afcc:	2400      	movs	r4, #0
 800afce:	4625      	mov	r5, r4
 800afd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afd2:	4656      	mov	r6, sl
 800afd4:	ea6f 0803 	mvn.w	r8, r3
 800afd8:	2700      	movs	r7, #0
 800afda:	4621      	mov	r1, r4
 800afdc:	4648      	mov	r0, r9
 800afde:	f000 fc09 	bl	800b7f4 <_Bfree>
 800afe2:	2d00      	cmp	r5, #0
 800afe4:	f000 80bd 	beq.w	800b162 <_dtoa_r+0x622>
 800afe8:	b12f      	cbz	r7, 800aff6 <_dtoa_r+0x4b6>
 800afea:	42af      	cmp	r7, r5
 800afec:	d003      	beq.n	800aff6 <_dtoa_r+0x4b6>
 800afee:	4639      	mov	r1, r7
 800aff0:	4648      	mov	r0, r9
 800aff2:	f000 fbff 	bl	800b7f4 <_Bfree>
 800aff6:	4629      	mov	r1, r5
 800aff8:	4648      	mov	r0, r9
 800affa:	f000 fbfb 	bl	800b7f4 <_Bfree>
 800affe:	e0b0      	b.n	800b162 <_dtoa_r+0x622>
 800b000:	07e2      	lsls	r2, r4, #31
 800b002:	d505      	bpl.n	800b010 <_dtoa_r+0x4d0>
 800b004:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b008:	f7f5 faf6 	bl	80005f8 <__aeabi_dmul>
 800b00c:	3601      	adds	r6, #1
 800b00e:	2301      	movs	r3, #1
 800b010:	1064      	asrs	r4, r4, #1
 800b012:	3508      	adds	r5, #8
 800b014:	e762      	b.n	800aedc <_dtoa_r+0x39c>
 800b016:	2602      	movs	r6, #2
 800b018:	e765      	b.n	800aee6 <_dtoa_r+0x3a6>
 800b01a:	9c03      	ldr	r4, [sp, #12]
 800b01c:	46b8      	mov	r8, r7
 800b01e:	e784      	b.n	800af2a <_dtoa_r+0x3ea>
 800b020:	4b27      	ldr	r3, [pc, #156]	@ (800b0c0 <_dtoa_r+0x580>)
 800b022:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b024:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b028:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b02c:	4454      	add	r4, sl
 800b02e:	2900      	cmp	r1, #0
 800b030:	d054      	beq.n	800b0dc <_dtoa_r+0x59c>
 800b032:	4929      	ldr	r1, [pc, #164]	@ (800b0d8 <_dtoa_r+0x598>)
 800b034:	2000      	movs	r0, #0
 800b036:	f7f5 fc09 	bl	800084c <__aeabi_ddiv>
 800b03a:	4633      	mov	r3, r6
 800b03c:	462a      	mov	r2, r5
 800b03e:	f7f5 f923 	bl	8000288 <__aeabi_dsub>
 800b042:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b046:	4656      	mov	r6, sl
 800b048:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b04c:	f7f5 fd84 	bl	8000b58 <__aeabi_d2iz>
 800b050:	4605      	mov	r5, r0
 800b052:	f7f5 fa67 	bl	8000524 <__aeabi_i2d>
 800b056:	4602      	mov	r2, r0
 800b058:	460b      	mov	r3, r1
 800b05a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b05e:	f7f5 f913 	bl	8000288 <__aeabi_dsub>
 800b062:	3530      	adds	r5, #48	@ 0x30
 800b064:	4602      	mov	r2, r0
 800b066:	460b      	mov	r3, r1
 800b068:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b06c:	f806 5b01 	strb.w	r5, [r6], #1
 800b070:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b074:	f7f5 fd32 	bl	8000adc <__aeabi_dcmplt>
 800b078:	2800      	cmp	r0, #0
 800b07a:	d172      	bne.n	800b162 <_dtoa_r+0x622>
 800b07c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b080:	4911      	ldr	r1, [pc, #68]	@ (800b0c8 <_dtoa_r+0x588>)
 800b082:	2000      	movs	r0, #0
 800b084:	f7f5 f900 	bl	8000288 <__aeabi_dsub>
 800b088:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b08c:	f7f5 fd26 	bl	8000adc <__aeabi_dcmplt>
 800b090:	2800      	cmp	r0, #0
 800b092:	f040 80b4 	bne.w	800b1fe <_dtoa_r+0x6be>
 800b096:	42a6      	cmp	r6, r4
 800b098:	f43f af70 	beq.w	800af7c <_dtoa_r+0x43c>
 800b09c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b0a0:	4b0a      	ldr	r3, [pc, #40]	@ (800b0cc <_dtoa_r+0x58c>)
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	f7f5 faa8 	bl	80005f8 <__aeabi_dmul>
 800b0a8:	4b08      	ldr	r3, [pc, #32]	@ (800b0cc <_dtoa_r+0x58c>)
 800b0aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0b4:	f7f5 faa0 	bl	80005f8 <__aeabi_dmul>
 800b0b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0bc:	e7c4      	b.n	800b048 <_dtoa_r+0x508>
 800b0be:	bf00      	nop
 800b0c0:	0800d808 	.word	0x0800d808
 800b0c4:	0800d7e0 	.word	0x0800d7e0
 800b0c8:	3ff00000 	.word	0x3ff00000
 800b0cc:	40240000 	.word	0x40240000
 800b0d0:	401c0000 	.word	0x401c0000
 800b0d4:	40140000 	.word	0x40140000
 800b0d8:	3fe00000 	.word	0x3fe00000
 800b0dc:	4631      	mov	r1, r6
 800b0de:	4628      	mov	r0, r5
 800b0e0:	f7f5 fa8a 	bl	80005f8 <__aeabi_dmul>
 800b0e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b0ea:	4656      	mov	r6, sl
 800b0ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0f0:	f7f5 fd32 	bl	8000b58 <__aeabi_d2iz>
 800b0f4:	4605      	mov	r5, r0
 800b0f6:	f7f5 fa15 	bl	8000524 <__aeabi_i2d>
 800b0fa:	4602      	mov	r2, r0
 800b0fc:	460b      	mov	r3, r1
 800b0fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b102:	f7f5 f8c1 	bl	8000288 <__aeabi_dsub>
 800b106:	3530      	adds	r5, #48	@ 0x30
 800b108:	f806 5b01 	strb.w	r5, [r6], #1
 800b10c:	4602      	mov	r2, r0
 800b10e:	460b      	mov	r3, r1
 800b110:	42a6      	cmp	r6, r4
 800b112:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b116:	f04f 0200 	mov.w	r2, #0
 800b11a:	d124      	bne.n	800b166 <_dtoa_r+0x626>
 800b11c:	4baf      	ldr	r3, [pc, #700]	@ (800b3dc <_dtoa_r+0x89c>)
 800b11e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b122:	f7f5 f8b3 	bl	800028c <__adddf3>
 800b126:	4602      	mov	r2, r0
 800b128:	460b      	mov	r3, r1
 800b12a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b12e:	f7f5 fcf3 	bl	8000b18 <__aeabi_dcmpgt>
 800b132:	2800      	cmp	r0, #0
 800b134:	d163      	bne.n	800b1fe <_dtoa_r+0x6be>
 800b136:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b13a:	49a8      	ldr	r1, [pc, #672]	@ (800b3dc <_dtoa_r+0x89c>)
 800b13c:	2000      	movs	r0, #0
 800b13e:	f7f5 f8a3 	bl	8000288 <__aeabi_dsub>
 800b142:	4602      	mov	r2, r0
 800b144:	460b      	mov	r3, r1
 800b146:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b14a:	f7f5 fcc7 	bl	8000adc <__aeabi_dcmplt>
 800b14e:	2800      	cmp	r0, #0
 800b150:	f43f af14 	beq.w	800af7c <_dtoa_r+0x43c>
 800b154:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b156:	1e73      	subs	r3, r6, #1
 800b158:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b15a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b15e:	2b30      	cmp	r3, #48	@ 0x30
 800b160:	d0f8      	beq.n	800b154 <_dtoa_r+0x614>
 800b162:	4647      	mov	r7, r8
 800b164:	e03b      	b.n	800b1de <_dtoa_r+0x69e>
 800b166:	4b9e      	ldr	r3, [pc, #632]	@ (800b3e0 <_dtoa_r+0x8a0>)
 800b168:	f7f5 fa46 	bl	80005f8 <__aeabi_dmul>
 800b16c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b170:	e7bc      	b.n	800b0ec <_dtoa_r+0x5ac>
 800b172:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b176:	4656      	mov	r6, sl
 800b178:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b17c:	4620      	mov	r0, r4
 800b17e:	4629      	mov	r1, r5
 800b180:	f7f5 fb64 	bl	800084c <__aeabi_ddiv>
 800b184:	f7f5 fce8 	bl	8000b58 <__aeabi_d2iz>
 800b188:	4680      	mov	r8, r0
 800b18a:	f7f5 f9cb 	bl	8000524 <__aeabi_i2d>
 800b18e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b192:	f7f5 fa31 	bl	80005f8 <__aeabi_dmul>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	4620      	mov	r0, r4
 800b19c:	4629      	mov	r1, r5
 800b19e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b1a2:	f7f5 f871 	bl	8000288 <__aeabi_dsub>
 800b1a6:	f806 4b01 	strb.w	r4, [r6], #1
 800b1aa:	9d03      	ldr	r5, [sp, #12]
 800b1ac:	eba6 040a 	sub.w	r4, r6, sl
 800b1b0:	42a5      	cmp	r5, r4
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	d133      	bne.n	800b220 <_dtoa_r+0x6e0>
 800b1b8:	f7f5 f868 	bl	800028c <__adddf3>
 800b1bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	460d      	mov	r5, r1
 800b1c4:	f7f5 fca8 	bl	8000b18 <__aeabi_dcmpgt>
 800b1c8:	b9c0      	cbnz	r0, 800b1fc <_dtoa_r+0x6bc>
 800b1ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	4629      	mov	r1, r5
 800b1d2:	f7f5 fc79 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1d6:	b110      	cbz	r0, 800b1de <_dtoa_r+0x69e>
 800b1d8:	f018 0f01 	tst.w	r8, #1
 800b1dc:	d10e      	bne.n	800b1fc <_dtoa_r+0x6bc>
 800b1de:	9902      	ldr	r1, [sp, #8]
 800b1e0:	4648      	mov	r0, r9
 800b1e2:	f000 fb07 	bl	800b7f4 <_Bfree>
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	7033      	strb	r3, [r6, #0]
 800b1ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1ec:	3701      	adds	r7, #1
 800b1ee:	601f      	str	r7, [r3, #0]
 800b1f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	f000 824b 	beq.w	800b68e <_dtoa_r+0xb4e>
 800b1f8:	601e      	str	r6, [r3, #0]
 800b1fa:	e248      	b.n	800b68e <_dtoa_r+0xb4e>
 800b1fc:	46b8      	mov	r8, r7
 800b1fe:	4633      	mov	r3, r6
 800b200:	461e      	mov	r6, r3
 800b202:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b206:	2a39      	cmp	r2, #57	@ 0x39
 800b208:	d106      	bne.n	800b218 <_dtoa_r+0x6d8>
 800b20a:	459a      	cmp	sl, r3
 800b20c:	d1f8      	bne.n	800b200 <_dtoa_r+0x6c0>
 800b20e:	2230      	movs	r2, #48	@ 0x30
 800b210:	f108 0801 	add.w	r8, r8, #1
 800b214:	f88a 2000 	strb.w	r2, [sl]
 800b218:	781a      	ldrb	r2, [r3, #0]
 800b21a:	3201      	adds	r2, #1
 800b21c:	701a      	strb	r2, [r3, #0]
 800b21e:	e7a0      	b.n	800b162 <_dtoa_r+0x622>
 800b220:	4b6f      	ldr	r3, [pc, #444]	@ (800b3e0 <_dtoa_r+0x8a0>)
 800b222:	2200      	movs	r2, #0
 800b224:	f7f5 f9e8 	bl	80005f8 <__aeabi_dmul>
 800b228:	2200      	movs	r2, #0
 800b22a:	2300      	movs	r3, #0
 800b22c:	4604      	mov	r4, r0
 800b22e:	460d      	mov	r5, r1
 800b230:	f7f5 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b234:	2800      	cmp	r0, #0
 800b236:	d09f      	beq.n	800b178 <_dtoa_r+0x638>
 800b238:	e7d1      	b.n	800b1de <_dtoa_r+0x69e>
 800b23a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b23c:	2a00      	cmp	r2, #0
 800b23e:	f000 80ea 	beq.w	800b416 <_dtoa_r+0x8d6>
 800b242:	9a07      	ldr	r2, [sp, #28]
 800b244:	2a01      	cmp	r2, #1
 800b246:	f300 80cd 	bgt.w	800b3e4 <_dtoa_r+0x8a4>
 800b24a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b24c:	2a00      	cmp	r2, #0
 800b24e:	f000 80c1 	beq.w	800b3d4 <_dtoa_r+0x894>
 800b252:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b256:	9c08      	ldr	r4, [sp, #32]
 800b258:	9e00      	ldr	r6, [sp, #0]
 800b25a:	9a00      	ldr	r2, [sp, #0]
 800b25c:	441a      	add	r2, r3
 800b25e:	9200      	str	r2, [sp, #0]
 800b260:	9a06      	ldr	r2, [sp, #24]
 800b262:	2101      	movs	r1, #1
 800b264:	441a      	add	r2, r3
 800b266:	4648      	mov	r0, r9
 800b268:	9206      	str	r2, [sp, #24]
 800b26a:	f000 fb77 	bl	800b95c <__i2b>
 800b26e:	4605      	mov	r5, r0
 800b270:	b166      	cbz	r6, 800b28c <_dtoa_r+0x74c>
 800b272:	9b06      	ldr	r3, [sp, #24]
 800b274:	2b00      	cmp	r3, #0
 800b276:	dd09      	ble.n	800b28c <_dtoa_r+0x74c>
 800b278:	42b3      	cmp	r3, r6
 800b27a:	9a00      	ldr	r2, [sp, #0]
 800b27c:	bfa8      	it	ge
 800b27e:	4633      	movge	r3, r6
 800b280:	1ad2      	subs	r2, r2, r3
 800b282:	9200      	str	r2, [sp, #0]
 800b284:	9a06      	ldr	r2, [sp, #24]
 800b286:	1af6      	subs	r6, r6, r3
 800b288:	1ad3      	subs	r3, r2, r3
 800b28a:	9306      	str	r3, [sp, #24]
 800b28c:	9b08      	ldr	r3, [sp, #32]
 800b28e:	b30b      	cbz	r3, 800b2d4 <_dtoa_r+0x794>
 800b290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b292:	2b00      	cmp	r3, #0
 800b294:	f000 80c6 	beq.w	800b424 <_dtoa_r+0x8e4>
 800b298:	2c00      	cmp	r4, #0
 800b29a:	f000 80c0 	beq.w	800b41e <_dtoa_r+0x8de>
 800b29e:	4629      	mov	r1, r5
 800b2a0:	4622      	mov	r2, r4
 800b2a2:	4648      	mov	r0, r9
 800b2a4:	f000 fc12 	bl	800bacc <__pow5mult>
 800b2a8:	9a02      	ldr	r2, [sp, #8]
 800b2aa:	4601      	mov	r1, r0
 800b2ac:	4605      	mov	r5, r0
 800b2ae:	4648      	mov	r0, r9
 800b2b0:	f000 fb6a 	bl	800b988 <__multiply>
 800b2b4:	9902      	ldr	r1, [sp, #8]
 800b2b6:	4680      	mov	r8, r0
 800b2b8:	4648      	mov	r0, r9
 800b2ba:	f000 fa9b 	bl	800b7f4 <_Bfree>
 800b2be:	9b08      	ldr	r3, [sp, #32]
 800b2c0:	1b1b      	subs	r3, r3, r4
 800b2c2:	9308      	str	r3, [sp, #32]
 800b2c4:	f000 80b1 	beq.w	800b42a <_dtoa_r+0x8ea>
 800b2c8:	9a08      	ldr	r2, [sp, #32]
 800b2ca:	4641      	mov	r1, r8
 800b2cc:	4648      	mov	r0, r9
 800b2ce:	f000 fbfd 	bl	800bacc <__pow5mult>
 800b2d2:	9002      	str	r0, [sp, #8]
 800b2d4:	2101      	movs	r1, #1
 800b2d6:	4648      	mov	r0, r9
 800b2d8:	f000 fb40 	bl	800b95c <__i2b>
 800b2dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2de:	4604      	mov	r4, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	f000 81d8 	beq.w	800b696 <_dtoa_r+0xb56>
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	4601      	mov	r1, r0
 800b2ea:	4648      	mov	r0, r9
 800b2ec:	f000 fbee 	bl	800bacc <__pow5mult>
 800b2f0:	9b07      	ldr	r3, [sp, #28]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	4604      	mov	r4, r0
 800b2f6:	f300 809f 	bgt.w	800b438 <_dtoa_r+0x8f8>
 800b2fa:	9b04      	ldr	r3, [sp, #16]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	f040 8097 	bne.w	800b430 <_dtoa_r+0x8f0>
 800b302:	9b05      	ldr	r3, [sp, #20]
 800b304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f040 8093 	bne.w	800b434 <_dtoa_r+0x8f4>
 800b30e:	9b05      	ldr	r3, [sp, #20]
 800b310:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b314:	0d1b      	lsrs	r3, r3, #20
 800b316:	051b      	lsls	r3, r3, #20
 800b318:	b133      	cbz	r3, 800b328 <_dtoa_r+0x7e8>
 800b31a:	9b00      	ldr	r3, [sp, #0]
 800b31c:	3301      	adds	r3, #1
 800b31e:	9300      	str	r3, [sp, #0]
 800b320:	9b06      	ldr	r3, [sp, #24]
 800b322:	3301      	adds	r3, #1
 800b324:	9306      	str	r3, [sp, #24]
 800b326:	2301      	movs	r3, #1
 800b328:	9308      	str	r3, [sp, #32]
 800b32a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 81b8 	beq.w	800b6a2 <_dtoa_r+0xb62>
 800b332:	6923      	ldr	r3, [r4, #16]
 800b334:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b338:	6918      	ldr	r0, [r3, #16]
 800b33a:	f000 fac3 	bl	800b8c4 <__hi0bits>
 800b33e:	f1c0 0020 	rsb	r0, r0, #32
 800b342:	9b06      	ldr	r3, [sp, #24]
 800b344:	4418      	add	r0, r3
 800b346:	f010 001f 	ands.w	r0, r0, #31
 800b34a:	f000 8082 	beq.w	800b452 <_dtoa_r+0x912>
 800b34e:	f1c0 0320 	rsb	r3, r0, #32
 800b352:	2b04      	cmp	r3, #4
 800b354:	dd73      	ble.n	800b43e <_dtoa_r+0x8fe>
 800b356:	9b00      	ldr	r3, [sp, #0]
 800b358:	f1c0 001c 	rsb	r0, r0, #28
 800b35c:	4403      	add	r3, r0
 800b35e:	9300      	str	r3, [sp, #0]
 800b360:	9b06      	ldr	r3, [sp, #24]
 800b362:	4403      	add	r3, r0
 800b364:	4406      	add	r6, r0
 800b366:	9306      	str	r3, [sp, #24]
 800b368:	9b00      	ldr	r3, [sp, #0]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	dd05      	ble.n	800b37a <_dtoa_r+0x83a>
 800b36e:	9902      	ldr	r1, [sp, #8]
 800b370:	461a      	mov	r2, r3
 800b372:	4648      	mov	r0, r9
 800b374:	f000 fc04 	bl	800bb80 <__lshift>
 800b378:	9002      	str	r0, [sp, #8]
 800b37a:	9b06      	ldr	r3, [sp, #24]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	dd05      	ble.n	800b38c <_dtoa_r+0x84c>
 800b380:	4621      	mov	r1, r4
 800b382:	461a      	mov	r2, r3
 800b384:	4648      	mov	r0, r9
 800b386:	f000 fbfb 	bl	800bb80 <__lshift>
 800b38a:	4604      	mov	r4, r0
 800b38c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d061      	beq.n	800b456 <_dtoa_r+0x916>
 800b392:	9802      	ldr	r0, [sp, #8]
 800b394:	4621      	mov	r1, r4
 800b396:	f000 fc5f 	bl	800bc58 <__mcmp>
 800b39a:	2800      	cmp	r0, #0
 800b39c:	da5b      	bge.n	800b456 <_dtoa_r+0x916>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	9902      	ldr	r1, [sp, #8]
 800b3a2:	220a      	movs	r2, #10
 800b3a4:	4648      	mov	r0, r9
 800b3a6:	f000 fa47 	bl	800b838 <__multadd>
 800b3aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3ac:	9002      	str	r0, [sp, #8]
 800b3ae:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	f000 8177 	beq.w	800b6a6 <_dtoa_r+0xb66>
 800b3b8:	4629      	mov	r1, r5
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	220a      	movs	r2, #10
 800b3be:	4648      	mov	r0, r9
 800b3c0:	f000 fa3a 	bl	800b838 <__multadd>
 800b3c4:	f1bb 0f00 	cmp.w	fp, #0
 800b3c8:	4605      	mov	r5, r0
 800b3ca:	dc6f      	bgt.n	800b4ac <_dtoa_r+0x96c>
 800b3cc:	9b07      	ldr	r3, [sp, #28]
 800b3ce:	2b02      	cmp	r3, #2
 800b3d0:	dc49      	bgt.n	800b466 <_dtoa_r+0x926>
 800b3d2:	e06b      	b.n	800b4ac <_dtoa_r+0x96c>
 800b3d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b3da:	e73c      	b.n	800b256 <_dtoa_r+0x716>
 800b3dc:	3fe00000 	.word	0x3fe00000
 800b3e0:	40240000 	.word	0x40240000
 800b3e4:	9b03      	ldr	r3, [sp, #12]
 800b3e6:	1e5c      	subs	r4, r3, #1
 800b3e8:	9b08      	ldr	r3, [sp, #32]
 800b3ea:	42a3      	cmp	r3, r4
 800b3ec:	db09      	blt.n	800b402 <_dtoa_r+0x8c2>
 800b3ee:	1b1c      	subs	r4, r3, r4
 800b3f0:	9b03      	ldr	r3, [sp, #12]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f6bf af30 	bge.w	800b258 <_dtoa_r+0x718>
 800b3f8:	9b00      	ldr	r3, [sp, #0]
 800b3fa:	9a03      	ldr	r2, [sp, #12]
 800b3fc:	1a9e      	subs	r6, r3, r2
 800b3fe:	2300      	movs	r3, #0
 800b400:	e72b      	b.n	800b25a <_dtoa_r+0x71a>
 800b402:	9b08      	ldr	r3, [sp, #32]
 800b404:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b406:	9408      	str	r4, [sp, #32]
 800b408:	1ae3      	subs	r3, r4, r3
 800b40a:	441a      	add	r2, r3
 800b40c:	9e00      	ldr	r6, [sp, #0]
 800b40e:	9b03      	ldr	r3, [sp, #12]
 800b410:	920d      	str	r2, [sp, #52]	@ 0x34
 800b412:	2400      	movs	r4, #0
 800b414:	e721      	b.n	800b25a <_dtoa_r+0x71a>
 800b416:	9c08      	ldr	r4, [sp, #32]
 800b418:	9e00      	ldr	r6, [sp, #0]
 800b41a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b41c:	e728      	b.n	800b270 <_dtoa_r+0x730>
 800b41e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b422:	e751      	b.n	800b2c8 <_dtoa_r+0x788>
 800b424:	9a08      	ldr	r2, [sp, #32]
 800b426:	9902      	ldr	r1, [sp, #8]
 800b428:	e750      	b.n	800b2cc <_dtoa_r+0x78c>
 800b42a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b42e:	e751      	b.n	800b2d4 <_dtoa_r+0x794>
 800b430:	2300      	movs	r3, #0
 800b432:	e779      	b.n	800b328 <_dtoa_r+0x7e8>
 800b434:	9b04      	ldr	r3, [sp, #16]
 800b436:	e777      	b.n	800b328 <_dtoa_r+0x7e8>
 800b438:	2300      	movs	r3, #0
 800b43a:	9308      	str	r3, [sp, #32]
 800b43c:	e779      	b.n	800b332 <_dtoa_r+0x7f2>
 800b43e:	d093      	beq.n	800b368 <_dtoa_r+0x828>
 800b440:	9a00      	ldr	r2, [sp, #0]
 800b442:	331c      	adds	r3, #28
 800b444:	441a      	add	r2, r3
 800b446:	9200      	str	r2, [sp, #0]
 800b448:	9a06      	ldr	r2, [sp, #24]
 800b44a:	441a      	add	r2, r3
 800b44c:	441e      	add	r6, r3
 800b44e:	9206      	str	r2, [sp, #24]
 800b450:	e78a      	b.n	800b368 <_dtoa_r+0x828>
 800b452:	4603      	mov	r3, r0
 800b454:	e7f4      	b.n	800b440 <_dtoa_r+0x900>
 800b456:	9b03      	ldr	r3, [sp, #12]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	46b8      	mov	r8, r7
 800b45c:	dc20      	bgt.n	800b4a0 <_dtoa_r+0x960>
 800b45e:	469b      	mov	fp, r3
 800b460:	9b07      	ldr	r3, [sp, #28]
 800b462:	2b02      	cmp	r3, #2
 800b464:	dd1e      	ble.n	800b4a4 <_dtoa_r+0x964>
 800b466:	f1bb 0f00 	cmp.w	fp, #0
 800b46a:	f47f adb1 	bne.w	800afd0 <_dtoa_r+0x490>
 800b46e:	4621      	mov	r1, r4
 800b470:	465b      	mov	r3, fp
 800b472:	2205      	movs	r2, #5
 800b474:	4648      	mov	r0, r9
 800b476:	f000 f9df 	bl	800b838 <__multadd>
 800b47a:	4601      	mov	r1, r0
 800b47c:	4604      	mov	r4, r0
 800b47e:	9802      	ldr	r0, [sp, #8]
 800b480:	f000 fbea 	bl	800bc58 <__mcmp>
 800b484:	2800      	cmp	r0, #0
 800b486:	f77f ada3 	ble.w	800afd0 <_dtoa_r+0x490>
 800b48a:	4656      	mov	r6, sl
 800b48c:	2331      	movs	r3, #49	@ 0x31
 800b48e:	f806 3b01 	strb.w	r3, [r6], #1
 800b492:	f108 0801 	add.w	r8, r8, #1
 800b496:	e59f      	b.n	800afd8 <_dtoa_r+0x498>
 800b498:	9c03      	ldr	r4, [sp, #12]
 800b49a:	46b8      	mov	r8, r7
 800b49c:	4625      	mov	r5, r4
 800b49e:	e7f4      	b.n	800b48a <_dtoa_r+0x94a>
 800b4a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b4a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	f000 8101 	beq.w	800b6ae <_dtoa_r+0xb6e>
 800b4ac:	2e00      	cmp	r6, #0
 800b4ae:	dd05      	ble.n	800b4bc <_dtoa_r+0x97c>
 800b4b0:	4629      	mov	r1, r5
 800b4b2:	4632      	mov	r2, r6
 800b4b4:	4648      	mov	r0, r9
 800b4b6:	f000 fb63 	bl	800bb80 <__lshift>
 800b4ba:	4605      	mov	r5, r0
 800b4bc:	9b08      	ldr	r3, [sp, #32]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d05c      	beq.n	800b57c <_dtoa_r+0xa3c>
 800b4c2:	6869      	ldr	r1, [r5, #4]
 800b4c4:	4648      	mov	r0, r9
 800b4c6:	f000 f955 	bl	800b774 <_Balloc>
 800b4ca:	4606      	mov	r6, r0
 800b4cc:	b928      	cbnz	r0, 800b4da <_dtoa_r+0x99a>
 800b4ce:	4b82      	ldr	r3, [pc, #520]	@ (800b6d8 <_dtoa_r+0xb98>)
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b4d6:	f7ff bb4a 	b.w	800ab6e <_dtoa_r+0x2e>
 800b4da:	692a      	ldr	r2, [r5, #16]
 800b4dc:	3202      	adds	r2, #2
 800b4de:	0092      	lsls	r2, r2, #2
 800b4e0:	f105 010c 	add.w	r1, r5, #12
 800b4e4:	300c      	adds	r0, #12
 800b4e6:	f7ff fa8c 	bl	800aa02 <memcpy>
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	4631      	mov	r1, r6
 800b4ee:	4648      	mov	r0, r9
 800b4f0:	f000 fb46 	bl	800bb80 <__lshift>
 800b4f4:	f10a 0301 	add.w	r3, sl, #1
 800b4f8:	9300      	str	r3, [sp, #0]
 800b4fa:	eb0a 030b 	add.w	r3, sl, fp
 800b4fe:	9308      	str	r3, [sp, #32]
 800b500:	9b04      	ldr	r3, [sp, #16]
 800b502:	f003 0301 	and.w	r3, r3, #1
 800b506:	462f      	mov	r7, r5
 800b508:	9306      	str	r3, [sp, #24]
 800b50a:	4605      	mov	r5, r0
 800b50c:	9b00      	ldr	r3, [sp, #0]
 800b50e:	9802      	ldr	r0, [sp, #8]
 800b510:	4621      	mov	r1, r4
 800b512:	f103 3bff 	add.w	fp, r3, #4294967295
 800b516:	f7ff fa89 	bl	800aa2c <quorem>
 800b51a:	4603      	mov	r3, r0
 800b51c:	3330      	adds	r3, #48	@ 0x30
 800b51e:	9003      	str	r0, [sp, #12]
 800b520:	4639      	mov	r1, r7
 800b522:	9802      	ldr	r0, [sp, #8]
 800b524:	9309      	str	r3, [sp, #36]	@ 0x24
 800b526:	f000 fb97 	bl	800bc58 <__mcmp>
 800b52a:	462a      	mov	r2, r5
 800b52c:	9004      	str	r0, [sp, #16]
 800b52e:	4621      	mov	r1, r4
 800b530:	4648      	mov	r0, r9
 800b532:	f000 fbad 	bl	800bc90 <__mdiff>
 800b536:	68c2      	ldr	r2, [r0, #12]
 800b538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b53a:	4606      	mov	r6, r0
 800b53c:	bb02      	cbnz	r2, 800b580 <_dtoa_r+0xa40>
 800b53e:	4601      	mov	r1, r0
 800b540:	9802      	ldr	r0, [sp, #8]
 800b542:	f000 fb89 	bl	800bc58 <__mcmp>
 800b546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b548:	4602      	mov	r2, r0
 800b54a:	4631      	mov	r1, r6
 800b54c:	4648      	mov	r0, r9
 800b54e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b550:	9309      	str	r3, [sp, #36]	@ 0x24
 800b552:	f000 f94f 	bl	800b7f4 <_Bfree>
 800b556:	9b07      	ldr	r3, [sp, #28]
 800b558:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b55a:	9e00      	ldr	r6, [sp, #0]
 800b55c:	ea42 0103 	orr.w	r1, r2, r3
 800b560:	9b06      	ldr	r3, [sp, #24]
 800b562:	4319      	orrs	r1, r3
 800b564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b566:	d10d      	bne.n	800b584 <_dtoa_r+0xa44>
 800b568:	2b39      	cmp	r3, #57	@ 0x39
 800b56a:	d027      	beq.n	800b5bc <_dtoa_r+0xa7c>
 800b56c:	9a04      	ldr	r2, [sp, #16]
 800b56e:	2a00      	cmp	r2, #0
 800b570:	dd01      	ble.n	800b576 <_dtoa_r+0xa36>
 800b572:	9b03      	ldr	r3, [sp, #12]
 800b574:	3331      	adds	r3, #49	@ 0x31
 800b576:	f88b 3000 	strb.w	r3, [fp]
 800b57a:	e52e      	b.n	800afda <_dtoa_r+0x49a>
 800b57c:	4628      	mov	r0, r5
 800b57e:	e7b9      	b.n	800b4f4 <_dtoa_r+0x9b4>
 800b580:	2201      	movs	r2, #1
 800b582:	e7e2      	b.n	800b54a <_dtoa_r+0xa0a>
 800b584:	9904      	ldr	r1, [sp, #16]
 800b586:	2900      	cmp	r1, #0
 800b588:	db04      	blt.n	800b594 <_dtoa_r+0xa54>
 800b58a:	9807      	ldr	r0, [sp, #28]
 800b58c:	4301      	orrs	r1, r0
 800b58e:	9806      	ldr	r0, [sp, #24]
 800b590:	4301      	orrs	r1, r0
 800b592:	d120      	bne.n	800b5d6 <_dtoa_r+0xa96>
 800b594:	2a00      	cmp	r2, #0
 800b596:	ddee      	ble.n	800b576 <_dtoa_r+0xa36>
 800b598:	9902      	ldr	r1, [sp, #8]
 800b59a:	9300      	str	r3, [sp, #0]
 800b59c:	2201      	movs	r2, #1
 800b59e:	4648      	mov	r0, r9
 800b5a0:	f000 faee 	bl	800bb80 <__lshift>
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	9002      	str	r0, [sp, #8]
 800b5a8:	f000 fb56 	bl	800bc58 <__mcmp>
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	9b00      	ldr	r3, [sp, #0]
 800b5b0:	dc02      	bgt.n	800b5b8 <_dtoa_r+0xa78>
 800b5b2:	d1e0      	bne.n	800b576 <_dtoa_r+0xa36>
 800b5b4:	07da      	lsls	r2, r3, #31
 800b5b6:	d5de      	bpl.n	800b576 <_dtoa_r+0xa36>
 800b5b8:	2b39      	cmp	r3, #57	@ 0x39
 800b5ba:	d1da      	bne.n	800b572 <_dtoa_r+0xa32>
 800b5bc:	2339      	movs	r3, #57	@ 0x39
 800b5be:	f88b 3000 	strb.w	r3, [fp]
 800b5c2:	4633      	mov	r3, r6
 800b5c4:	461e      	mov	r6, r3
 800b5c6:	3b01      	subs	r3, #1
 800b5c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b5cc:	2a39      	cmp	r2, #57	@ 0x39
 800b5ce:	d04e      	beq.n	800b66e <_dtoa_r+0xb2e>
 800b5d0:	3201      	adds	r2, #1
 800b5d2:	701a      	strb	r2, [r3, #0]
 800b5d4:	e501      	b.n	800afda <_dtoa_r+0x49a>
 800b5d6:	2a00      	cmp	r2, #0
 800b5d8:	dd03      	ble.n	800b5e2 <_dtoa_r+0xaa2>
 800b5da:	2b39      	cmp	r3, #57	@ 0x39
 800b5dc:	d0ee      	beq.n	800b5bc <_dtoa_r+0xa7c>
 800b5de:	3301      	adds	r3, #1
 800b5e0:	e7c9      	b.n	800b576 <_dtoa_r+0xa36>
 800b5e2:	9a00      	ldr	r2, [sp, #0]
 800b5e4:	9908      	ldr	r1, [sp, #32]
 800b5e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b5ea:	428a      	cmp	r2, r1
 800b5ec:	d028      	beq.n	800b640 <_dtoa_r+0xb00>
 800b5ee:	9902      	ldr	r1, [sp, #8]
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	220a      	movs	r2, #10
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	f000 f91f 	bl	800b838 <__multadd>
 800b5fa:	42af      	cmp	r7, r5
 800b5fc:	9002      	str	r0, [sp, #8]
 800b5fe:	f04f 0300 	mov.w	r3, #0
 800b602:	f04f 020a 	mov.w	r2, #10
 800b606:	4639      	mov	r1, r7
 800b608:	4648      	mov	r0, r9
 800b60a:	d107      	bne.n	800b61c <_dtoa_r+0xadc>
 800b60c:	f000 f914 	bl	800b838 <__multadd>
 800b610:	4607      	mov	r7, r0
 800b612:	4605      	mov	r5, r0
 800b614:	9b00      	ldr	r3, [sp, #0]
 800b616:	3301      	adds	r3, #1
 800b618:	9300      	str	r3, [sp, #0]
 800b61a:	e777      	b.n	800b50c <_dtoa_r+0x9cc>
 800b61c:	f000 f90c 	bl	800b838 <__multadd>
 800b620:	4629      	mov	r1, r5
 800b622:	4607      	mov	r7, r0
 800b624:	2300      	movs	r3, #0
 800b626:	220a      	movs	r2, #10
 800b628:	4648      	mov	r0, r9
 800b62a:	f000 f905 	bl	800b838 <__multadd>
 800b62e:	4605      	mov	r5, r0
 800b630:	e7f0      	b.n	800b614 <_dtoa_r+0xad4>
 800b632:	f1bb 0f00 	cmp.w	fp, #0
 800b636:	bfcc      	ite	gt
 800b638:	465e      	movgt	r6, fp
 800b63a:	2601      	movle	r6, #1
 800b63c:	4456      	add	r6, sl
 800b63e:	2700      	movs	r7, #0
 800b640:	9902      	ldr	r1, [sp, #8]
 800b642:	9300      	str	r3, [sp, #0]
 800b644:	2201      	movs	r2, #1
 800b646:	4648      	mov	r0, r9
 800b648:	f000 fa9a 	bl	800bb80 <__lshift>
 800b64c:	4621      	mov	r1, r4
 800b64e:	9002      	str	r0, [sp, #8]
 800b650:	f000 fb02 	bl	800bc58 <__mcmp>
 800b654:	2800      	cmp	r0, #0
 800b656:	dcb4      	bgt.n	800b5c2 <_dtoa_r+0xa82>
 800b658:	d102      	bne.n	800b660 <_dtoa_r+0xb20>
 800b65a:	9b00      	ldr	r3, [sp, #0]
 800b65c:	07db      	lsls	r3, r3, #31
 800b65e:	d4b0      	bmi.n	800b5c2 <_dtoa_r+0xa82>
 800b660:	4633      	mov	r3, r6
 800b662:	461e      	mov	r6, r3
 800b664:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b668:	2a30      	cmp	r2, #48	@ 0x30
 800b66a:	d0fa      	beq.n	800b662 <_dtoa_r+0xb22>
 800b66c:	e4b5      	b.n	800afda <_dtoa_r+0x49a>
 800b66e:	459a      	cmp	sl, r3
 800b670:	d1a8      	bne.n	800b5c4 <_dtoa_r+0xa84>
 800b672:	2331      	movs	r3, #49	@ 0x31
 800b674:	f108 0801 	add.w	r8, r8, #1
 800b678:	f88a 3000 	strb.w	r3, [sl]
 800b67c:	e4ad      	b.n	800afda <_dtoa_r+0x49a>
 800b67e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b680:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b6dc <_dtoa_r+0xb9c>
 800b684:	b11b      	cbz	r3, 800b68e <_dtoa_r+0xb4e>
 800b686:	f10a 0308 	add.w	r3, sl, #8
 800b68a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b68c:	6013      	str	r3, [r2, #0]
 800b68e:	4650      	mov	r0, sl
 800b690:	b017      	add	sp, #92	@ 0x5c
 800b692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b696:	9b07      	ldr	r3, [sp, #28]
 800b698:	2b01      	cmp	r3, #1
 800b69a:	f77f ae2e 	ble.w	800b2fa <_dtoa_r+0x7ba>
 800b69e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6a0:	9308      	str	r3, [sp, #32]
 800b6a2:	2001      	movs	r0, #1
 800b6a4:	e64d      	b.n	800b342 <_dtoa_r+0x802>
 800b6a6:	f1bb 0f00 	cmp.w	fp, #0
 800b6aa:	f77f aed9 	ble.w	800b460 <_dtoa_r+0x920>
 800b6ae:	4656      	mov	r6, sl
 800b6b0:	9802      	ldr	r0, [sp, #8]
 800b6b2:	4621      	mov	r1, r4
 800b6b4:	f7ff f9ba 	bl	800aa2c <quorem>
 800b6b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b6bc:	f806 3b01 	strb.w	r3, [r6], #1
 800b6c0:	eba6 020a 	sub.w	r2, r6, sl
 800b6c4:	4593      	cmp	fp, r2
 800b6c6:	ddb4      	ble.n	800b632 <_dtoa_r+0xaf2>
 800b6c8:	9902      	ldr	r1, [sp, #8]
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	220a      	movs	r2, #10
 800b6ce:	4648      	mov	r0, r9
 800b6d0:	f000 f8b2 	bl	800b838 <__multadd>
 800b6d4:	9002      	str	r0, [sp, #8]
 800b6d6:	e7eb      	b.n	800b6b0 <_dtoa_r+0xb70>
 800b6d8:	0800d643 	.word	0x0800d643
 800b6dc:	0800d5c7 	.word	0x0800d5c7

0800b6e0 <_free_r>:
 800b6e0:	b538      	push	{r3, r4, r5, lr}
 800b6e2:	4605      	mov	r5, r0
 800b6e4:	2900      	cmp	r1, #0
 800b6e6:	d041      	beq.n	800b76c <_free_r+0x8c>
 800b6e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6ec:	1f0c      	subs	r4, r1, #4
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	bfb8      	it	lt
 800b6f2:	18e4      	addlt	r4, r4, r3
 800b6f4:	f7fd ff4e 	bl	8009594 <__malloc_lock>
 800b6f8:	4a1d      	ldr	r2, [pc, #116]	@ (800b770 <_free_r+0x90>)
 800b6fa:	6813      	ldr	r3, [r2, #0]
 800b6fc:	b933      	cbnz	r3, 800b70c <_free_r+0x2c>
 800b6fe:	6063      	str	r3, [r4, #4]
 800b700:	6014      	str	r4, [r2, #0]
 800b702:	4628      	mov	r0, r5
 800b704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b708:	f7fd bf4a 	b.w	80095a0 <__malloc_unlock>
 800b70c:	42a3      	cmp	r3, r4
 800b70e:	d908      	bls.n	800b722 <_free_r+0x42>
 800b710:	6820      	ldr	r0, [r4, #0]
 800b712:	1821      	adds	r1, r4, r0
 800b714:	428b      	cmp	r3, r1
 800b716:	bf01      	itttt	eq
 800b718:	6819      	ldreq	r1, [r3, #0]
 800b71a:	685b      	ldreq	r3, [r3, #4]
 800b71c:	1809      	addeq	r1, r1, r0
 800b71e:	6021      	streq	r1, [r4, #0]
 800b720:	e7ed      	b.n	800b6fe <_free_r+0x1e>
 800b722:	461a      	mov	r2, r3
 800b724:	685b      	ldr	r3, [r3, #4]
 800b726:	b10b      	cbz	r3, 800b72c <_free_r+0x4c>
 800b728:	42a3      	cmp	r3, r4
 800b72a:	d9fa      	bls.n	800b722 <_free_r+0x42>
 800b72c:	6811      	ldr	r1, [r2, #0]
 800b72e:	1850      	adds	r0, r2, r1
 800b730:	42a0      	cmp	r0, r4
 800b732:	d10b      	bne.n	800b74c <_free_r+0x6c>
 800b734:	6820      	ldr	r0, [r4, #0]
 800b736:	4401      	add	r1, r0
 800b738:	1850      	adds	r0, r2, r1
 800b73a:	4283      	cmp	r3, r0
 800b73c:	6011      	str	r1, [r2, #0]
 800b73e:	d1e0      	bne.n	800b702 <_free_r+0x22>
 800b740:	6818      	ldr	r0, [r3, #0]
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	6053      	str	r3, [r2, #4]
 800b746:	4408      	add	r0, r1
 800b748:	6010      	str	r0, [r2, #0]
 800b74a:	e7da      	b.n	800b702 <_free_r+0x22>
 800b74c:	d902      	bls.n	800b754 <_free_r+0x74>
 800b74e:	230c      	movs	r3, #12
 800b750:	602b      	str	r3, [r5, #0]
 800b752:	e7d6      	b.n	800b702 <_free_r+0x22>
 800b754:	6820      	ldr	r0, [r4, #0]
 800b756:	1821      	adds	r1, r4, r0
 800b758:	428b      	cmp	r3, r1
 800b75a:	bf04      	itt	eq
 800b75c:	6819      	ldreq	r1, [r3, #0]
 800b75e:	685b      	ldreq	r3, [r3, #4]
 800b760:	6063      	str	r3, [r4, #4]
 800b762:	bf04      	itt	eq
 800b764:	1809      	addeq	r1, r1, r0
 800b766:	6021      	streq	r1, [r4, #0]
 800b768:	6054      	str	r4, [r2, #4]
 800b76a:	e7ca      	b.n	800b702 <_free_r+0x22>
 800b76c:	bd38      	pop	{r3, r4, r5, pc}
 800b76e:	bf00      	nop
 800b770:	20011308 	.word	0x20011308

0800b774 <_Balloc>:
 800b774:	b570      	push	{r4, r5, r6, lr}
 800b776:	69c6      	ldr	r6, [r0, #28]
 800b778:	4604      	mov	r4, r0
 800b77a:	460d      	mov	r5, r1
 800b77c:	b976      	cbnz	r6, 800b79c <_Balloc+0x28>
 800b77e:	2010      	movs	r0, #16
 800b780:	f7fd fe5e 	bl	8009440 <malloc>
 800b784:	4602      	mov	r2, r0
 800b786:	61e0      	str	r0, [r4, #28]
 800b788:	b920      	cbnz	r0, 800b794 <_Balloc+0x20>
 800b78a:	4b18      	ldr	r3, [pc, #96]	@ (800b7ec <_Balloc+0x78>)
 800b78c:	4818      	ldr	r0, [pc, #96]	@ (800b7f0 <_Balloc+0x7c>)
 800b78e:	216b      	movs	r1, #107	@ 0x6b
 800b790:	f7fd fe34 	bl	80093fc <__assert_func>
 800b794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b798:	6006      	str	r6, [r0, #0]
 800b79a:	60c6      	str	r6, [r0, #12]
 800b79c:	69e6      	ldr	r6, [r4, #28]
 800b79e:	68f3      	ldr	r3, [r6, #12]
 800b7a0:	b183      	cbz	r3, 800b7c4 <_Balloc+0x50>
 800b7a2:	69e3      	ldr	r3, [r4, #28]
 800b7a4:	68db      	ldr	r3, [r3, #12]
 800b7a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7aa:	b9b8      	cbnz	r0, 800b7dc <_Balloc+0x68>
 800b7ac:	2101      	movs	r1, #1
 800b7ae:	fa01 f605 	lsl.w	r6, r1, r5
 800b7b2:	1d72      	adds	r2, r6, #5
 800b7b4:	0092      	lsls	r2, r2, #2
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	f001 f936 	bl	800ca28 <_calloc_r>
 800b7bc:	b160      	cbz	r0, 800b7d8 <_Balloc+0x64>
 800b7be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b7c2:	e00e      	b.n	800b7e2 <_Balloc+0x6e>
 800b7c4:	2221      	movs	r2, #33	@ 0x21
 800b7c6:	2104      	movs	r1, #4
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f001 f92d 	bl	800ca28 <_calloc_r>
 800b7ce:	69e3      	ldr	r3, [r4, #28]
 800b7d0:	60f0      	str	r0, [r6, #12]
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d1e4      	bne.n	800b7a2 <_Balloc+0x2e>
 800b7d8:	2000      	movs	r0, #0
 800b7da:	bd70      	pop	{r4, r5, r6, pc}
 800b7dc:	6802      	ldr	r2, [r0, #0]
 800b7de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b7e8:	e7f7      	b.n	800b7da <_Balloc+0x66>
 800b7ea:	bf00      	nop
 800b7ec:	0800d5d4 	.word	0x0800d5d4
 800b7f0:	0800d654 	.word	0x0800d654

0800b7f4 <_Bfree>:
 800b7f4:	b570      	push	{r4, r5, r6, lr}
 800b7f6:	69c6      	ldr	r6, [r0, #28]
 800b7f8:	4605      	mov	r5, r0
 800b7fa:	460c      	mov	r4, r1
 800b7fc:	b976      	cbnz	r6, 800b81c <_Bfree+0x28>
 800b7fe:	2010      	movs	r0, #16
 800b800:	f7fd fe1e 	bl	8009440 <malloc>
 800b804:	4602      	mov	r2, r0
 800b806:	61e8      	str	r0, [r5, #28]
 800b808:	b920      	cbnz	r0, 800b814 <_Bfree+0x20>
 800b80a:	4b09      	ldr	r3, [pc, #36]	@ (800b830 <_Bfree+0x3c>)
 800b80c:	4809      	ldr	r0, [pc, #36]	@ (800b834 <_Bfree+0x40>)
 800b80e:	218f      	movs	r1, #143	@ 0x8f
 800b810:	f7fd fdf4 	bl	80093fc <__assert_func>
 800b814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b818:	6006      	str	r6, [r0, #0]
 800b81a:	60c6      	str	r6, [r0, #12]
 800b81c:	b13c      	cbz	r4, 800b82e <_Bfree+0x3a>
 800b81e:	69eb      	ldr	r3, [r5, #28]
 800b820:	6862      	ldr	r2, [r4, #4]
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b828:	6021      	str	r1, [r4, #0]
 800b82a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b82e:	bd70      	pop	{r4, r5, r6, pc}
 800b830:	0800d5d4 	.word	0x0800d5d4
 800b834:	0800d654 	.word	0x0800d654

0800b838 <__multadd>:
 800b838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b83c:	690d      	ldr	r5, [r1, #16]
 800b83e:	4607      	mov	r7, r0
 800b840:	460c      	mov	r4, r1
 800b842:	461e      	mov	r6, r3
 800b844:	f101 0c14 	add.w	ip, r1, #20
 800b848:	2000      	movs	r0, #0
 800b84a:	f8dc 3000 	ldr.w	r3, [ip]
 800b84e:	b299      	uxth	r1, r3
 800b850:	fb02 6101 	mla	r1, r2, r1, r6
 800b854:	0c1e      	lsrs	r6, r3, #16
 800b856:	0c0b      	lsrs	r3, r1, #16
 800b858:	fb02 3306 	mla	r3, r2, r6, r3
 800b85c:	b289      	uxth	r1, r1
 800b85e:	3001      	adds	r0, #1
 800b860:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b864:	4285      	cmp	r5, r0
 800b866:	f84c 1b04 	str.w	r1, [ip], #4
 800b86a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b86e:	dcec      	bgt.n	800b84a <__multadd+0x12>
 800b870:	b30e      	cbz	r6, 800b8b6 <__multadd+0x7e>
 800b872:	68a3      	ldr	r3, [r4, #8]
 800b874:	42ab      	cmp	r3, r5
 800b876:	dc19      	bgt.n	800b8ac <__multadd+0x74>
 800b878:	6861      	ldr	r1, [r4, #4]
 800b87a:	4638      	mov	r0, r7
 800b87c:	3101      	adds	r1, #1
 800b87e:	f7ff ff79 	bl	800b774 <_Balloc>
 800b882:	4680      	mov	r8, r0
 800b884:	b928      	cbnz	r0, 800b892 <__multadd+0x5a>
 800b886:	4602      	mov	r2, r0
 800b888:	4b0c      	ldr	r3, [pc, #48]	@ (800b8bc <__multadd+0x84>)
 800b88a:	480d      	ldr	r0, [pc, #52]	@ (800b8c0 <__multadd+0x88>)
 800b88c:	21ba      	movs	r1, #186	@ 0xba
 800b88e:	f7fd fdb5 	bl	80093fc <__assert_func>
 800b892:	6922      	ldr	r2, [r4, #16]
 800b894:	3202      	adds	r2, #2
 800b896:	f104 010c 	add.w	r1, r4, #12
 800b89a:	0092      	lsls	r2, r2, #2
 800b89c:	300c      	adds	r0, #12
 800b89e:	f7ff f8b0 	bl	800aa02 <memcpy>
 800b8a2:	4621      	mov	r1, r4
 800b8a4:	4638      	mov	r0, r7
 800b8a6:	f7ff ffa5 	bl	800b7f4 <_Bfree>
 800b8aa:	4644      	mov	r4, r8
 800b8ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b8b0:	3501      	adds	r5, #1
 800b8b2:	615e      	str	r6, [r3, #20]
 800b8b4:	6125      	str	r5, [r4, #16]
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8bc:	0800d643 	.word	0x0800d643
 800b8c0:	0800d654 	.word	0x0800d654

0800b8c4 <__hi0bits>:
 800b8c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	bf36      	itet	cc
 800b8cc:	0403      	lslcc	r3, r0, #16
 800b8ce:	2000      	movcs	r0, #0
 800b8d0:	2010      	movcc	r0, #16
 800b8d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8d6:	bf3c      	itt	cc
 800b8d8:	021b      	lslcc	r3, r3, #8
 800b8da:	3008      	addcc	r0, #8
 800b8dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8e0:	bf3c      	itt	cc
 800b8e2:	011b      	lslcc	r3, r3, #4
 800b8e4:	3004      	addcc	r0, #4
 800b8e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8ea:	bf3c      	itt	cc
 800b8ec:	009b      	lslcc	r3, r3, #2
 800b8ee:	3002      	addcc	r0, #2
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	db05      	blt.n	800b900 <__hi0bits+0x3c>
 800b8f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b8f8:	f100 0001 	add.w	r0, r0, #1
 800b8fc:	bf08      	it	eq
 800b8fe:	2020      	moveq	r0, #32
 800b900:	4770      	bx	lr

0800b902 <__lo0bits>:
 800b902:	6803      	ldr	r3, [r0, #0]
 800b904:	4602      	mov	r2, r0
 800b906:	f013 0007 	ands.w	r0, r3, #7
 800b90a:	d00b      	beq.n	800b924 <__lo0bits+0x22>
 800b90c:	07d9      	lsls	r1, r3, #31
 800b90e:	d421      	bmi.n	800b954 <__lo0bits+0x52>
 800b910:	0798      	lsls	r0, r3, #30
 800b912:	bf49      	itett	mi
 800b914:	085b      	lsrmi	r3, r3, #1
 800b916:	089b      	lsrpl	r3, r3, #2
 800b918:	2001      	movmi	r0, #1
 800b91a:	6013      	strmi	r3, [r2, #0]
 800b91c:	bf5c      	itt	pl
 800b91e:	6013      	strpl	r3, [r2, #0]
 800b920:	2002      	movpl	r0, #2
 800b922:	4770      	bx	lr
 800b924:	b299      	uxth	r1, r3
 800b926:	b909      	cbnz	r1, 800b92c <__lo0bits+0x2a>
 800b928:	0c1b      	lsrs	r3, r3, #16
 800b92a:	2010      	movs	r0, #16
 800b92c:	b2d9      	uxtb	r1, r3
 800b92e:	b909      	cbnz	r1, 800b934 <__lo0bits+0x32>
 800b930:	3008      	adds	r0, #8
 800b932:	0a1b      	lsrs	r3, r3, #8
 800b934:	0719      	lsls	r1, r3, #28
 800b936:	bf04      	itt	eq
 800b938:	091b      	lsreq	r3, r3, #4
 800b93a:	3004      	addeq	r0, #4
 800b93c:	0799      	lsls	r1, r3, #30
 800b93e:	bf04      	itt	eq
 800b940:	089b      	lsreq	r3, r3, #2
 800b942:	3002      	addeq	r0, #2
 800b944:	07d9      	lsls	r1, r3, #31
 800b946:	d403      	bmi.n	800b950 <__lo0bits+0x4e>
 800b948:	085b      	lsrs	r3, r3, #1
 800b94a:	f100 0001 	add.w	r0, r0, #1
 800b94e:	d003      	beq.n	800b958 <__lo0bits+0x56>
 800b950:	6013      	str	r3, [r2, #0]
 800b952:	4770      	bx	lr
 800b954:	2000      	movs	r0, #0
 800b956:	4770      	bx	lr
 800b958:	2020      	movs	r0, #32
 800b95a:	4770      	bx	lr

0800b95c <__i2b>:
 800b95c:	b510      	push	{r4, lr}
 800b95e:	460c      	mov	r4, r1
 800b960:	2101      	movs	r1, #1
 800b962:	f7ff ff07 	bl	800b774 <_Balloc>
 800b966:	4602      	mov	r2, r0
 800b968:	b928      	cbnz	r0, 800b976 <__i2b+0x1a>
 800b96a:	4b05      	ldr	r3, [pc, #20]	@ (800b980 <__i2b+0x24>)
 800b96c:	4805      	ldr	r0, [pc, #20]	@ (800b984 <__i2b+0x28>)
 800b96e:	f240 1145 	movw	r1, #325	@ 0x145
 800b972:	f7fd fd43 	bl	80093fc <__assert_func>
 800b976:	2301      	movs	r3, #1
 800b978:	6144      	str	r4, [r0, #20]
 800b97a:	6103      	str	r3, [r0, #16]
 800b97c:	bd10      	pop	{r4, pc}
 800b97e:	bf00      	nop
 800b980:	0800d643 	.word	0x0800d643
 800b984:	0800d654 	.word	0x0800d654

0800b988 <__multiply>:
 800b988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b98c:	4617      	mov	r7, r2
 800b98e:	690a      	ldr	r2, [r1, #16]
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	429a      	cmp	r2, r3
 800b994:	bfa8      	it	ge
 800b996:	463b      	movge	r3, r7
 800b998:	4689      	mov	r9, r1
 800b99a:	bfa4      	itt	ge
 800b99c:	460f      	movge	r7, r1
 800b99e:	4699      	movge	r9, r3
 800b9a0:	693d      	ldr	r5, [r7, #16]
 800b9a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	6879      	ldr	r1, [r7, #4]
 800b9aa:	eb05 060a 	add.w	r6, r5, sl
 800b9ae:	42b3      	cmp	r3, r6
 800b9b0:	b085      	sub	sp, #20
 800b9b2:	bfb8      	it	lt
 800b9b4:	3101      	addlt	r1, #1
 800b9b6:	f7ff fedd 	bl	800b774 <_Balloc>
 800b9ba:	b930      	cbnz	r0, 800b9ca <__multiply+0x42>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	4b41      	ldr	r3, [pc, #260]	@ (800bac4 <__multiply+0x13c>)
 800b9c0:	4841      	ldr	r0, [pc, #260]	@ (800bac8 <__multiply+0x140>)
 800b9c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b9c6:	f7fd fd19 	bl	80093fc <__assert_func>
 800b9ca:	f100 0414 	add.w	r4, r0, #20
 800b9ce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b9d2:	4623      	mov	r3, r4
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	4573      	cmp	r3, lr
 800b9d8:	d320      	bcc.n	800ba1c <__multiply+0x94>
 800b9da:	f107 0814 	add.w	r8, r7, #20
 800b9de:	f109 0114 	add.w	r1, r9, #20
 800b9e2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b9e6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b9ea:	9302      	str	r3, [sp, #8]
 800b9ec:	1beb      	subs	r3, r5, r7
 800b9ee:	3b15      	subs	r3, #21
 800b9f0:	f023 0303 	bic.w	r3, r3, #3
 800b9f4:	3304      	adds	r3, #4
 800b9f6:	3715      	adds	r7, #21
 800b9f8:	42bd      	cmp	r5, r7
 800b9fa:	bf38      	it	cc
 800b9fc:	2304      	movcc	r3, #4
 800b9fe:	9301      	str	r3, [sp, #4]
 800ba00:	9b02      	ldr	r3, [sp, #8]
 800ba02:	9103      	str	r1, [sp, #12]
 800ba04:	428b      	cmp	r3, r1
 800ba06:	d80c      	bhi.n	800ba22 <__multiply+0x9a>
 800ba08:	2e00      	cmp	r6, #0
 800ba0a:	dd03      	ble.n	800ba14 <__multiply+0x8c>
 800ba0c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d055      	beq.n	800bac0 <__multiply+0x138>
 800ba14:	6106      	str	r6, [r0, #16]
 800ba16:	b005      	add	sp, #20
 800ba18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba1c:	f843 2b04 	str.w	r2, [r3], #4
 800ba20:	e7d9      	b.n	800b9d6 <__multiply+0x4e>
 800ba22:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba26:	f1ba 0f00 	cmp.w	sl, #0
 800ba2a:	d01f      	beq.n	800ba6c <__multiply+0xe4>
 800ba2c:	46c4      	mov	ip, r8
 800ba2e:	46a1      	mov	r9, r4
 800ba30:	2700      	movs	r7, #0
 800ba32:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba36:	f8d9 3000 	ldr.w	r3, [r9]
 800ba3a:	fa1f fb82 	uxth.w	fp, r2
 800ba3e:	b29b      	uxth	r3, r3
 800ba40:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba44:	443b      	add	r3, r7
 800ba46:	f8d9 7000 	ldr.w	r7, [r9]
 800ba4a:	0c12      	lsrs	r2, r2, #16
 800ba4c:	0c3f      	lsrs	r7, r7, #16
 800ba4e:	fb0a 7202 	mla	r2, sl, r2, r7
 800ba52:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba5c:	4565      	cmp	r5, ip
 800ba5e:	f849 3b04 	str.w	r3, [r9], #4
 800ba62:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ba66:	d8e4      	bhi.n	800ba32 <__multiply+0xaa>
 800ba68:	9b01      	ldr	r3, [sp, #4]
 800ba6a:	50e7      	str	r7, [r4, r3]
 800ba6c:	9b03      	ldr	r3, [sp, #12]
 800ba6e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ba72:	3104      	adds	r1, #4
 800ba74:	f1b9 0f00 	cmp.w	r9, #0
 800ba78:	d020      	beq.n	800babc <__multiply+0x134>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	4647      	mov	r7, r8
 800ba7e:	46a4      	mov	ip, r4
 800ba80:	f04f 0a00 	mov.w	sl, #0
 800ba84:	f8b7 b000 	ldrh.w	fp, [r7]
 800ba88:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ba8c:	fb09 220b 	mla	r2, r9, fp, r2
 800ba90:	4452      	add	r2, sl
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba98:	f84c 3b04 	str.w	r3, [ip], #4
 800ba9c:	f857 3b04 	ldr.w	r3, [r7], #4
 800baa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baa4:	f8bc 3000 	ldrh.w	r3, [ip]
 800baa8:	fb09 330a 	mla	r3, r9, sl, r3
 800baac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bab0:	42bd      	cmp	r5, r7
 800bab2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bab6:	d8e5      	bhi.n	800ba84 <__multiply+0xfc>
 800bab8:	9a01      	ldr	r2, [sp, #4]
 800baba:	50a3      	str	r3, [r4, r2]
 800babc:	3404      	adds	r4, #4
 800babe:	e79f      	b.n	800ba00 <__multiply+0x78>
 800bac0:	3e01      	subs	r6, #1
 800bac2:	e7a1      	b.n	800ba08 <__multiply+0x80>
 800bac4:	0800d643 	.word	0x0800d643
 800bac8:	0800d654 	.word	0x0800d654

0800bacc <__pow5mult>:
 800bacc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bad0:	4615      	mov	r5, r2
 800bad2:	f012 0203 	ands.w	r2, r2, #3
 800bad6:	4607      	mov	r7, r0
 800bad8:	460e      	mov	r6, r1
 800bada:	d007      	beq.n	800baec <__pow5mult+0x20>
 800badc:	4c25      	ldr	r4, [pc, #148]	@ (800bb74 <__pow5mult+0xa8>)
 800bade:	3a01      	subs	r2, #1
 800bae0:	2300      	movs	r3, #0
 800bae2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bae6:	f7ff fea7 	bl	800b838 <__multadd>
 800baea:	4606      	mov	r6, r0
 800baec:	10ad      	asrs	r5, r5, #2
 800baee:	d03d      	beq.n	800bb6c <__pow5mult+0xa0>
 800baf0:	69fc      	ldr	r4, [r7, #28]
 800baf2:	b97c      	cbnz	r4, 800bb14 <__pow5mult+0x48>
 800baf4:	2010      	movs	r0, #16
 800baf6:	f7fd fca3 	bl	8009440 <malloc>
 800bafa:	4602      	mov	r2, r0
 800bafc:	61f8      	str	r0, [r7, #28]
 800bafe:	b928      	cbnz	r0, 800bb0c <__pow5mult+0x40>
 800bb00:	4b1d      	ldr	r3, [pc, #116]	@ (800bb78 <__pow5mult+0xac>)
 800bb02:	481e      	ldr	r0, [pc, #120]	@ (800bb7c <__pow5mult+0xb0>)
 800bb04:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb08:	f7fd fc78 	bl	80093fc <__assert_func>
 800bb0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb10:	6004      	str	r4, [r0, #0]
 800bb12:	60c4      	str	r4, [r0, #12]
 800bb14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb1c:	b94c      	cbnz	r4, 800bb32 <__pow5mult+0x66>
 800bb1e:	f240 2171 	movw	r1, #625	@ 0x271
 800bb22:	4638      	mov	r0, r7
 800bb24:	f7ff ff1a 	bl	800b95c <__i2b>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb2e:	4604      	mov	r4, r0
 800bb30:	6003      	str	r3, [r0, #0]
 800bb32:	f04f 0900 	mov.w	r9, #0
 800bb36:	07eb      	lsls	r3, r5, #31
 800bb38:	d50a      	bpl.n	800bb50 <__pow5mult+0x84>
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	4622      	mov	r2, r4
 800bb3e:	4638      	mov	r0, r7
 800bb40:	f7ff ff22 	bl	800b988 <__multiply>
 800bb44:	4631      	mov	r1, r6
 800bb46:	4680      	mov	r8, r0
 800bb48:	4638      	mov	r0, r7
 800bb4a:	f7ff fe53 	bl	800b7f4 <_Bfree>
 800bb4e:	4646      	mov	r6, r8
 800bb50:	106d      	asrs	r5, r5, #1
 800bb52:	d00b      	beq.n	800bb6c <__pow5mult+0xa0>
 800bb54:	6820      	ldr	r0, [r4, #0]
 800bb56:	b938      	cbnz	r0, 800bb68 <__pow5mult+0x9c>
 800bb58:	4622      	mov	r2, r4
 800bb5a:	4621      	mov	r1, r4
 800bb5c:	4638      	mov	r0, r7
 800bb5e:	f7ff ff13 	bl	800b988 <__multiply>
 800bb62:	6020      	str	r0, [r4, #0]
 800bb64:	f8c0 9000 	str.w	r9, [r0]
 800bb68:	4604      	mov	r4, r0
 800bb6a:	e7e4      	b.n	800bb36 <__pow5mult+0x6a>
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb72:	bf00      	nop
 800bb74:	0800d7d4 	.word	0x0800d7d4
 800bb78:	0800d5d4 	.word	0x0800d5d4
 800bb7c:	0800d654 	.word	0x0800d654

0800bb80 <__lshift>:
 800bb80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb84:	460c      	mov	r4, r1
 800bb86:	6849      	ldr	r1, [r1, #4]
 800bb88:	6923      	ldr	r3, [r4, #16]
 800bb8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb8e:	68a3      	ldr	r3, [r4, #8]
 800bb90:	4607      	mov	r7, r0
 800bb92:	4691      	mov	r9, r2
 800bb94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb98:	f108 0601 	add.w	r6, r8, #1
 800bb9c:	42b3      	cmp	r3, r6
 800bb9e:	db0b      	blt.n	800bbb8 <__lshift+0x38>
 800bba0:	4638      	mov	r0, r7
 800bba2:	f7ff fde7 	bl	800b774 <_Balloc>
 800bba6:	4605      	mov	r5, r0
 800bba8:	b948      	cbnz	r0, 800bbbe <__lshift+0x3e>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	4b28      	ldr	r3, [pc, #160]	@ (800bc50 <__lshift+0xd0>)
 800bbae:	4829      	ldr	r0, [pc, #164]	@ (800bc54 <__lshift+0xd4>)
 800bbb0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bbb4:	f7fd fc22 	bl	80093fc <__assert_func>
 800bbb8:	3101      	adds	r1, #1
 800bbba:	005b      	lsls	r3, r3, #1
 800bbbc:	e7ee      	b.n	800bb9c <__lshift+0x1c>
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	f100 0114 	add.w	r1, r0, #20
 800bbc4:	f100 0210 	add.w	r2, r0, #16
 800bbc8:	4618      	mov	r0, r3
 800bbca:	4553      	cmp	r3, sl
 800bbcc:	db33      	blt.n	800bc36 <__lshift+0xb6>
 800bbce:	6920      	ldr	r0, [r4, #16]
 800bbd0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bbd4:	f104 0314 	add.w	r3, r4, #20
 800bbd8:	f019 091f 	ands.w	r9, r9, #31
 800bbdc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bbe0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bbe4:	d02b      	beq.n	800bc3e <__lshift+0xbe>
 800bbe6:	f1c9 0e20 	rsb	lr, r9, #32
 800bbea:	468a      	mov	sl, r1
 800bbec:	2200      	movs	r2, #0
 800bbee:	6818      	ldr	r0, [r3, #0]
 800bbf0:	fa00 f009 	lsl.w	r0, r0, r9
 800bbf4:	4310      	orrs	r0, r2
 800bbf6:	f84a 0b04 	str.w	r0, [sl], #4
 800bbfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbfe:	459c      	cmp	ip, r3
 800bc00:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc04:	d8f3      	bhi.n	800bbee <__lshift+0x6e>
 800bc06:	ebac 0304 	sub.w	r3, ip, r4
 800bc0a:	3b15      	subs	r3, #21
 800bc0c:	f023 0303 	bic.w	r3, r3, #3
 800bc10:	3304      	adds	r3, #4
 800bc12:	f104 0015 	add.w	r0, r4, #21
 800bc16:	4560      	cmp	r0, ip
 800bc18:	bf88      	it	hi
 800bc1a:	2304      	movhi	r3, #4
 800bc1c:	50ca      	str	r2, [r1, r3]
 800bc1e:	b10a      	cbz	r2, 800bc24 <__lshift+0xa4>
 800bc20:	f108 0602 	add.w	r6, r8, #2
 800bc24:	3e01      	subs	r6, #1
 800bc26:	4638      	mov	r0, r7
 800bc28:	612e      	str	r6, [r5, #16]
 800bc2a:	4621      	mov	r1, r4
 800bc2c:	f7ff fde2 	bl	800b7f4 <_Bfree>
 800bc30:	4628      	mov	r0, r5
 800bc32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc36:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	e7c5      	b.n	800bbca <__lshift+0x4a>
 800bc3e:	3904      	subs	r1, #4
 800bc40:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc44:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc48:	459c      	cmp	ip, r3
 800bc4a:	d8f9      	bhi.n	800bc40 <__lshift+0xc0>
 800bc4c:	e7ea      	b.n	800bc24 <__lshift+0xa4>
 800bc4e:	bf00      	nop
 800bc50:	0800d643 	.word	0x0800d643
 800bc54:	0800d654 	.word	0x0800d654

0800bc58 <__mcmp>:
 800bc58:	690a      	ldr	r2, [r1, #16]
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	6900      	ldr	r0, [r0, #16]
 800bc5e:	1a80      	subs	r0, r0, r2
 800bc60:	b530      	push	{r4, r5, lr}
 800bc62:	d10e      	bne.n	800bc82 <__mcmp+0x2a>
 800bc64:	3314      	adds	r3, #20
 800bc66:	3114      	adds	r1, #20
 800bc68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bc6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bc70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bc74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bc78:	4295      	cmp	r5, r2
 800bc7a:	d003      	beq.n	800bc84 <__mcmp+0x2c>
 800bc7c:	d205      	bcs.n	800bc8a <__mcmp+0x32>
 800bc7e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc82:	bd30      	pop	{r4, r5, pc}
 800bc84:	42a3      	cmp	r3, r4
 800bc86:	d3f3      	bcc.n	800bc70 <__mcmp+0x18>
 800bc88:	e7fb      	b.n	800bc82 <__mcmp+0x2a>
 800bc8a:	2001      	movs	r0, #1
 800bc8c:	e7f9      	b.n	800bc82 <__mcmp+0x2a>
	...

0800bc90 <__mdiff>:
 800bc90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc94:	4689      	mov	r9, r1
 800bc96:	4606      	mov	r6, r0
 800bc98:	4611      	mov	r1, r2
 800bc9a:	4648      	mov	r0, r9
 800bc9c:	4614      	mov	r4, r2
 800bc9e:	f7ff ffdb 	bl	800bc58 <__mcmp>
 800bca2:	1e05      	subs	r5, r0, #0
 800bca4:	d112      	bne.n	800bccc <__mdiff+0x3c>
 800bca6:	4629      	mov	r1, r5
 800bca8:	4630      	mov	r0, r6
 800bcaa:	f7ff fd63 	bl	800b774 <_Balloc>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	b928      	cbnz	r0, 800bcbe <__mdiff+0x2e>
 800bcb2:	4b3f      	ldr	r3, [pc, #252]	@ (800bdb0 <__mdiff+0x120>)
 800bcb4:	f240 2137 	movw	r1, #567	@ 0x237
 800bcb8:	483e      	ldr	r0, [pc, #248]	@ (800bdb4 <__mdiff+0x124>)
 800bcba:	f7fd fb9f 	bl	80093fc <__assert_func>
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bcc4:	4610      	mov	r0, r2
 800bcc6:	b003      	add	sp, #12
 800bcc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bccc:	bfbc      	itt	lt
 800bcce:	464b      	movlt	r3, r9
 800bcd0:	46a1      	movlt	r9, r4
 800bcd2:	4630      	mov	r0, r6
 800bcd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bcd8:	bfba      	itte	lt
 800bcda:	461c      	movlt	r4, r3
 800bcdc:	2501      	movlt	r5, #1
 800bcde:	2500      	movge	r5, #0
 800bce0:	f7ff fd48 	bl	800b774 <_Balloc>
 800bce4:	4602      	mov	r2, r0
 800bce6:	b918      	cbnz	r0, 800bcf0 <__mdiff+0x60>
 800bce8:	4b31      	ldr	r3, [pc, #196]	@ (800bdb0 <__mdiff+0x120>)
 800bcea:	f240 2145 	movw	r1, #581	@ 0x245
 800bcee:	e7e3      	b.n	800bcb8 <__mdiff+0x28>
 800bcf0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bcf4:	6926      	ldr	r6, [r4, #16]
 800bcf6:	60c5      	str	r5, [r0, #12]
 800bcf8:	f109 0310 	add.w	r3, r9, #16
 800bcfc:	f109 0514 	add.w	r5, r9, #20
 800bd00:	f104 0e14 	add.w	lr, r4, #20
 800bd04:	f100 0b14 	add.w	fp, r0, #20
 800bd08:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd0c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd10:	9301      	str	r3, [sp, #4]
 800bd12:	46d9      	mov	r9, fp
 800bd14:	f04f 0c00 	mov.w	ip, #0
 800bd18:	9b01      	ldr	r3, [sp, #4]
 800bd1a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd1e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd22:	9301      	str	r3, [sp, #4]
 800bd24:	fa1f f38a 	uxth.w	r3, sl
 800bd28:	4619      	mov	r1, r3
 800bd2a:	b283      	uxth	r3, r0
 800bd2c:	1acb      	subs	r3, r1, r3
 800bd2e:	0c00      	lsrs	r0, r0, #16
 800bd30:	4463      	add	r3, ip
 800bd32:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd36:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd40:	4576      	cmp	r6, lr
 800bd42:	f849 3b04 	str.w	r3, [r9], #4
 800bd46:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd4a:	d8e5      	bhi.n	800bd18 <__mdiff+0x88>
 800bd4c:	1b33      	subs	r3, r6, r4
 800bd4e:	3b15      	subs	r3, #21
 800bd50:	f023 0303 	bic.w	r3, r3, #3
 800bd54:	3415      	adds	r4, #21
 800bd56:	3304      	adds	r3, #4
 800bd58:	42a6      	cmp	r6, r4
 800bd5a:	bf38      	it	cc
 800bd5c:	2304      	movcc	r3, #4
 800bd5e:	441d      	add	r5, r3
 800bd60:	445b      	add	r3, fp
 800bd62:	461e      	mov	r6, r3
 800bd64:	462c      	mov	r4, r5
 800bd66:	4544      	cmp	r4, r8
 800bd68:	d30e      	bcc.n	800bd88 <__mdiff+0xf8>
 800bd6a:	f108 0103 	add.w	r1, r8, #3
 800bd6e:	1b49      	subs	r1, r1, r5
 800bd70:	f021 0103 	bic.w	r1, r1, #3
 800bd74:	3d03      	subs	r5, #3
 800bd76:	45a8      	cmp	r8, r5
 800bd78:	bf38      	it	cc
 800bd7a:	2100      	movcc	r1, #0
 800bd7c:	440b      	add	r3, r1
 800bd7e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bd82:	b191      	cbz	r1, 800bdaa <__mdiff+0x11a>
 800bd84:	6117      	str	r7, [r2, #16]
 800bd86:	e79d      	b.n	800bcc4 <__mdiff+0x34>
 800bd88:	f854 1b04 	ldr.w	r1, [r4], #4
 800bd8c:	46e6      	mov	lr, ip
 800bd8e:	0c08      	lsrs	r0, r1, #16
 800bd90:	fa1c fc81 	uxtah	ip, ip, r1
 800bd94:	4471      	add	r1, lr
 800bd96:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bd9a:	b289      	uxth	r1, r1
 800bd9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bda0:	f846 1b04 	str.w	r1, [r6], #4
 800bda4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bda8:	e7dd      	b.n	800bd66 <__mdiff+0xd6>
 800bdaa:	3f01      	subs	r7, #1
 800bdac:	e7e7      	b.n	800bd7e <__mdiff+0xee>
 800bdae:	bf00      	nop
 800bdb0:	0800d643 	.word	0x0800d643
 800bdb4:	0800d654 	.word	0x0800d654

0800bdb8 <__d2b>:
 800bdb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	2101      	movs	r1, #1
 800bdc0:	ec59 8b10 	vmov	r8, r9, d0
 800bdc4:	4616      	mov	r6, r2
 800bdc6:	f7ff fcd5 	bl	800b774 <_Balloc>
 800bdca:	4604      	mov	r4, r0
 800bdcc:	b930      	cbnz	r0, 800bddc <__d2b+0x24>
 800bdce:	4602      	mov	r2, r0
 800bdd0:	4b23      	ldr	r3, [pc, #140]	@ (800be60 <__d2b+0xa8>)
 800bdd2:	4824      	ldr	r0, [pc, #144]	@ (800be64 <__d2b+0xac>)
 800bdd4:	f240 310f 	movw	r1, #783	@ 0x30f
 800bdd8:	f7fd fb10 	bl	80093fc <__assert_func>
 800bddc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bde0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bde4:	b10d      	cbz	r5, 800bdea <__d2b+0x32>
 800bde6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bdea:	9301      	str	r3, [sp, #4]
 800bdec:	f1b8 0300 	subs.w	r3, r8, #0
 800bdf0:	d023      	beq.n	800be3a <__d2b+0x82>
 800bdf2:	4668      	mov	r0, sp
 800bdf4:	9300      	str	r3, [sp, #0]
 800bdf6:	f7ff fd84 	bl	800b902 <__lo0bits>
 800bdfa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bdfe:	b1d0      	cbz	r0, 800be36 <__d2b+0x7e>
 800be00:	f1c0 0320 	rsb	r3, r0, #32
 800be04:	fa02 f303 	lsl.w	r3, r2, r3
 800be08:	430b      	orrs	r3, r1
 800be0a:	40c2      	lsrs	r2, r0
 800be0c:	6163      	str	r3, [r4, #20]
 800be0e:	9201      	str	r2, [sp, #4]
 800be10:	9b01      	ldr	r3, [sp, #4]
 800be12:	61a3      	str	r3, [r4, #24]
 800be14:	2b00      	cmp	r3, #0
 800be16:	bf0c      	ite	eq
 800be18:	2201      	moveq	r2, #1
 800be1a:	2202      	movne	r2, #2
 800be1c:	6122      	str	r2, [r4, #16]
 800be1e:	b1a5      	cbz	r5, 800be4a <__d2b+0x92>
 800be20:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800be24:	4405      	add	r5, r0
 800be26:	603d      	str	r5, [r7, #0]
 800be28:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800be2c:	6030      	str	r0, [r6, #0]
 800be2e:	4620      	mov	r0, r4
 800be30:	b003      	add	sp, #12
 800be32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be36:	6161      	str	r1, [r4, #20]
 800be38:	e7ea      	b.n	800be10 <__d2b+0x58>
 800be3a:	a801      	add	r0, sp, #4
 800be3c:	f7ff fd61 	bl	800b902 <__lo0bits>
 800be40:	9b01      	ldr	r3, [sp, #4]
 800be42:	6163      	str	r3, [r4, #20]
 800be44:	3020      	adds	r0, #32
 800be46:	2201      	movs	r2, #1
 800be48:	e7e8      	b.n	800be1c <__d2b+0x64>
 800be4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be4e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800be52:	6038      	str	r0, [r7, #0]
 800be54:	6918      	ldr	r0, [r3, #16]
 800be56:	f7ff fd35 	bl	800b8c4 <__hi0bits>
 800be5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be5e:	e7e5      	b.n	800be2c <__d2b+0x74>
 800be60:	0800d643 	.word	0x0800d643
 800be64:	0800d654 	.word	0x0800d654

0800be68 <_realloc_r>:
 800be68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be6c:	4607      	mov	r7, r0
 800be6e:	4614      	mov	r4, r2
 800be70:	460d      	mov	r5, r1
 800be72:	b921      	cbnz	r1, 800be7e <_realloc_r+0x16>
 800be74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be78:	4611      	mov	r1, r2
 800be7a:	f7fd bb0b 	b.w	8009494 <_malloc_r>
 800be7e:	b92a      	cbnz	r2, 800be8c <_realloc_r+0x24>
 800be80:	f7ff fc2e 	bl	800b6e0 <_free_r>
 800be84:	4625      	mov	r5, r4
 800be86:	4628      	mov	r0, r5
 800be88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be8c:	f000 fdf2 	bl	800ca74 <_malloc_usable_size_r>
 800be90:	4284      	cmp	r4, r0
 800be92:	4606      	mov	r6, r0
 800be94:	d802      	bhi.n	800be9c <_realloc_r+0x34>
 800be96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be9a:	d8f4      	bhi.n	800be86 <_realloc_r+0x1e>
 800be9c:	4621      	mov	r1, r4
 800be9e:	4638      	mov	r0, r7
 800bea0:	f7fd faf8 	bl	8009494 <_malloc_r>
 800bea4:	4680      	mov	r8, r0
 800bea6:	b908      	cbnz	r0, 800beac <_realloc_r+0x44>
 800bea8:	4645      	mov	r5, r8
 800beaa:	e7ec      	b.n	800be86 <_realloc_r+0x1e>
 800beac:	42b4      	cmp	r4, r6
 800beae:	4622      	mov	r2, r4
 800beb0:	4629      	mov	r1, r5
 800beb2:	bf28      	it	cs
 800beb4:	4632      	movcs	r2, r6
 800beb6:	f7fe fda4 	bl	800aa02 <memcpy>
 800beba:	4629      	mov	r1, r5
 800bebc:	4638      	mov	r0, r7
 800bebe:	f7ff fc0f 	bl	800b6e0 <_free_r>
 800bec2:	e7f1      	b.n	800bea8 <_realloc_r+0x40>

0800bec4 <__ssputs_r>:
 800bec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bec8:	688e      	ldr	r6, [r1, #8]
 800beca:	461f      	mov	r7, r3
 800becc:	42be      	cmp	r6, r7
 800bece:	680b      	ldr	r3, [r1, #0]
 800bed0:	4682      	mov	sl, r0
 800bed2:	460c      	mov	r4, r1
 800bed4:	4690      	mov	r8, r2
 800bed6:	d82d      	bhi.n	800bf34 <__ssputs_r+0x70>
 800bed8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bedc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bee0:	d026      	beq.n	800bf30 <__ssputs_r+0x6c>
 800bee2:	6965      	ldr	r5, [r4, #20]
 800bee4:	6909      	ldr	r1, [r1, #16]
 800bee6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800beea:	eba3 0901 	sub.w	r9, r3, r1
 800beee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bef2:	1c7b      	adds	r3, r7, #1
 800bef4:	444b      	add	r3, r9
 800bef6:	106d      	asrs	r5, r5, #1
 800bef8:	429d      	cmp	r5, r3
 800befa:	bf38      	it	cc
 800befc:	461d      	movcc	r5, r3
 800befe:	0553      	lsls	r3, r2, #21
 800bf00:	d527      	bpl.n	800bf52 <__ssputs_r+0x8e>
 800bf02:	4629      	mov	r1, r5
 800bf04:	f7fd fac6 	bl	8009494 <_malloc_r>
 800bf08:	4606      	mov	r6, r0
 800bf0a:	b360      	cbz	r0, 800bf66 <__ssputs_r+0xa2>
 800bf0c:	6921      	ldr	r1, [r4, #16]
 800bf0e:	464a      	mov	r2, r9
 800bf10:	f7fe fd77 	bl	800aa02 <memcpy>
 800bf14:	89a3      	ldrh	r3, [r4, #12]
 800bf16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf1e:	81a3      	strh	r3, [r4, #12]
 800bf20:	6126      	str	r6, [r4, #16]
 800bf22:	6165      	str	r5, [r4, #20]
 800bf24:	444e      	add	r6, r9
 800bf26:	eba5 0509 	sub.w	r5, r5, r9
 800bf2a:	6026      	str	r6, [r4, #0]
 800bf2c:	60a5      	str	r5, [r4, #8]
 800bf2e:	463e      	mov	r6, r7
 800bf30:	42be      	cmp	r6, r7
 800bf32:	d900      	bls.n	800bf36 <__ssputs_r+0x72>
 800bf34:	463e      	mov	r6, r7
 800bf36:	6820      	ldr	r0, [r4, #0]
 800bf38:	4632      	mov	r2, r6
 800bf3a:	4641      	mov	r1, r8
 800bf3c:	f7fe fca2 	bl	800a884 <memmove>
 800bf40:	68a3      	ldr	r3, [r4, #8]
 800bf42:	1b9b      	subs	r3, r3, r6
 800bf44:	60a3      	str	r3, [r4, #8]
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	4433      	add	r3, r6
 800bf4a:	6023      	str	r3, [r4, #0]
 800bf4c:	2000      	movs	r0, #0
 800bf4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf52:	462a      	mov	r2, r5
 800bf54:	f7ff ff88 	bl	800be68 <_realloc_r>
 800bf58:	4606      	mov	r6, r0
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d1e0      	bne.n	800bf20 <__ssputs_r+0x5c>
 800bf5e:	6921      	ldr	r1, [r4, #16]
 800bf60:	4650      	mov	r0, sl
 800bf62:	f7ff fbbd 	bl	800b6e0 <_free_r>
 800bf66:	230c      	movs	r3, #12
 800bf68:	f8ca 3000 	str.w	r3, [sl]
 800bf6c:	89a3      	ldrh	r3, [r4, #12]
 800bf6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf72:	81a3      	strh	r3, [r4, #12]
 800bf74:	f04f 30ff 	mov.w	r0, #4294967295
 800bf78:	e7e9      	b.n	800bf4e <__ssputs_r+0x8a>
	...

0800bf7c <_svfiprintf_r>:
 800bf7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf80:	4698      	mov	r8, r3
 800bf82:	898b      	ldrh	r3, [r1, #12]
 800bf84:	061b      	lsls	r3, r3, #24
 800bf86:	b09d      	sub	sp, #116	@ 0x74
 800bf88:	4607      	mov	r7, r0
 800bf8a:	460d      	mov	r5, r1
 800bf8c:	4614      	mov	r4, r2
 800bf8e:	d510      	bpl.n	800bfb2 <_svfiprintf_r+0x36>
 800bf90:	690b      	ldr	r3, [r1, #16]
 800bf92:	b973      	cbnz	r3, 800bfb2 <_svfiprintf_r+0x36>
 800bf94:	2140      	movs	r1, #64	@ 0x40
 800bf96:	f7fd fa7d 	bl	8009494 <_malloc_r>
 800bf9a:	6028      	str	r0, [r5, #0]
 800bf9c:	6128      	str	r0, [r5, #16]
 800bf9e:	b930      	cbnz	r0, 800bfae <_svfiprintf_r+0x32>
 800bfa0:	230c      	movs	r3, #12
 800bfa2:	603b      	str	r3, [r7, #0]
 800bfa4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa8:	b01d      	add	sp, #116	@ 0x74
 800bfaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfae:	2340      	movs	r3, #64	@ 0x40
 800bfb0:	616b      	str	r3, [r5, #20]
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfb6:	2320      	movs	r3, #32
 800bfb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bfbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfc0:	2330      	movs	r3, #48	@ 0x30
 800bfc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c160 <_svfiprintf_r+0x1e4>
 800bfc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bfca:	f04f 0901 	mov.w	r9, #1
 800bfce:	4623      	mov	r3, r4
 800bfd0:	469a      	mov	sl, r3
 800bfd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfd6:	b10a      	cbz	r2, 800bfdc <_svfiprintf_r+0x60>
 800bfd8:	2a25      	cmp	r2, #37	@ 0x25
 800bfda:	d1f9      	bne.n	800bfd0 <_svfiprintf_r+0x54>
 800bfdc:	ebba 0b04 	subs.w	fp, sl, r4
 800bfe0:	d00b      	beq.n	800bffa <_svfiprintf_r+0x7e>
 800bfe2:	465b      	mov	r3, fp
 800bfe4:	4622      	mov	r2, r4
 800bfe6:	4629      	mov	r1, r5
 800bfe8:	4638      	mov	r0, r7
 800bfea:	f7ff ff6b 	bl	800bec4 <__ssputs_r>
 800bfee:	3001      	adds	r0, #1
 800bff0:	f000 80a7 	beq.w	800c142 <_svfiprintf_r+0x1c6>
 800bff4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bff6:	445a      	add	r2, fp
 800bff8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bffa:	f89a 3000 	ldrb.w	r3, [sl]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	f000 809f 	beq.w	800c142 <_svfiprintf_r+0x1c6>
 800c004:	2300      	movs	r3, #0
 800c006:	f04f 32ff 	mov.w	r2, #4294967295
 800c00a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c00e:	f10a 0a01 	add.w	sl, sl, #1
 800c012:	9304      	str	r3, [sp, #16]
 800c014:	9307      	str	r3, [sp, #28]
 800c016:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c01a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c01c:	4654      	mov	r4, sl
 800c01e:	2205      	movs	r2, #5
 800c020:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c024:	484e      	ldr	r0, [pc, #312]	@ (800c160 <_svfiprintf_r+0x1e4>)
 800c026:	f7f4 f8d3 	bl	80001d0 <memchr>
 800c02a:	9a04      	ldr	r2, [sp, #16]
 800c02c:	b9d8      	cbnz	r0, 800c066 <_svfiprintf_r+0xea>
 800c02e:	06d0      	lsls	r0, r2, #27
 800c030:	bf44      	itt	mi
 800c032:	2320      	movmi	r3, #32
 800c034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c038:	0711      	lsls	r1, r2, #28
 800c03a:	bf44      	itt	mi
 800c03c:	232b      	movmi	r3, #43	@ 0x2b
 800c03e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c042:	f89a 3000 	ldrb.w	r3, [sl]
 800c046:	2b2a      	cmp	r3, #42	@ 0x2a
 800c048:	d015      	beq.n	800c076 <_svfiprintf_r+0xfa>
 800c04a:	9a07      	ldr	r2, [sp, #28]
 800c04c:	4654      	mov	r4, sl
 800c04e:	2000      	movs	r0, #0
 800c050:	f04f 0c0a 	mov.w	ip, #10
 800c054:	4621      	mov	r1, r4
 800c056:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c05a:	3b30      	subs	r3, #48	@ 0x30
 800c05c:	2b09      	cmp	r3, #9
 800c05e:	d94b      	bls.n	800c0f8 <_svfiprintf_r+0x17c>
 800c060:	b1b0      	cbz	r0, 800c090 <_svfiprintf_r+0x114>
 800c062:	9207      	str	r2, [sp, #28]
 800c064:	e014      	b.n	800c090 <_svfiprintf_r+0x114>
 800c066:	eba0 0308 	sub.w	r3, r0, r8
 800c06a:	fa09 f303 	lsl.w	r3, r9, r3
 800c06e:	4313      	orrs	r3, r2
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	46a2      	mov	sl, r4
 800c074:	e7d2      	b.n	800c01c <_svfiprintf_r+0xa0>
 800c076:	9b03      	ldr	r3, [sp, #12]
 800c078:	1d19      	adds	r1, r3, #4
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	9103      	str	r1, [sp, #12]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	bfbb      	ittet	lt
 800c082:	425b      	neglt	r3, r3
 800c084:	f042 0202 	orrlt.w	r2, r2, #2
 800c088:	9307      	strge	r3, [sp, #28]
 800c08a:	9307      	strlt	r3, [sp, #28]
 800c08c:	bfb8      	it	lt
 800c08e:	9204      	strlt	r2, [sp, #16]
 800c090:	7823      	ldrb	r3, [r4, #0]
 800c092:	2b2e      	cmp	r3, #46	@ 0x2e
 800c094:	d10a      	bne.n	800c0ac <_svfiprintf_r+0x130>
 800c096:	7863      	ldrb	r3, [r4, #1]
 800c098:	2b2a      	cmp	r3, #42	@ 0x2a
 800c09a:	d132      	bne.n	800c102 <_svfiprintf_r+0x186>
 800c09c:	9b03      	ldr	r3, [sp, #12]
 800c09e:	1d1a      	adds	r2, r3, #4
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	9203      	str	r2, [sp, #12]
 800c0a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0a8:	3402      	adds	r4, #2
 800c0aa:	9305      	str	r3, [sp, #20]
 800c0ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c170 <_svfiprintf_r+0x1f4>
 800c0b0:	7821      	ldrb	r1, [r4, #0]
 800c0b2:	2203      	movs	r2, #3
 800c0b4:	4650      	mov	r0, sl
 800c0b6:	f7f4 f88b 	bl	80001d0 <memchr>
 800c0ba:	b138      	cbz	r0, 800c0cc <_svfiprintf_r+0x150>
 800c0bc:	9b04      	ldr	r3, [sp, #16]
 800c0be:	eba0 000a 	sub.w	r0, r0, sl
 800c0c2:	2240      	movs	r2, #64	@ 0x40
 800c0c4:	4082      	lsls	r2, r0
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	3401      	adds	r4, #1
 800c0ca:	9304      	str	r3, [sp, #16]
 800c0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0d0:	4824      	ldr	r0, [pc, #144]	@ (800c164 <_svfiprintf_r+0x1e8>)
 800c0d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c0d6:	2206      	movs	r2, #6
 800c0d8:	f7f4 f87a 	bl	80001d0 <memchr>
 800c0dc:	2800      	cmp	r0, #0
 800c0de:	d036      	beq.n	800c14e <_svfiprintf_r+0x1d2>
 800c0e0:	4b21      	ldr	r3, [pc, #132]	@ (800c168 <_svfiprintf_r+0x1ec>)
 800c0e2:	bb1b      	cbnz	r3, 800c12c <_svfiprintf_r+0x1b0>
 800c0e4:	9b03      	ldr	r3, [sp, #12]
 800c0e6:	3307      	adds	r3, #7
 800c0e8:	f023 0307 	bic.w	r3, r3, #7
 800c0ec:	3308      	adds	r3, #8
 800c0ee:	9303      	str	r3, [sp, #12]
 800c0f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0f2:	4433      	add	r3, r6
 800c0f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0f6:	e76a      	b.n	800bfce <_svfiprintf_r+0x52>
 800c0f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0fc:	460c      	mov	r4, r1
 800c0fe:	2001      	movs	r0, #1
 800c100:	e7a8      	b.n	800c054 <_svfiprintf_r+0xd8>
 800c102:	2300      	movs	r3, #0
 800c104:	3401      	adds	r4, #1
 800c106:	9305      	str	r3, [sp, #20]
 800c108:	4619      	mov	r1, r3
 800c10a:	f04f 0c0a 	mov.w	ip, #10
 800c10e:	4620      	mov	r0, r4
 800c110:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c114:	3a30      	subs	r2, #48	@ 0x30
 800c116:	2a09      	cmp	r2, #9
 800c118:	d903      	bls.n	800c122 <_svfiprintf_r+0x1a6>
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d0c6      	beq.n	800c0ac <_svfiprintf_r+0x130>
 800c11e:	9105      	str	r1, [sp, #20]
 800c120:	e7c4      	b.n	800c0ac <_svfiprintf_r+0x130>
 800c122:	fb0c 2101 	mla	r1, ip, r1, r2
 800c126:	4604      	mov	r4, r0
 800c128:	2301      	movs	r3, #1
 800c12a:	e7f0      	b.n	800c10e <_svfiprintf_r+0x192>
 800c12c:	ab03      	add	r3, sp, #12
 800c12e:	9300      	str	r3, [sp, #0]
 800c130:	462a      	mov	r2, r5
 800c132:	4b0e      	ldr	r3, [pc, #56]	@ (800c16c <_svfiprintf_r+0x1f0>)
 800c134:	a904      	add	r1, sp, #16
 800c136:	4638      	mov	r0, r7
 800c138:	f7fd fb5e 	bl	80097f8 <_printf_float>
 800c13c:	1c42      	adds	r2, r0, #1
 800c13e:	4606      	mov	r6, r0
 800c140:	d1d6      	bne.n	800c0f0 <_svfiprintf_r+0x174>
 800c142:	89ab      	ldrh	r3, [r5, #12]
 800c144:	065b      	lsls	r3, r3, #25
 800c146:	f53f af2d 	bmi.w	800bfa4 <_svfiprintf_r+0x28>
 800c14a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c14c:	e72c      	b.n	800bfa8 <_svfiprintf_r+0x2c>
 800c14e:	ab03      	add	r3, sp, #12
 800c150:	9300      	str	r3, [sp, #0]
 800c152:	462a      	mov	r2, r5
 800c154:	4b05      	ldr	r3, [pc, #20]	@ (800c16c <_svfiprintf_r+0x1f0>)
 800c156:	a904      	add	r1, sp, #16
 800c158:	4638      	mov	r0, r7
 800c15a:	f7fd ff27 	bl	8009fac <_printf_i>
 800c15e:	e7ed      	b.n	800c13c <_svfiprintf_r+0x1c0>
 800c160:	0800d594 	.word	0x0800d594
 800c164:	0800d59e 	.word	0x0800d59e
 800c168:	080097f9 	.word	0x080097f9
 800c16c:	0800bec5 	.word	0x0800bec5
 800c170:	0800d59a 	.word	0x0800d59a

0800c174 <_sungetc_r>:
 800c174:	b538      	push	{r3, r4, r5, lr}
 800c176:	1c4b      	adds	r3, r1, #1
 800c178:	4614      	mov	r4, r2
 800c17a:	d103      	bne.n	800c184 <_sungetc_r+0x10>
 800c17c:	f04f 35ff 	mov.w	r5, #4294967295
 800c180:	4628      	mov	r0, r5
 800c182:	bd38      	pop	{r3, r4, r5, pc}
 800c184:	8993      	ldrh	r3, [r2, #12]
 800c186:	f023 0320 	bic.w	r3, r3, #32
 800c18a:	8193      	strh	r3, [r2, #12]
 800c18c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c18e:	6852      	ldr	r2, [r2, #4]
 800c190:	b2cd      	uxtb	r5, r1
 800c192:	b18b      	cbz	r3, 800c1b8 <_sungetc_r+0x44>
 800c194:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c196:	4293      	cmp	r3, r2
 800c198:	dd08      	ble.n	800c1ac <_sungetc_r+0x38>
 800c19a:	6823      	ldr	r3, [r4, #0]
 800c19c:	1e5a      	subs	r2, r3, #1
 800c19e:	6022      	str	r2, [r4, #0]
 800c1a0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c1a4:	6863      	ldr	r3, [r4, #4]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	6063      	str	r3, [r4, #4]
 800c1aa:	e7e9      	b.n	800c180 <_sungetc_r+0xc>
 800c1ac:	4621      	mov	r1, r4
 800c1ae:	f000 fb9a 	bl	800c8e6 <__submore>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	d0f1      	beq.n	800c19a <_sungetc_r+0x26>
 800c1b6:	e7e1      	b.n	800c17c <_sungetc_r+0x8>
 800c1b8:	6921      	ldr	r1, [r4, #16]
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	b151      	cbz	r1, 800c1d4 <_sungetc_r+0x60>
 800c1be:	4299      	cmp	r1, r3
 800c1c0:	d208      	bcs.n	800c1d4 <_sungetc_r+0x60>
 800c1c2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c1c6:	42a9      	cmp	r1, r5
 800c1c8:	d104      	bne.n	800c1d4 <_sungetc_r+0x60>
 800c1ca:	3b01      	subs	r3, #1
 800c1cc:	3201      	adds	r2, #1
 800c1ce:	6023      	str	r3, [r4, #0]
 800c1d0:	6062      	str	r2, [r4, #4]
 800c1d2:	e7d5      	b.n	800c180 <_sungetc_r+0xc>
 800c1d4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c1d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1de:	2303      	movs	r3, #3
 800c1e0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c1e2:	4623      	mov	r3, r4
 800c1e4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c1e8:	6023      	str	r3, [r4, #0]
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e7dc      	b.n	800c1a8 <_sungetc_r+0x34>

0800c1ee <__ssrefill_r>:
 800c1ee:	b510      	push	{r4, lr}
 800c1f0:	460c      	mov	r4, r1
 800c1f2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c1f4:	b169      	cbz	r1, 800c212 <__ssrefill_r+0x24>
 800c1f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1fa:	4299      	cmp	r1, r3
 800c1fc:	d001      	beq.n	800c202 <__ssrefill_r+0x14>
 800c1fe:	f7ff fa6f 	bl	800b6e0 <_free_r>
 800c202:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c204:	6063      	str	r3, [r4, #4]
 800c206:	2000      	movs	r0, #0
 800c208:	6360      	str	r0, [r4, #52]	@ 0x34
 800c20a:	b113      	cbz	r3, 800c212 <__ssrefill_r+0x24>
 800c20c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c20e:	6023      	str	r3, [r4, #0]
 800c210:	bd10      	pop	{r4, pc}
 800c212:	6923      	ldr	r3, [r4, #16]
 800c214:	6023      	str	r3, [r4, #0]
 800c216:	2300      	movs	r3, #0
 800c218:	6063      	str	r3, [r4, #4]
 800c21a:	89a3      	ldrh	r3, [r4, #12]
 800c21c:	f043 0320 	orr.w	r3, r3, #32
 800c220:	81a3      	strh	r3, [r4, #12]
 800c222:	f04f 30ff 	mov.w	r0, #4294967295
 800c226:	e7f3      	b.n	800c210 <__ssrefill_r+0x22>

0800c228 <__ssvfiscanf_r>:
 800c228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22c:	460c      	mov	r4, r1
 800c22e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c232:	2100      	movs	r1, #0
 800c234:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c238:	49a6      	ldr	r1, [pc, #664]	@ (800c4d4 <__ssvfiscanf_r+0x2ac>)
 800c23a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c23c:	f10d 0804 	add.w	r8, sp, #4
 800c240:	49a5      	ldr	r1, [pc, #660]	@ (800c4d8 <__ssvfiscanf_r+0x2b0>)
 800c242:	4fa6      	ldr	r7, [pc, #664]	@ (800c4dc <__ssvfiscanf_r+0x2b4>)
 800c244:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c248:	4606      	mov	r6, r0
 800c24a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c24c:	9300      	str	r3, [sp, #0]
 800c24e:	f892 9000 	ldrb.w	r9, [r2]
 800c252:	f1b9 0f00 	cmp.w	r9, #0
 800c256:	f000 8158 	beq.w	800c50a <__ssvfiscanf_r+0x2e2>
 800c25a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c25e:	f013 0308 	ands.w	r3, r3, #8
 800c262:	f102 0501 	add.w	r5, r2, #1
 800c266:	d019      	beq.n	800c29c <__ssvfiscanf_r+0x74>
 800c268:	6863      	ldr	r3, [r4, #4]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	dd0f      	ble.n	800c28e <__ssvfiscanf_r+0x66>
 800c26e:	6823      	ldr	r3, [r4, #0]
 800c270:	781a      	ldrb	r2, [r3, #0]
 800c272:	5cba      	ldrb	r2, [r7, r2]
 800c274:	0712      	lsls	r2, r2, #28
 800c276:	d401      	bmi.n	800c27c <__ssvfiscanf_r+0x54>
 800c278:	462a      	mov	r2, r5
 800c27a:	e7e8      	b.n	800c24e <__ssvfiscanf_r+0x26>
 800c27c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c27e:	3201      	adds	r2, #1
 800c280:	9245      	str	r2, [sp, #276]	@ 0x114
 800c282:	6862      	ldr	r2, [r4, #4]
 800c284:	3301      	adds	r3, #1
 800c286:	3a01      	subs	r2, #1
 800c288:	6062      	str	r2, [r4, #4]
 800c28a:	6023      	str	r3, [r4, #0]
 800c28c:	e7ec      	b.n	800c268 <__ssvfiscanf_r+0x40>
 800c28e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c290:	4621      	mov	r1, r4
 800c292:	4630      	mov	r0, r6
 800c294:	4798      	blx	r3
 800c296:	2800      	cmp	r0, #0
 800c298:	d0e9      	beq.n	800c26e <__ssvfiscanf_r+0x46>
 800c29a:	e7ed      	b.n	800c278 <__ssvfiscanf_r+0x50>
 800c29c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c2a0:	f040 8085 	bne.w	800c3ae <__ssvfiscanf_r+0x186>
 800c2a4:	9341      	str	r3, [sp, #260]	@ 0x104
 800c2a6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c2a8:	7853      	ldrb	r3, [r2, #1]
 800c2aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2ac:	bf02      	ittt	eq
 800c2ae:	2310      	moveq	r3, #16
 800c2b0:	1c95      	addeq	r5, r2, #2
 800c2b2:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c2b4:	220a      	movs	r2, #10
 800c2b6:	46aa      	mov	sl, r5
 800c2b8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c2bc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c2c0:	2b09      	cmp	r3, #9
 800c2c2:	d91e      	bls.n	800c302 <__ssvfiscanf_r+0xda>
 800c2c4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c4e0 <__ssvfiscanf_r+0x2b8>
 800c2c8:	2203      	movs	r2, #3
 800c2ca:	4658      	mov	r0, fp
 800c2cc:	f7f3 ff80 	bl	80001d0 <memchr>
 800c2d0:	b138      	cbz	r0, 800c2e2 <__ssvfiscanf_r+0xba>
 800c2d2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c2d4:	eba0 000b 	sub.w	r0, r0, fp
 800c2d8:	2301      	movs	r3, #1
 800c2da:	4083      	lsls	r3, r0
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	9341      	str	r3, [sp, #260]	@ 0x104
 800c2e0:	4655      	mov	r5, sl
 800c2e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c2e6:	2b78      	cmp	r3, #120	@ 0x78
 800c2e8:	d806      	bhi.n	800c2f8 <__ssvfiscanf_r+0xd0>
 800c2ea:	2b57      	cmp	r3, #87	@ 0x57
 800c2ec:	d810      	bhi.n	800c310 <__ssvfiscanf_r+0xe8>
 800c2ee:	2b25      	cmp	r3, #37	@ 0x25
 800c2f0:	d05d      	beq.n	800c3ae <__ssvfiscanf_r+0x186>
 800c2f2:	d857      	bhi.n	800c3a4 <__ssvfiscanf_r+0x17c>
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d075      	beq.n	800c3e4 <__ssvfiscanf_r+0x1bc>
 800c2f8:	2303      	movs	r3, #3
 800c2fa:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c2fc:	230a      	movs	r3, #10
 800c2fe:	9342      	str	r3, [sp, #264]	@ 0x108
 800c300:	e088      	b.n	800c414 <__ssvfiscanf_r+0x1ec>
 800c302:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c304:	fb02 1103 	mla	r1, r2, r3, r1
 800c308:	3930      	subs	r1, #48	@ 0x30
 800c30a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c30c:	4655      	mov	r5, sl
 800c30e:	e7d2      	b.n	800c2b6 <__ssvfiscanf_r+0x8e>
 800c310:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c314:	2a20      	cmp	r2, #32
 800c316:	d8ef      	bhi.n	800c2f8 <__ssvfiscanf_r+0xd0>
 800c318:	a101      	add	r1, pc, #4	@ (adr r1, 800c320 <__ssvfiscanf_r+0xf8>)
 800c31a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c31e:	bf00      	nop
 800c320:	0800c3f3 	.word	0x0800c3f3
 800c324:	0800c2f9 	.word	0x0800c2f9
 800c328:	0800c2f9 	.word	0x0800c2f9
 800c32c:	0800c44d 	.word	0x0800c44d
 800c330:	0800c2f9 	.word	0x0800c2f9
 800c334:	0800c2f9 	.word	0x0800c2f9
 800c338:	0800c2f9 	.word	0x0800c2f9
 800c33c:	0800c2f9 	.word	0x0800c2f9
 800c340:	0800c2f9 	.word	0x0800c2f9
 800c344:	0800c2f9 	.word	0x0800c2f9
 800c348:	0800c2f9 	.word	0x0800c2f9
 800c34c:	0800c463 	.word	0x0800c463
 800c350:	0800c449 	.word	0x0800c449
 800c354:	0800c3ab 	.word	0x0800c3ab
 800c358:	0800c3ab 	.word	0x0800c3ab
 800c35c:	0800c3ab 	.word	0x0800c3ab
 800c360:	0800c2f9 	.word	0x0800c2f9
 800c364:	0800c405 	.word	0x0800c405
 800c368:	0800c2f9 	.word	0x0800c2f9
 800c36c:	0800c2f9 	.word	0x0800c2f9
 800c370:	0800c2f9 	.word	0x0800c2f9
 800c374:	0800c2f9 	.word	0x0800c2f9
 800c378:	0800c473 	.word	0x0800c473
 800c37c:	0800c40d 	.word	0x0800c40d
 800c380:	0800c3eb 	.word	0x0800c3eb
 800c384:	0800c2f9 	.word	0x0800c2f9
 800c388:	0800c2f9 	.word	0x0800c2f9
 800c38c:	0800c46f 	.word	0x0800c46f
 800c390:	0800c2f9 	.word	0x0800c2f9
 800c394:	0800c449 	.word	0x0800c449
 800c398:	0800c2f9 	.word	0x0800c2f9
 800c39c:	0800c2f9 	.word	0x0800c2f9
 800c3a0:	0800c3f3 	.word	0x0800c3f3
 800c3a4:	3b45      	subs	r3, #69	@ 0x45
 800c3a6:	2b02      	cmp	r3, #2
 800c3a8:	d8a6      	bhi.n	800c2f8 <__ssvfiscanf_r+0xd0>
 800c3aa:	2305      	movs	r3, #5
 800c3ac:	e031      	b.n	800c412 <__ssvfiscanf_r+0x1ea>
 800c3ae:	6863      	ldr	r3, [r4, #4]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	dd0d      	ble.n	800c3d0 <__ssvfiscanf_r+0x1a8>
 800c3b4:	6823      	ldr	r3, [r4, #0]
 800c3b6:	781a      	ldrb	r2, [r3, #0]
 800c3b8:	454a      	cmp	r2, r9
 800c3ba:	f040 80a6 	bne.w	800c50a <__ssvfiscanf_r+0x2e2>
 800c3be:	3301      	adds	r3, #1
 800c3c0:	6862      	ldr	r2, [r4, #4]
 800c3c2:	6023      	str	r3, [r4, #0]
 800c3c4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c3c6:	3a01      	subs	r2, #1
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	6062      	str	r2, [r4, #4]
 800c3cc:	9345      	str	r3, [sp, #276]	@ 0x114
 800c3ce:	e753      	b.n	800c278 <__ssvfiscanf_r+0x50>
 800c3d0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c3d2:	4621      	mov	r1, r4
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	4798      	blx	r3
 800c3d8:	2800      	cmp	r0, #0
 800c3da:	d0eb      	beq.n	800c3b4 <__ssvfiscanf_r+0x18c>
 800c3dc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	f040 808b 	bne.w	800c4fa <__ssvfiscanf_r+0x2d2>
 800c3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e8:	e08b      	b.n	800c502 <__ssvfiscanf_r+0x2da>
 800c3ea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c3ec:	f042 0220 	orr.w	r2, r2, #32
 800c3f0:	9241      	str	r2, [sp, #260]	@ 0x104
 800c3f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c3f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c3f8:	9241      	str	r2, [sp, #260]	@ 0x104
 800c3fa:	2210      	movs	r2, #16
 800c3fc:	2b6e      	cmp	r3, #110	@ 0x6e
 800c3fe:	9242      	str	r2, [sp, #264]	@ 0x108
 800c400:	d902      	bls.n	800c408 <__ssvfiscanf_r+0x1e0>
 800c402:	e005      	b.n	800c410 <__ssvfiscanf_r+0x1e8>
 800c404:	2300      	movs	r3, #0
 800c406:	9342      	str	r3, [sp, #264]	@ 0x108
 800c408:	2303      	movs	r3, #3
 800c40a:	e002      	b.n	800c412 <__ssvfiscanf_r+0x1ea>
 800c40c:	2308      	movs	r3, #8
 800c40e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c410:	2304      	movs	r3, #4
 800c412:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c414:	6863      	ldr	r3, [r4, #4]
 800c416:	2b00      	cmp	r3, #0
 800c418:	dd39      	ble.n	800c48e <__ssvfiscanf_r+0x266>
 800c41a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c41c:	0659      	lsls	r1, r3, #25
 800c41e:	d404      	bmi.n	800c42a <__ssvfiscanf_r+0x202>
 800c420:	6823      	ldr	r3, [r4, #0]
 800c422:	781a      	ldrb	r2, [r3, #0]
 800c424:	5cba      	ldrb	r2, [r7, r2]
 800c426:	0712      	lsls	r2, r2, #28
 800c428:	d438      	bmi.n	800c49c <__ssvfiscanf_r+0x274>
 800c42a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c42c:	2b02      	cmp	r3, #2
 800c42e:	dc47      	bgt.n	800c4c0 <__ssvfiscanf_r+0x298>
 800c430:	466b      	mov	r3, sp
 800c432:	4622      	mov	r2, r4
 800c434:	a941      	add	r1, sp, #260	@ 0x104
 800c436:	4630      	mov	r0, r6
 800c438:	f000 f86c 	bl	800c514 <_scanf_chars>
 800c43c:	2801      	cmp	r0, #1
 800c43e:	d064      	beq.n	800c50a <__ssvfiscanf_r+0x2e2>
 800c440:	2802      	cmp	r0, #2
 800c442:	f47f af19 	bne.w	800c278 <__ssvfiscanf_r+0x50>
 800c446:	e7c9      	b.n	800c3dc <__ssvfiscanf_r+0x1b4>
 800c448:	220a      	movs	r2, #10
 800c44a:	e7d7      	b.n	800c3fc <__ssvfiscanf_r+0x1d4>
 800c44c:	4629      	mov	r1, r5
 800c44e:	4640      	mov	r0, r8
 800c450:	f000 fa10 	bl	800c874 <__sccl>
 800c454:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c45a:	9341      	str	r3, [sp, #260]	@ 0x104
 800c45c:	4605      	mov	r5, r0
 800c45e:	2301      	movs	r3, #1
 800c460:	e7d7      	b.n	800c412 <__ssvfiscanf_r+0x1ea>
 800c462:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c464:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c468:	9341      	str	r3, [sp, #260]	@ 0x104
 800c46a:	2300      	movs	r3, #0
 800c46c:	e7d1      	b.n	800c412 <__ssvfiscanf_r+0x1ea>
 800c46e:	2302      	movs	r3, #2
 800c470:	e7cf      	b.n	800c412 <__ssvfiscanf_r+0x1ea>
 800c472:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c474:	06c3      	lsls	r3, r0, #27
 800c476:	f53f aeff 	bmi.w	800c278 <__ssvfiscanf_r+0x50>
 800c47a:	9b00      	ldr	r3, [sp, #0]
 800c47c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c47e:	1d19      	adds	r1, r3, #4
 800c480:	9100      	str	r1, [sp, #0]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	07c0      	lsls	r0, r0, #31
 800c486:	bf4c      	ite	mi
 800c488:	801a      	strhmi	r2, [r3, #0]
 800c48a:	601a      	strpl	r2, [r3, #0]
 800c48c:	e6f4      	b.n	800c278 <__ssvfiscanf_r+0x50>
 800c48e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c490:	4621      	mov	r1, r4
 800c492:	4630      	mov	r0, r6
 800c494:	4798      	blx	r3
 800c496:	2800      	cmp	r0, #0
 800c498:	d0bf      	beq.n	800c41a <__ssvfiscanf_r+0x1f2>
 800c49a:	e79f      	b.n	800c3dc <__ssvfiscanf_r+0x1b4>
 800c49c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c49e:	3201      	adds	r2, #1
 800c4a0:	9245      	str	r2, [sp, #276]	@ 0x114
 800c4a2:	6862      	ldr	r2, [r4, #4]
 800c4a4:	3a01      	subs	r2, #1
 800c4a6:	2a00      	cmp	r2, #0
 800c4a8:	6062      	str	r2, [r4, #4]
 800c4aa:	dd02      	ble.n	800c4b2 <__ssvfiscanf_r+0x28a>
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	6023      	str	r3, [r4, #0]
 800c4b0:	e7b6      	b.n	800c420 <__ssvfiscanf_r+0x1f8>
 800c4b2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c4b4:	4621      	mov	r1, r4
 800c4b6:	4630      	mov	r0, r6
 800c4b8:	4798      	blx	r3
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	d0b0      	beq.n	800c420 <__ssvfiscanf_r+0x1f8>
 800c4be:	e78d      	b.n	800c3dc <__ssvfiscanf_r+0x1b4>
 800c4c0:	2b04      	cmp	r3, #4
 800c4c2:	dc0f      	bgt.n	800c4e4 <__ssvfiscanf_r+0x2bc>
 800c4c4:	466b      	mov	r3, sp
 800c4c6:	4622      	mov	r2, r4
 800c4c8:	a941      	add	r1, sp, #260	@ 0x104
 800c4ca:	4630      	mov	r0, r6
 800c4cc:	f000 f87c 	bl	800c5c8 <_scanf_i>
 800c4d0:	e7b4      	b.n	800c43c <__ssvfiscanf_r+0x214>
 800c4d2:	bf00      	nop
 800c4d4:	0800c175 	.word	0x0800c175
 800c4d8:	0800c1ef 	.word	0x0800c1ef
 800c4dc:	0800d6d3 	.word	0x0800d6d3
 800c4e0:	0800d59a 	.word	0x0800d59a
 800c4e4:	4b0a      	ldr	r3, [pc, #40]	@ (800c510 <__ssvfiscanf_r+0x2e8>)
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	f43f aec6 	beq.w	800c278 <__ssvfiscanf_r+0x50>
 800c4ec:	466b      	mov	r3, sp
 800c4ee:	4622      	mov	r2, r4
 800c4f0:	a941      	add	r1, sp, #260	@ 0x104
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	f3af 8000 	nop.w
 800c4f8:	e7a0      	b.n	800c43c <__ssvfiscanf_r+0x214>
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	065b      	lsls	r3, r3, #25
 800c4fe:	f53f af71 	bmi.w	800c3e4 <__ssvfiscanf_r+0x1bc>
 800c502:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c50a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c50c:	e7f9      	b.n	800c502 <__ssvfiscanf_r+0x2da>
 800c50e:	bf00      	nop
 800c510:	00000000 	.word	0x00000000

0800c514 <_scanf_chars>:
 800c514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c518:	4615      	mov	r5, r2
 800c51a:	688a      	ldr	r2, [r1, #8]
 800c51c:	4680      	mov	r8, r0
 800c51e:	460c      	mov	r4, r1
 800c520:	b932      	cbnz	r2, 800c530 <_scanf_chars+0x1c>
 800c522:	698a      	ldr	r2, [r1, #24]
 800c524:	2a00      	cmp	r2, #0
 800c526:	bf14      	ite	ne
 800c528:	f04f 32ff 	movne.w	r2, #4294967295
 800c52c:	2201      	moveq	r2, #1
 800c52e:	608a      	str	r2, [r1, #8]
 800c530:	6822      	ldr	r2, [r4, #0]
 800c532:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c5c4 <_scanf_chars+0xb0>
 800c536:	06d1      	lsls	r1, r2, #27
 800c538:	bf5f      	itttt	pl
 800c53a:	681a      	ldrpl	r2, [r3, #0]
 800c53c:	1d11      	addpl	r1, r2, #4
 800c53e:	6019      	strpl	r1, [r3, #0]
 800c540:	6816      	ldrpl	r6, [r2, #0]
 800c542:	2700      	movs	r7, #0
 800c544:	69a0      	ldr	r0, [r4, #24]
 800c546:	b188      	cbz	r0, 800c56c <_scanf_chars+0x58>
 800c548:	2801      	cmp	r0, #1
 800c54a:	d107      	bne.n	800c55c <_scanf_chars+0x48>
 800c54c:	682b      	ldr	r3, [r5, #0]
 800c54e:	781a      	ldrb	r2, [r3, #0]
 800c550:	6963      	ldr	r3, [r4, #20]
 800c552:	5c9b      	ldrb	r3, [r3, r2]
 800c554:	b953      	cbnz	r3, 800c56c <_scanf_chars+0x58>
 800c556:	2f00      	cmp	r7, #0
 800c558:	d031      	beq.n	800c5be <_scanf_chars+0xaa>
 800c55a:	e022      	b.n	800c5a2 <_scanf_chars+0x8e>
 800c55c:	2802      	cmp	r0, #2
 800c55e:	d120      	bne.n	800c5a2 <_scanf_chars+0x8e>
 800c560:	682b      	ldr	r3, [r5, #0]
 800c562:	781b      	ldrb	r3, [r3, #0]
 800c564:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c568:	071b      	lsls	r3, r3, #28
 800c56a:	d41a      	bmi.n	800c5a2 <_scanf_chars+0x8e>
 800c56c:	6823      	ldr	r3, [r4, #0]
 800c56e:	06da      	lsls	r2, r3, #27
 800c570:	bf5e      	ittt	pl
 800c572:	682b      	ldrpl	r3, [r5, #0]
 800c574:	781b      	ldrbpl	r3, [r3, #0]
 800c576:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c57a:	682a      	ldr	r2, [r5, #0]
 800c57c:	686b      	ldr	r3, [r5, #4]
 800c57e:	3201      	adds	r2, #1
 800c580:	602a      	str	r2, [r5, #0]
 800c582:	68a2      	ldr	r2, [r4, #8]
 800c584:	3b01      	subs	r3, #1
 800c586:	3a01      	subs	r2, #1
 800c588:	606b      	str	r3, [r5, #4]
 800c58a:	3701      	adds	r7, #1
 800c58c:	60a2      	str	r2, [r4, #8]
 800c58e:	b142      	cbz	r2, 800c5a2 <_scanf_chars+0x8e>
 800c590:	2b00      	cmp	r3, #0
 800c592:	dcd7      	bgt.n	800c544 <_scanf_chars+0x30>
 800c594:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c598:	4629      	mov	r1, r5
 800c59a:	4640      	mov	r0, r8
 800c59c:	4798      	blx	r3
 800c59e:	2800      	cmp	r0, #0
 800c5a0:	d0d0      	beq.n	800c544 <_scanf_chars+0x30>
 800c5a2:	6823      	ldr	r3, [r4, #0]
 800c5a4:	f013 0310 	ands.w	r3, r3, #16
 800c5a8:	d105      	bne.n	800c5b6 <_scanf_chars+0xa2>
 800c5aa:	68e2      	ldr	r2, [r4, #12]
 800c5ac:	3201      	adds	r2, #1
 800c5ae:	60e2      	str	r2, [r4, #12]
 800c5b0:	69a2      	ldr	r2, [r4, #24]
 800c5b2:	b102      	cbz	r2, 800c5b6 <_scanf_chars+0xa2>
 800c5b4:	7033      	strb	r3, [r6, #0]
 800c5b6:	6923      	ldr	r3, [r4, #16]
 800c5b8:	443b      	add	r3, r7
 800c5ba:	6123      	str	r3, [r4, #16]
 800c5bc:	2000      	movs	r0, #0
 800c5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5c2:	bf00      	nop
 800c5c4:	0800d6d3 	.word	0x0800d6d3

0800c5c8 <_scanf_i>:
 800c5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5cc:	4698      	mov	r8, r3
 800c5ce:	4b74      	ldr	r3, [pc, #464]	@ (800c7a0 <_scanf_i+0x1d8>)
 800c5d0:	460c      	mov	r4, r1
 800c5d2:	4682      	mov	sl, r0
 800c5d4:	4616      	mov	r6, r2
 800c5d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c5da:	b087      	sub	sp, #28
 800c5dc:	ab03      	add	r3, sp, #12
 800c5de:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c5e2:	4b70      	ldr	r3, [pc, #448]	@ (800c7a4 <_scanf_i+0x1dc>)
 800c5e4:	69a1      	ldr	r1, [r4, #24]
 800c5e6:	4a70      	ldr	r2, [pc, #448]	@ (800c7a8 <_scanf_i+0x1e0>)
 800c5e8:	2903      	cmp	r1, #3
 800c5ea:	bf08      	it	eq
 800c5ec:	461a      	moveq	r2, r3
 800c5ee:	68a3      	ldr	r3, [r4, #8]
 800c5f0:	9201      	str	r2, [sp, #4]
 800c5f2:	1e5a      	subs	r2, r3, #1
 800c5f4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c5f8:	bf88      	it	hi
 800c5fa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c5fe:	4627      	mov	r7, r4
 800c600:	bf82      	ittt	hi
 800c602:	eb03 0905 	addhi.w	r9, r3, r5
 800c606:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c60a:	60a3      	strhi	r3, [r4, #8]
 800c60c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c610:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c614:	bf98      	it	ls
 800c616:	f04f 0900 	movls.w	r9, #0
 800c61a:	6023      	str	r3, [r4, #0]
 800c61c:	463d      	mov	r5, r7
 800c61e:	f04f 0b00 	mov.w	fp, #0
 800c622:	6831      	ldr	r1, [r6, #0]
 800c624:	ab03      	add	r3, sp, #12
 800c626:	7809      	ldrb	r1, [r1, #0]
 800c628:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c62c:	2202      	movs	r2, #2
 800c62e:	f7f3 fdcf 	bl	80001d0 <memchr>
 800c632:	b328      	cbz	r0, 800c680 <_scanf_i+0xb8>
 800c634:	f1bb 0f01 	cmp.w	fp, #1
 800c638:	d159      	bne.n	800c6ee <_scanf_i+0x126>
 800c63a:	6862      	ldr	r2, [r4, #4]
 800c63c:	b92a      	cbnz	r2, 800c64a <_scanf_i+0x82>
 800c63e:	6822      	ldr	r2, [r4, #0]
 800c640:	2108      	movs	r1, #8
 800c642:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c646:	6061      	str	r1, [r4, #4]
 800c648:	6022      	str	r2, [r4, #0]
 800c64a:	6822      	ldr	r2, [r4, #0]
 800c64c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c650:	6022      	str	r2, [r4, #0]
 800c652:	68a2      	ldr	r2, [r4, #8]
 800c654:	1e51      	subs	r1, r2, #1
 800c656:	60a1      	str	r1, [r4, #8]
 800c658:	b192      	cbz	r2, 800c680 <_scanf_i+0xb8>
 800c65a:	6832      	ldr	r2, [r6, #0]
 800c65c:	1c51      	adds	r1, r2, #1
 800c65e:	6031      	str	r1, [r6, #0]
 800c660:	7812      	ldrb	r2, [r2, #0]
 800c662:	f805 2b01 	strb.w	r2, [r5], #1
 800c666:	6872      	ldr	r2, [r6, #4]
 800c668:	3a01      	subs	r2, #1
 800c66a:	2a00      	cmp	r2, #0
 800c66c:	6072      	str	r2, [r6, #4]
 800c66e:	dc07      	bgt.n	800c680 <_scanf_i+0xb8>
 800c670:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c674:	4631      	mov	r1, r6
 800c676:	4650      	mov	r0, sl
 800c678:	4790      	blx	r2
 800c67a:	2800      	cmp	r0, #0
 800c67c:	f040 8085 	bne.w	800c78a <_scanf_i+0x1c2>
 800c680:	f10b 0b01 	add.w	fp, fp, #1
 800c684:	f1bb 0f03 	cmp.w	fp, #3
 800c688:	d1cb      	bne.n	800c622 <_scanf_i+0x5a>
 800c68a:	6863      	ldr	r3, [r4, #4]
 800c68c:	b90b      	cbnz	r3, 800c692 <_scanf_i+0xca>
 800c68e:	230a      	movs	r3, #10
 800c690:	6063      	str	r3, [r4, #4]
 800c692:	6863      	ldr	r3, [r4, #4]
 800c694:	4945      	ldr	r1, [pc, #276]	@ (800c7ac <_scanf_i+0x1e4>)
 800c696:	6960      	ldr	r0, [r4, #20]
 800c698:	1ac9      	subs	r1, r1, r3
 800c69a:	f000 f8eb 	bl	800c874 <__sccl>
 800c69e:	f04f 0b00 	mov.w	fp, #0
 800c6a2:	68a3      	ldr	r3, [r4, #8]
 800c6a4:	6822      	ldr	r2, [r4, #0]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d03d      	beq.n	800c726 <_scanf_i+0x15e>
 800c6aa:	6831      	ldr	r1, [r6, #0]
 800c6ac:	6960      	ldr	r0, [r4, #20]
 800c6ae:	f891 c000 	ldrb.w	ip, [r1]
 800c6b2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	d035      	beq.n	800c726 <_scanf_i+0x15e>
 800c6ba:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c6be:	d124      	bne.n	800c70a <_scanf_i+0x142>
 800c6c0:	0510      	lsls	r0, r2, #20
 800c6c2:	d522      	bpl.n	800c70a <_scanf_i+0x142>
 800c6c4:	f10b 0b01 	add.w	fp, fp, #1
 800c6c8:	f1b9 0f00 	cmp.w	r9, #0
 800c6cc:	d003      	beq.n	800c6d6 <_scanf_i+0x10e>
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	f109 39ff 	add.w	r9, r9, #4294967295
 800c6d4:	60a3      	str	r3, [r4, #8]
 800c6d6:	6873      	ldr	r3, [r6, #4]
 800c6d8:	3b01      	subs	r3, #1
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	6073      	str	r3, [r6, #4]
 800c6de:	dd1b      	ble.n	800c718 <_scanf_i+0x150>
 800c6e0:	6833      	ldr	r3, [r6, #0]
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	6033      	str	r3, [r6, #0]
 800c6e6:	68a3      	ldr	r3, [r4, #8]
 800c6e8:	3b01      	subs	r3, #1
 800c6ea:	60a3      	str	r3, [r4, #8]
 800c6ec:	e7d9      	b.n	800c6a2 <_scanf_i+0xda>
 800c6ee:	f1bb 0f02 	cmp.w	fp, #2
 800c6f2:	d1ae      	bne.n	800c652 <_scanf_i+0x8a>
 800c6f4:	6822      	ldr	r2, [r4, #0]
 800c6f6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c6fa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c6fe:	d1c4      	bne.n	800c68a <_scanf_i+0xc2>
 800c700:	2110      	movs	r1, #16
 800c702:	6061      	str	r1, [r4, #4]
 800c704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c708:	e7a2      	b.n	800c650 <_scanf_i+0x88>
 800c70a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c70e:	6022      	str	r2, [r4, #0]
 800c710:	780b      	ldrb	r3, [r1, #0]
 800c712:	f805 3b01 	strb.w	r3, [r5], #1
 800c716:	e7de      	b.n	800c6d6 <_scanf_i+0x10e>
 800c718:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c71c:	4631      	mov	r1, r6
 800c71e:	4650      	mov	r0, sl
 800c720:	4798      	blx	r3
 800c722:	2800      	cmp	r0, #0
 800c724:	d0df      	beq.n	800c6e6 <_scanf_i+0x11e>
 800c726:	6823      	ldr	r3, [r4, #0]
 800c728:	05d9      	lsls	r1, r3, #23
 800c72a:	d50d      	bpl.n	800c748 <_scanf_i+0x180>
 800c72c:	42bd      	cmp	r5, r7
 800c72e:	d909      	bls.n	800c744 <_scanf_i+0x17c>
 800c730:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c734:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c738:	4632      	mov	r2, r6
 800c73a:	4650      	mov	r0, sl
 800c73c:	4798      	blx	r3
 800c73e:	f105 39ff 	add.w	r9, r5, #4294967295
 800c742:	464d      	mov	r5, r9
 800c744:	42bd      	cmp	r5, r7
 800c746:	d028      	beq.n	800c79a <_scanf_i+0x1d2>
 800c748:	6822      	ldr	r2, [r4, #0]
 800c74a:	f012 0210 	ands.w	r2, r2, #16
 800c74e:	d113      	bne.n	800c778 <_scanf_i+0x1b0>
 800c750:	702a      	strb	r2, [r5, #0]
 800c752:	6863      	ldr	r3, [r4, #4]
 800c754:	9e01      	ldr	r6, [sp, #4]
 800c756:	4639      	mov	r1, r7
 800c758:	4650      	mov	r0, sl
 800c75a:	47b0      	blx	r6
 800c75c:	f8d8 3000 	ldr.w	r3, [r8]
 800c760:	6821      	ldr	r1, [r4, #0]
 800c762:	1d1a      	adds	r2, r3, #4
 800c764:	f8c8 2000 	str.w	r2, [r8]
 800c768:	f011 0f20 	tst.w	r1, #32
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	d00f      	beq.n	800c790 <_scanf_i+0x1c8>
 800c770:	6018      	str	r0, [r3, #0]
 800c772:	68e3      	ldr	r3, [r4, #12]
 800c774:	3301      	adds	r3, #1
 800c776:	60e3      	str	r3, [r4, #12]
 800c778:	6923      	ldr	r3, [r4, #16]
 800c77a:	1bed      	subs	r5, r5, r7
 800c77c:	445d      	add	r5, fp
 800c77e:	442b      	add	r3, r5
 800c780:	6123      	str	r3, [r4, #16]
 800c782:	2000      	movs	r0, #0
 800c784:	b007      	add	sp, #28
 800c786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c78a:	f04f 0b00 	mov.w	fp, #0
 800c78e:	e7ca      	b.n	800c726 <_scanf_i+0x15e>
 800c790:	07ca      	lsls	r2, r1, #31
 800c792:	bf4c      	ite	mi
 800c794:	8018      	strhmi	r0, [r3, #0]
 800c796:	6018      	strpl	r0, [r3, #0]
 800c798:	e7eb      	b.n	800c772 <_scanf_i+0x1aa>
 800c79a:	2001      	movs	r0, #1
 800c79c:	e7f2      	b.n	800c784 <_scanf_i+0x1bc>
 800c79e:	bf00      	nop
 800c7a0:	0800d4dc 	.word	0x0800d4dc
 800c7a4:	080096a1 	.word	0x080096a1
 800c7a8:	0800cb61 	.word	0x0800cb61
 800c7ac:	0800d6bd 	.word	0x0800d6bd

0800c7b0 <__swhatbuf_r>:
 800c7b0:	b570      	push	{r4, r5, r6, lr}
 800c7b2:	460c      	mov	r4, r1
 800c7b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7b8:	2900      	cmp	r1, #0
 800c7ba:	b096      	sub	sp, #88	@ 0x58
 800c7bc:	4615      	mov	r5, r2
 800c7be:	461e      	mov	r6, r3
 800c7c0:	da0d      	bge.n	800c7de <__swhatbuf_r+0x2e>
 800c7c2:	89a3      	ldrh	r3, [r4, #12]
 800c7c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c7c8:	f04f 0100 	mov.w	r1, #0
 800c7cc:	bf14      	ite	ne
 800c7ce:	2340      	movne	r3, #64	@ 0x40
 800c7d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c7d4:	2000      	movs	r0, #0
 800c7d6:	6031      	str	r1, [r6, #0]
 800c7d8:	602b      	str	r3, [r5, #0]
 800c7da:	b016      	add	sp, #88	@ 0x58
 800c7dc:	bd70      	pop	{r4, r5, r6, pc}
 800c7de:	466a      	mov	r2, sp
 800c7e0:	f000 f8ec 	bl	800c9bc <_fstat_r>
 800c7e4:	2800      	cmp	r0, #0
 800c7e6:	dbec      	blt.n	800c7c2 <__swhatbuf_r+0x12>
 800c7e8:	9901      	ldr	r1, [sp, #4]
 800c7ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c7ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c7f2:	4259      	negs	r1, r3
 800c7f4:	4159      	adcs	r1, r3
 800c7f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7fa:	e7eb      	b.n	800c7d4 <__swhatbuf_r+0x24>

0800c7fc <__smakebuf_r>:
 800c7fc:	898b      	ldrh	r3, [r1, #12]
 800c7fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c800:	079d      	lsls	r5, r3, #30
 800c802:	4606      	mov	r6, r0
 800c804:	460c      	mov	r4, r1
 800c806:	d507      	bpl.n	800c818 <__smakebuf_r+0x1c>
 800c808:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c80c:	6023      	str	r3, [r4, #0]
 800c80e:	6123      	str	r3, [r4, #16]
 800c810:	2301      	movs	r3, #1
 800c812:	6163      	str	r3, [r4, #20]
 800c814:	b003      	add	sp, #12
 800c816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c818:	ab01      	add	r3, sp, #4
 800c81a:	466a      	mov	r2, sp
 800c81c:	f7ff ffc8 	bl	800c7b0 <__swhatbuf_r>
 800c820:	9f00      	ldr	r7, [sp, #0]
 800c822:	4605      	mov	r5, r0
 800c824:	4639      	mov	r1, r7
 800c826:	4630      	mov	r0, r6
 800c828:	f7fc fe34 	bl	8009494 <_malloc_r>
 800c82c:	b948      	cbnz	r0, 800c842 <__smakebuf_r+0x46>
 800c82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c832:	059a      	lsls	r2, r3, #22
 800c834:	d4ee      	bmi.n	800c814 <__smakebuf_r+0x18>
 800c836:	f023 0303 	bic.w	r3, r3, #3
 800c83a:	f043 0302 	orr.w	r3, r3, #2
 800c83e:	81a3      	strh	r3, [r4, #12]
 800c840:	e7e2      	b.n	800c808 <__smakebuf_r+0xc>
 800c842:	89a3      	ldrh	r3, [r4, #12]
 800c844:	6020      	str	r0, [r4, #0]
 800c846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c84a:	81a3      	strh	r3, [r4, #12]
 800c84c:	9b01      	ldr	r3, [sp, #4]
 800c84e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c852:	b15b      	cbz	r3, 800c86c <__smakebuf_r+0x70>
 800c854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c858:	4630      	mov	r0, r6
 800c85a:	f000 f8c1 	bl	800c9e0 <_isatty_r>
 800c85e:	b128      	cbz	r0, 800c86c <__smakebuf_r+0x70>
 800c860:	89a3      	ldrh	r3, [r4, #12]
 800c862:	f023 0303 	bic.w	r3, r3, #3
 800c866:	f043 0301 	orr.w	r3, r3, #1
 800c86a:	81a3      	strh	r3, [r4, #12]
 800c86c:	89a3      	ldrh	r3, [r4, #12]
 800c86e:	431d      	orrs	r5, r3
 800c870:	81a5      	strh	r5, [r4, #12]
 800c872:	e7cf      	b.n	800c814 <__smakebuf_r+0x18>

0800c874 <__sccl>:
 800c874:	b570      	push	{r4, r5, r6, lr}
 800c876:	780b      	ldrb	r3, [r1, #0]
 800c878:	4604      	mov	r4, r0
 800c87a:	2b5e      	cmp	r3, #94	@ 0x5e
 800c87c:	bf0b      	itete	eq
 800c87e:	784b      	ldrbeq	r3, [r1, #1]
 800c880:	1c4a      	addne	r2, r1, #1
 800c882:	1c8a      	addeq	r2, r1, #2
 800c884:	2100      	movne	r1, #0
 800c886:	bf08      	it	eq
 800c888:	2101      	moveq	r1, #1
 800c88a:	3801      	subs	r0, #1
 800c88c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c890:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c894:	42a8      	cmp	r0, r5
 800c896:	d1fb      	bne.n	800c890 <__sccl+0x1c>
 800c898:	b90b      	cbnz	r3, 800c89e <__sccl+0x2a>
 800c89a:	1e50      	subs	r0, r2, #1
 800c89c:	bd70      	pop	{r4, r5, r6, pc}
 800c89e:	f081 0101 	eor.w	r1, r1, #1
 800c8a2:	54e1      	strb	r1, [r4, r3]
 800c8a4:	4610      	mov	r0, r2
 800c8a6:	4602      	mov	r2, r0
 800c8a8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c8ac:	2d2d      	cmp	r5, #45	@ 0x2d
 800c8ae:	d005      	beq.n	800c8bc <__sccl+0x48>
 800c8b0:	2d5d      	cmp	r5, #93	@ 0x5d
 800c8b2:	d016      	beq.n	800c8e2 <__sccl+0x6e>
 800c8b4:	2d00      	cmp	r5, #0
 800c8b6:	d0f1      	beq.n	800c89c <__sccl+0x28>
 800c8b8:	462b      	mov	r3, r5
 800c8ba:	e7f2      	b.n	800c8a2 <__sccl+0x2e>
 800c8bc:	7846      	ldrb	r6, [r0, #1]
 800c8be:	2e5d      	cmp	r6, #93	@ 0x5d
 800c8c0:	d0fa      	beq.n	800c8b8 <__sccl+0x44>
 800c8c2:	42b3      	cmp	r3, r6
 800c8c4:	dcf8      	bgt.n	800c8b8 <__sccl+0x44>
 800c8c6:	3002      	adds	r0, #2
 800c8c8:	461a      	mov	r2, r3
 800c8ca:	3201      	adds	r2, #1
 800c8cc:	4296      	cmp	r6, r2
 800c8ce:	54a1      	strb	r1, [r4, r2]
 800c8d0:	dcfb      	bgt.n	800c8ca <__sccl+0x56>
 800c8d2:	1af2      	subs	r2, r6, r3
 800c8d4:	3a01      	subs	r2, #1
 800c8d6:	1c5d      	adds	r5, r3, #1
 800c8d8:	42b3      	cmp	r3, r6
 800c8da:	bfa8      	it	ge
 800c8dc:	2200      	movge	r2, #0
 800c8de:	18ab      	adds	r3, r5, r2
 800c8e0:	e7e1      	b.n	800c8a6 <__sccl+0x32>
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	e7da      	b.n	800c89c <__sccl+0x28>

0800c8e6 <__submore>:
 800c8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ea:	460c      	mov	r4, r1
 800c8ec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c8ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8f2:	4299      	cmp	r1, r3
 800c8f4:	d11d      	bne.n	800c932 <__submore+0x4c>
 800c8f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c8fa:	f7fc fdcb 	bl	8009494 <_malloc_r>
 800c8fe:	b918      	cbnz	r0, 800c908 <__submore+0x22>
 800c900:	f04f 30ff 	mov.w	r0, #4294967295
 800c904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c90c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c90e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c912:	6360      	str	r0, [r4, #52]	@ 0x34
 800c914:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c918:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c91c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c920:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c924:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c928:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c92c:	6020      	str	r0, [r4, #0]
 800c92e:	2000      	movs	r0, #0
 800c930:	e7e8      	b.n	800c904 <__submore+0x1e>
 800c932:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c934:	0077      	lsls	r7, r6, #1
 800c936:	463a      	mov	r2, r7
 800c938:	f7ff fa96 	bl	800be68 <_realloc_r>
 800c93c:	4605      	mov	r5, r0
 800c93e:	2800      	cmp	r0, #0
 800c940:	d0de      	beq.n	800c900 <__submore+0x1a>
 800c942:	eb00 0806 	add.w	r8, r0, r6
 800c946:	4601      	mov	r1, r0
 800c948:	4632      	mov	r2, r6
 800c94a:	4640      	mov	r0, r8
 800c94c:	f7fe f859 	bl	800aa02 <memcpy>
 800c950:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c954:	f8c4 8000 	str.w	r8, [r4]
 800c958:	e7e9      	b.n	800c92e <__submore+0x48>

0800c95a <_raise_r>:
 800c95a:	291f      	cmp	r1, #31
 800c95c:	b538      	push	{r3, r4, r5, lr}
 800c95e:	4605      	mov	r5, r0
 800c960:	460c      	mov	r4, r1
 800c962:	d904      	bls.n	800c96e <_raise_r+0x14>
 800c964:	2316      	movs	r3, #22
 800c966:	6003      	str	r3, [r0, #0]
 800c968:	f04f 30ff 	mov.w	r0, #4294967295
 800c96c:	bd38      	pop	{r3, r4, r5, pc}
 800c96e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c970:	b112      	cbz	r2, 800c978 <_raise_r+0x1e>
 800c972:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c976:	b94b      	cbnz	r3, 800c98c <_raise_r+0x32>
 800c978:	4628      	mov	r0, r5
 800c97a:	f000 f853 	bl	800ca24 <_getpid_r>
 800c97e:	4622      	mov	r2, r4
 800c980:	4601      	mov	r1, r0
 800c982:	4628      	mov	r0, r5
 800c984:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c988:	f000 b83a 	b.w	800ca00 <_kill_r>
 800c98c:	2b01      	cmp	r3, #1
 800c98e:	d00a      	beq.n	800c9a6 <_raise_r+0x4c>
 800c990:	1c59      	adds	r1, r3, #1
 800c992:	d103      	bne.n	800c99c <_raise_r+0x42>
 800c994:	2316      	movs	r3, #22
 800c996:	6003      	str	r3, [r0, #0]
 800c998:	2001      	movs	r0, #1
 800c99a:	e7e7      	b.n	800c96c <_raise_r+0x12>
 800c99c:	2100      	movs	r1, #0
 800c99e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	4798      	blx	r3
 800c9a6:	2000      	movs	r0, #0
 800c9a8:	e7e0      	b.n	800c96c <_raise_r+0x12>
	...

0800c9ac <raise>:
 800c9ac:	4b02      	ldr	r3, [pc, #8]	@ (800c9b8 <raise+0xc>)
 800c9ae:	4601      	mov	r1, r0
 800c9b0:	6818      	ldr	r0, [r3, #0]
 800c9b2:	f7ff bfd2 	b.w	800c95a <_raise_r>
 800c9b6:	bf00      	nop
 800c9b8:	2000001c 	.word	0x2000001c

0800c9bc <_fstat_r>:
 800c9bc:	b538      	push	{r3, r4, r5, lr}
 800c9be:	4d07      	ldr	r5, [pc, #28]	@ (800c9dc <_fstat_r+0x20>)
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	4604      	mov	r4, r0
 800c9c4:	4608      	mov	r0, r1
 800c9c6:	4611      	mov	r1, r2
 800c9c8:	602b      	str	r3, [r5, #0]
 800c9ca:	f7f5 fcff 	bl	80023cc <_fstat>
 800c9ce:	1c43      	adds	r3, r0, #1
 800c9d0:	d102      	bne.n	800c9d8 <_fstat_r+0x1c>
 800c9d2:	682b      	ldr	r3, [r5, #0]
 800c9d4:	b103      	cbz	r3, 800c9d8 <_fstat_r+0x1c>
 800c9d6:	6023      	str	r3, [r4, #0]
 800c9d8:	bd38      	pop	{r3, r4, r5, pc}
 800c9da:	bf00      	nop
 800c9dc:	20011448 	.word	0x20011448

0800c9e0 <_isatty_r>:
 800c9e0:	b538      	push	{r3, r4, r5, lr}
 800c9e2:	4d06      	ldr	r5, [pc, #24]	@ (800c9fc <_isatty_r+0x1c>)
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	4608      	mov	r0, r1
 800c9ea:	602b      	str	r3, [r5, #0]
 800c9ec:	f7f5 fcfe 	bl	80023ec <_isatty>
 800c9f0:	1c43      	adds	r3, r0, #1
 800c9f2:	d102      	bne.n	800c9fa <_isatty_r+0x1a>
 800c9f4:	682b      	ldr	r3, [r5, #0]
 800c9f6:	b103      	cbz	r3, 800c9fa <_isatty_r+0x1a>
 800c9f8:	6023      	str	r3, [r4, #0]
 800c9fa:	bd38      	pop	{r3, r4, r5, pc}
 800c9fc:	20011448 	.word	0x20011448

0800ca00 <_kill_r>:
 800ca00:	b538      	push	{r3, r4, r5, lr}
 800ca02:	4d07      	ldr	r5, [pc, #28]	@ (800ca20 <_kill_r+0x20>)
 800ca04:	2300      	movs	r3, #0
 800ca06:	4604      	mov	r4, r0
 800ca08:	4608      	mov	r0, r1
 800ca0a:	4611      	mov	r1, r2
 800ca0c:	602b      	str	r3, [r5, #0]
 800ca0e:	f7f5 fc7d 	bl	800230c <_kill>
 800ca12:	1c43      	adds	r3, r0, #1
 800ca14:	d102      	bne.n	800ca1c <_kill_r+0x1c>
 800ca16:	682b      	ldr	r3, [r5, #0]
 800ca18:	b103      	cbz	r3, 800ca1c <_kill_r+0x1c>
 800ca1a:	6023      	str	r3, [r4, #0]
 800ca1c:	bd38      	pop	{r3, r4, r5, pc}
 800ca1e:	bf00      	nop
 800ca20:	20011448 	.word	0x20011448

0800ca24 <_getpid_r>:
 800ca24:	f7f5 bc6a 	b.w	80022fc <_getpid>

0800ca28 <_calloc_r>:
 800ca28:	b570      	push	{r4, r5, r6, lr}
 800ca2a:	fba1 5402 	umull	r5, r4, r1, r2
 800ca2e:	b934      	cbnz	r4, 800ca3e <_calloc_r+0x16>
 800ca30:	4629      	mov	r1, r5
 800ca32:	f7fc fd2f 	bl	8009494 <_malloc_r>
 800ca36:	4606      	mov	r6, r0
 800ca38:	b928      	cbnz	r0, 800ca46 <_calloc_r+0x1e>
 800ca3a:	4630      	mov	r0, r6
 800ca3c:	bd70      	pop	{r4, r5, r6, pc}
 800ca3e:	220c      	movs	r2, #12
 800ca40:	6002      	str	r2, [r0, #0]
 800ca42:	2600      	movs	r6, #0
 800ca44:	e7f9      	b.n	800ca3a <_calloc_r+0x12>
 800ca46:	462a      	mov	r2, r5
 800ca48:	4621      	mov	r1, r4
 800ca4a:	f7fd ff35 	bl	800a8b8 <memset>
 800ca4e:	e7f4      	b.n	800ca3a <_calloc_r+0x12>

0800ca50 <__ascii_mbtowc>:
 800ca50:	b082      	sub	sp, #8
 800ca52:	b901      	cbnz	r1, 800ca56 <__ascii_mbtowc+0x6>
 800ca54:	a901      	add	r1, sp, #4
 800ca56:	b142      	cbz	r2, 800ca6a <__ascii_mbtowc+0x1a>
 800ca58:	b14b      	cbz	r3, 800ca6e <__ascii_mbtowc+0x1e>
 800ca5a:	7813      	ldrb	r3, [r2, #0]
 800ca5c:	600b      	str	r3, [r1, #0]
 800ca5e:	7812      	ldrb	r2, [r2, #0]
 800ca60:	1e10      	subs	r0, r2, #0
 800ca62:	bf18      	it	ne
 800ca64:	2001      	movne	r0, #1
 800ca66:	b002      	add	sp, #8
 800ca68:	4770      	bx	lr
 800ca6a:	4610      	mov	r0, r2
 800ca6c:	e7fb      	b.n	800ca66 <__ascii_mbtowc+0x16>
 800ca6e:	f06f 0001 	mvn.w	r0, #1
 800ca72:	e7f8      	b.n	800ca66 <__ascii_mbtowc+0x16>

0800ca74 <_malloc_usable_size_r>:
 800ca74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca78:	1f18      	subs	r0, r3, #4
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	bfbc      	itt	lt
 800ca7e:	580b      	ldrlt	r3, [r1, r0]
 800ca80:	18c0      	addlt	r0, r0, r3
 800ca82:	4770      	bx	lr

0800ca84 <_strtoul_l.isra.0>:
 800ca84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca88:	4e34      	ldr	r6, [pc, #208]	@ (800cb5c <_strtoul_l.isra.0+0xd8>)
 800ca8a:	4686      	mov	lr, r0
 800ca8c:	460d      	mov	r5, r1
 800ca8e:	4628      	mov	r0, r5
 800ca90:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca94:	5d37      	ldrb	r7, [r6, r4]
 800ca96:	f017 0708 	ands.w	r7, r7, #8
 800ca9a:	d1f8      	bne.n	800ca8e <_strtoul_l.isra.0+0xa>
 800ca9c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ca9e:	d110      	bne.n	800cac2 <_strtoul_l.isra.0+0x3e>
 800caa0:	782c      	ldrb	r4, [r5, #0]
 800caa2:	2701      	movs	r7, #1
 800caa4:	1c85      	adds	r5, r0, #2
 800caa6:	f033 0010 	bics.w	r0, r3, #16
 800caaa:	d115      	bne.n	800cad8 <_strtoul_l.isra.0+0x54>
 800caac:	2c30      	cmp	r4, #48	@ 0x30
 800caae:	d10d      	bne.n	800cacc <_strtoul_l.isra.0+0x48>
 800cab0:	7828      	ldrb	r0, [r5, #0]
 800cab2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cab6:	2858      	cmp	r0, #88	@ 0x58
 800cab8:	d108      	bne.n	800cacc <_strtoul_l.isra.0+0x48>
 800caba:	786c      	ldrb	r4, [r5, #1]
 800cabc:	3502      	adds	r5, #2
 800cabe:	2310      	movs	r3, #16
 800cac0:	e00a      	b.n	800cad8 <_strtoul_l.isra.0+0x54>
 800cac2:	2c2b      	cmp	r4, #43	@ 0x2b
 800cac4:	bf04      	itt	eq
 800cac6:	782c      	ldrbeq	r4, [r5, #0]
 800cac8:	1c85      	addeq	r5, r0, #2
 800caca:	e7ec      	b.n	800caa6 <_strtoul_l.isra.0+0x22>
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d1f6      	bne.n	800cabe <_strtoul_l.isra.0+0x3a>
 800cad0:	2c30      	cmp	r4, #48	@ 0x30
 800cad2:	bf14      	ite	ne
 800cad4:	230a      	movne	r3, #10
 800cad6:	2308      	moveq	r3, #8
 800cad8:	f04f 38ff 	mov.w	r8, #4294967295
 800cadc:	2600      	movs	r6, #0
 800cade:	fbb8 f8f3 	udiv	r8, r8, r3
 800cae2:	fb03 f908 	mul.w	r9, r3, r8
 800cae6:	ea6f 0909 	mvn.w	r9, r9
 800caea:	4630      	mov	r0, r6
 800caec:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800caf0:	f1bc 0f09 	cmp.w	ip, #9
 800caf4:	d810      	bhi.n	800cb18 <_strtoul_l.isra.0+0x94>
 800caf6:	4664      	mov	r4, ip
 800caf8:	42a3      	cmp	r3, r4
 800cafa:	dd1e      	ble.n	800cb3a <_strtoul_l.isra.0+0xb6>
 800cafc:	f1b6 3fff 	cmp.w	r6, #4294967295
 800cb00:	d007      	beq.n	800cb12 <_strtoul_l.isra.0+0x8e>
 800cb02:	4580      	cmp	r8, r0
 800cb04:	d316      	bcc.n	800cb34 <_strtoul_l.isra.0+0xb0>
 800cb06:	d101      	bne.n	800cb0c <_strtoul_l.isra.0+0x88>
 800cb08:	45a1      	cmp	r9, r4
 800cb0a:	db13      	blt.n	800cb34 <_strtoul_l.isra.0+0xb0>
 800cb0c:	fb00 4003 	mla	r0, r0, r3, r4
 800cb10:	2601      	movs	r6, #1
 800cb12:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb16:	e7e9      	b.n	800caec <_strtoul_l.isra.0+0x68>
 800cb18:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cb1c:	f1bc 0f19 	cmp.w	ip, #25
 800cb20:	d801      	bhi.n	800cb26 <_strtoul_l.isra.0+0xa2>
 800cb22:	3c37      	subs	r4, #55	@ 0x37
 800cb24:	e7e8      	b.n	800caf8 <_strtoul_l.isra.0+0x74>
 800cb26:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800cb2a:	f1bc 0f19 	cmp.w	ip, #25
 800cb2e:	d804      	bhi.n	800cb3a <_strtoul_l.isra.0+0xb6>
 800cb30:	3c57      	subs	r4, #87	@ 0x57
 800cb32:	e7e1      	b.n	800caf8 <_strtoul_l.isra.0+0x74>
 800cb34:	f04f 36ff 	mov.w	r6, #4294967295
 800cb38:	e7eb      	b.n	800cb12 <_strtoul_l.isra.0+0x8e>
 800cb3a:	1c73      	adds	r3, r6, #1
 800cb3c:	d106      	bne.n	800cb4c <_strtoul_l.isra.0+0xc8>
 800cb3e:	2322      	movs	r3, #34	@ 0x22
 800cb40:	f8ce 3000 	str.w	r3, [lr]
 800cb44:	4630      	mov	r0, r6
 800cb46:	b932      	cbnz	r2, 800cb56 <_strtoul_l.isra.0+0xd2>
 800cb48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb4c:	b107      	cbz	r7, 800cb50 <_strtoul_l.isra.0+0xcc>
 800cb4e:	4240      	negs	r0, r0
 800cb50:	2a00      	cmp	r2, #0
 800cb52:	d0f9      	beq.n	800cb48 <_strtoul_l.isra.0+0xc4>
 800cb54:	b106      	cbz	r6, 800cb58 <_strtoul_l.isra.0+0xd4>
 800cb56:	1e69      	subs	r1, r5, #1
 800cb58:	6011      	str	r1, [r2, #0]
 800cb5a:	e7f5      	b.n	800cb48 <_strtoul_l.isra.0+0xc4>
 800cb5c:	0800d6d3 	.word	0x0800d6d3

0800cb60 <_strtoul_r>:
 800cb60:	f7ff bf90 	b.w	800ca84 <_strtoul_l.isra.0>

0800cb64 <__ascii_wctomb>:
 800cb64:	4603      	mov	r3, r0
 800cb66:	4608      	mov	r0, r1
 800cb68:	b141      	cbz	r1, 800cb7c <__ascii_wctomb+0x18>
 800cb6a:	2aff      	cmp	r2, #255	@ 0xff
 800cb6c:	d904      	bls.n	800cb78 <__ascii_wctomb+0x14>
 800cb6e:	228a      	movs	r2, #138	@ 0x8a
 800cb70:	601a      	str	r2, [r3, #0]
 800cb72:	f04f 30ff 	mov.w	r0, #4294967295
 800cb76:	4770      	bx	lr
 800cb78:	700a      	strb	r2, [r1, #0]
 800cb7a:	2001      	movs	r0, #1
 800cb7c:	4770      	bx	lr
	...

0800cb80 <_init>:
 800cb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb82:	bf00      	nop
 800cb84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb86:	bc08      	pop	{r3}
 800cb88:	469e      	mov	lr, r3
 800cb8a:	4770      	bx	lr

0800cb8c <_fini>:
 800cb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb8e:	bf00      	nop
 800cb90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb92:	bc08      	pop	{r3}
 800cb94:	469e      	mov	lr, r3
 800cb96:	4770      	bx	lr
