
lab4exc2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ae8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08004bf8  08004bf8  00014bf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004e80  08004e80  00014e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004e88  08004e88  00014e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004e8c  08004e8c  00014e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000684  20000000  08004e90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000098  20000684  08005514  00020684  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  2000071c  08005514  0002071c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020684  2**0
                  CONTENTS, READONLY
 10 .debug_info   000057ca  00000000  00000000  000206ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000ef8  00000000  00000000  00025e77  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000006f0  00000000  00000000  00026d70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000648  00000000  00000000  00027460  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000026ac  00000000  00000000  00027aa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000023bb  00000000  00000000  0002a154  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c50f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002830  00000000  00000000  0002c58c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000684 	.word	0x20000684
 800012c:	00000000 	.word	0x00000000
 8000130:	08004be0 	.word	0x08004be0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000688 	.word	0x20000688
 800014c:	08004be0 	.word	0x08004be0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_uldivmod>:
 8000a80:	b953      	cbnz	r3, 8000a98 <__aeabi_uldivmod+0x18>
 8000a82:	b94a      	cbnz	r2, 8000a98 <__aeabi_uldivmod+0x18>
 8000a84:	2900      	cmp	r1, #0
 8000a86:	bf08      	it	eq
 8000a88:	2800      	cmpeq	r0, #0
 8000a8a:	bf1c      	itt	ne
 8000a8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000a90:	f04f 30ff 	movne.w	r0, #4294967295
 8000a94:	f000 b97a 	b.w	8000d8c <__aeabi_idiv0>
 8000a98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa0:	f000 f806 	bl	8000ab0 <__udivmoddi4>
 8000aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aac:	b004      	add	sp, #16
 8000aae:	4770      	bx	lr

08000ab0 <__udivmoddi4>:
 8000ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	460e      	mov	r6, r1
 8000ab8:	4604      	mov	r4, r0
 8000aba:	9d08      	ldr	r5, [sp, #32]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d150      	bne.n	8000b62 <__udivmoddi4+0xb2>
 8000ac0:	428a      	cmp	r2, r1
 8000ac2:	4617      	mov	r7, r2
 8000ac4:	d96c      	bls.n	8000ba0 <__udivmoddi4+0xf0>
 8000ac6:	fab2 fe82 	clz	lr, r2
 8000aca:	f1be 0f00 	cmp.w	lr, #0
 8000ace:	d00b      	beq.n	8000ae8 <__udivmoddi4+0x38>
 8000ad0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ad4:	fa01 f60e 	lsl.w	r6, r1, lr
 8000ad8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000adc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ae0:	ea4c 0c06 	orr.w	ip, ip, r6
 8000ae4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ae8:	0c3a      	lsrs	r2, r7, #16
 8000aea:	fbbc f9f2 	udiv	r9, ip, r2
 8000aee:	b2bb      	uxth	r3, r7
 8000af0:	fb02 cc19 	mls	ip, r2, r9, ip
 8000af4:	fb09 fa03 	mul.w	sl, r9, r3
 8000af8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000afc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000b00:	45b2      	cmp	sl, r6
 8000b02:	d90a      	bls.n	8000b1a <__udivmoddi4+0x6a>
 8000b04:	19f6      	adds	r6, r6, r7
 8000b06:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b0a:	f080 8125 	bcs.w	8000d58 <__udivmoddi4+0x2a8>
 8000b0e:	45b2      	cmp	sl, r6
 8000b10:	f240 8122 	bls.w	8000d58 <__udivmoddi4+0x2a8>
 8000b14:	f1a9 0902 	sub.w	r9, r9, #2
 8000b18:	443e      	add	r6, r7
 8000b1a:	eba6 060a 	sub.w	r6, r6, sl
 8000b1e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000b22:	fb02 6610 	mls	r6, r2, r0, r6
 8000b26:	fb00 f303 	mul.w	r3, r0, r3
 8000b2a:	b2a4      	uxth	r4, r4
 8000b2c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000b30:	42a3      	cmp	r3, r4
 8000b32:	d909      	bls.n	8000b48 <__udivmoddi4+0x98>
 8000b34:	19e4      	adds	r4, r4, r7
 8000b36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3a:	f080 810b 	bcs.w	8000d54 <__udivmoddi4+0x2a4>
 8000b3e:	42a3      	cmp	r3, r4
 8000b40:	f240 8108 	bls.w	8000d54 <__udivmoddi4+0x2a4>
 8000b44:	3802      	subs	r0, #2
 8000b46:	443c      	add	r4, r7
 8000b48:	2100      	movs	r1, #0
 8000b4a:	1ae4      	subs	r4, r4, r3
 8000b4c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b50:	2d00      	cmp	r5, #0
 8000b52:	d062      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b54:	2300      	movs	r3, #0
 8000b56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b5a:	602c      	str	r4, [r5, #0]
 8000b5c:	606b      	str	r3, [r5, #4]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d907      	bls.n	8000b76 <__udivmoddi4+0xc6>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d055      	beq.n	8000c16 <__udivmoddi4+0x166>
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000b70:	4608      	mov	r0, r1
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	f040 808f 	bne.w	8000c9e <__udivmoddi4+0x1ee>
 8000b80:	42b3      	cmp	r3, r6
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xda>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80fc 	bhi.w	8000d82 <__udivmoddi4+0x2d2>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	46b4      	mov	ip, r6
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d040      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba0:	b912      	cbnz	r2, 8000ba8 <__udivmoddi4+0xf8>
 8000ba2:	2701      	movs	r7, #1
 8000ba4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ba8:	fab7 fe87 	clz	lr, r7
 8000bac:	f1be 0f00 	cmp.w	lr, #0
 8000bb0:	d135      	bne.n	8000c1e <__udivmoddi4+0x16e>
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	1bf6      	subs	r6, r6, r7
 8000bb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000bba:	fa1f f887 	uxth.w	r8, r7
 8000bbe:	fbb6 f2fc 	udiv	r2, r6, ip
 8000bc2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000bc6:	fb08 f002 	mul.w	r0, r8, r2
 8000bca:	0c23      	lsrs	r3, r4, #16
 8000bcc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d907      	bls.n	8000be4 <__udivmoddi4+0x134>
 8000bd4:	19f6      	adds	r6, r6, r7
 8000bd6:	f102 33ff 	add.w	r3, r2, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x132>
 8000bdc:	42b0      	cmp	r0, r6
 8000bde:	f200 80d2 	bhi.w	8000d86 <__udivmoddi4+0x2d6>
 8000be2:	461a      	mov	r2, r3
 8000be4:	1a36      	subs	r6, r6, r0
 8000be6:	fbb6 f0fc 	udiv	r0, r6, ip
 8000bea:	fb0c 6610 	mls	r6, ip, r0, r6
 8000bee:	fb08 f800 	mul.w	r8, r8, r0
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000bf8:	45a0      	cmp	r8, r4
 8000bfa:	d907      	bls.n	8000c0c <__udivmoddi4+0x15c>
 8000bfc:	19e4      	adds	r4, r4, r7
 8000bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x15a>
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	f200 80b9 	bhi.w	8000d7c <__udivmoddi4+0x2cc>
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	eba4 0408 	sub.w	r4, r4, r8
 8000c10:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c14:	e79c      	b.n	8000b50 <__udivmoddi4+0xa0>
 8000c16:	4629      	mov	r1, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c22:	f1ce 0320 	rsb	r3, lr, #32
 8000c26:	fa26 f203 	lsr.w	r2, r6, r3
 8000c2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c2e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000c32:	fa1f f887 	uxth.w	r8, r7
 8000c36:	fb0c 2211 	mls	r2, ip, r1, r2
 8000c3a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c3e:	fa20 f303 	lsr.w	r3, r0, r3
 8000c42:	fb01 f908 	mul.w	r9, r1, r8
 8000c46:	4333      	orrs	r3, r6
 8000c48:	0c1e      	lsrs	r6, r3, #16
 8000c4a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c4e:	45b1      	cmp	r9, r6
 8000c50:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x1ba>
 8000c56:	19f6      	adds	r6, r6, r7
 8000c58:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c5c:	f080 808c 	bcs.w	8000d78 <__udivmoddi4+0x2c8>
 8000c60:	45b1      	cmp	r9, r6
 8000c62:	f240 8089 	bls.w	8000d78 <__udivmoddi4+0x2c8>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443e      	add	r6, r7
 8000c6a:	eba6 0609 	sub.w	r6, r6, r9
 8000c6e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c72:	fb0c 6210 	mls	r2, ip, r0, r6
 8000c76:	fb00 f908 	mul.w	r9, r0, r8
 8000c7a:	b29e      	uxth	r6, r3
 8000c7c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c80:	45b1      	cmp	r9, r6
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x1e4>
 8000c84:	19f6      	adds	r6, r6, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d271      	bcs.n	8000d70 <__udivmoddi4+0x2c0>
 8000c8c:	45b1      	cmp	r9, r6
 8000c8e:	d96f      	bls.n	8000d70 <__udivmoddi4+0x2c0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443e      	add	r6, r7
 8000c94:	eba6 0609 	sub.w	r6, r6, r9
 8000c98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9c:	e78f      	b.n	8000bbe <__udivmoddi4+0x10e>
 8000c9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ca2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	ea48 0303 	orr.w	r3, r8, r3
 8000cac:	fa26 f407 	lsr.w	r4, r6, r7
 8000cb0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000cb4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cb8:	fa1f fc83 	uxth.w	ip, r3
 8000cbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cc0:	408e      	lsls	r6, r1
 8000cc2:	fa20 f807 	lsr.w	r8, r0, r7
 8000cc6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000cca:	ea48 0806 	orr.w	r8, r8, r6
 8000cce:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000cd2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000cd6:	45a2      	cmp	sl, r4
 8000cd8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cdc:	fa00 f601 	lsl.w	r6, r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x244>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce8:	d244      	bcs.n	8000d74 <__udivmoddi4+0x2c4>
 8000cea:	45a2      	cmp	sl, r4
 8000cec:	d942      	bls.n	8000d74 <__udivmoddi4+0x2c4>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	441c      	add	r4, r3
 8000cf4:	eba4 040a 	sub.w	r4, r4, sl
 8000cf8:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cfc:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d00:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d04:	fa1f f888 	uxth.w	r8, r8
 8000d08:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x270>
 8000d10:	18e4      	adds	r4, r4, r3
 8000d12:	f100 3eff 	add.w	lr, r0, #4294967295
 8000d16:	d229      	bcs.n	8000d6c <__udivmoddi4+0x2bc>
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d927      	bls.n	8000d6c <__udivmoddi4+0x2bc>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	441c      	add	r4, r3
 8000d20:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d24:	fba0 8902 	umull	r8, r9, r0, r2
 8000d28:	eba4 0c0c 	sub.w	ip, r4, ip
 8000d2c:	45cc      	cmp	ip, r9
 8000d2e:	46c2      	mov	sl, r8
 8000d30:	46ce      	mov	lr, r9
 8000d32:	d315      	bcc.n	8000d60 <__udivmoddi4+0x2b0>
 8000d34:	d012      	beq.n	8000d5c <__udivmoddi4+0x2ac>
 8000d36:	b155      	cbz	r5, 8000d4e <__udivmoddi4+0x29e>
 8000d38:	ebb6 030a 	subs.w	r3, r6, sl
 8000d3c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000d40:	fa06 f707 	lsl.w	r7, r6, r7
 8000d44:	40cb      	lsrs	r3, r1
 8000d46:	431f      	orrs	r7, r3
 8000d48:	40ce      	lsrs	r6, r1
 8000d4a:	602f      	str	r7, [r5, #0]
 8000d4c:	606e      	str	r6, [r5, #4]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	4610      	mov	r0, r2
 8000d56:	e6f7      	b.n	8000b48 <__udivmoddi4+0x98>
 8000d58:	4689      	mov	r9, r1
 8000d5a:	e6de      	b.n	8000b1a <__udivmoddi4+0x6a>
 8000d5c:	4546      	cmp	r6, r8
 8000d5e:	d2ea      	bcs.n	8000d36 <__udivmoddi4+0x286>
 8000d60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d64:	eb69 0e03 	sbc.w	lr, r9, r3
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7e4      	b.n	8000d36 <__udivmoddi4+0x286>
 8000d6c:	4670      	mov	r0, lr
 8000d6e:	e7d7      	b.n	8000d20 <__udivmoddi4+0x270>
 8000d70:	4618      	mov	r0, r3
 8000d72:	e78f      	b.n	8000c94 <__udivmoddi4+0x1e4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7bd      	b.n	8000cf4 <__udivmoddi4+0x244>
 8000d78:	4611      	mov	r1, r2
 8000d7a:	e776      	b.n	8000c6a <__udivmoddi4+0x1ba>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	443c      	add	r4, r7
 8000d80:	e744      	b.n	8000c0c <__udivmoddi4+0x15c>
 8000d82:	4608      	mov	r0, r1
 8000d84:	e706      	b.n	8000b94 <__udivmoddi4+0xe4>
 8000d86:	3a02      	subs	r2, #2
 8000d88:	443e      	add	r6, r7
 8000d8a:	e72b      	b.n	8000be4 <__udivmoddi4+0x134>

08000d8c <__aeabi_idiv0>:
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b087      	sub	sp, #28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	230f      	movs	r3, #15
 8000da2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	78db      	ldrb	r3, [r3, #3]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d03a      	beq.n	8000e22 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000dac:	4b27      	ldr	r3, [pc, #156]	; (8000e4c <NVIC_Init+0xbc>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	43db      	mvns	r3, r3
 8000db2:	0a1b      	lsrs	r3, r3, #8
 8000db4:	f003 0307 	and.w	r3, r3, #7
 8000db8:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	f1c3 0304 	rsb	r3, r3, #4
 8000dc0:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dca:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	785b      	ldrb	r3, [r3, #1]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	789b      	ldrb	r3, [r3, #2]
 8000dde:	461a      	mov	r2, r3
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	4013      	ands	r3, r2
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	011b      	lsls	r3, r3, #4
 8000dee:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000df0:	4a17      	ldr	r2, [pc, #92]	; (8000e50 <NVIC_Init+0xc0>)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	6979      	ldr	r1, [r7, #20]
 8000df8:	b2c9      	uxtb	r1, r1
 8000dfa:	4413      	add	r3, r2
 8000dfc:	460a      	mov	r2, r1
 8000dfe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e02:	4a13      	ldr	r2, [pc, #76]	; (8000e50 <NVIC_Init+0xc0>)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	095b      	lsrs	r3, r3, #5
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	f003 031f 	and.w	r3, r3, #31
 8000e16:	2101      	movs	r1, #1
 8000e18:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e1c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000e20:	e00f      	b.n	8000e42 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e22:	490b      	ldr	r1, [pc, #44]	; (8000e50 <NVIC_Init+0xc0>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	095b      	lsrs	r3, r3, #5
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	f003 031f 	and.w	r3, r3, #31
 8000e36:	2201      	movs	r2, #1
 8000e38:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e3a:	f100 0320 	add.w	r3, r0, #32
 8000e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e42:	bf00      	nop
 8000e44:	371c      	adds	r7, #28
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr
 8000e4c:	e000ed00 	.word	0xe000ed00
 8000e50:	e000e100 	.word	0xe000e100

08000e54 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b089      	sub	sp, #36	; 0x24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
 8000e66:	2300      	movs	r3, #0
 8000e68:	61bb      	str	r3, [r7, #24]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	2300      	movs	r3, #0
 8000e74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	78db      	ldrb	r3, [r3, #3]
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	78db      	ldrb	r3, [r3, #3]
 8000e84:	f003 0310 	and.w	r3, r3, #16
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d005      	beq.n	8000e98 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	789b      	ldrb	r3, [r3, #2]
 8000e90:	461a      	mov	r2, r3
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d044      	beq.n	8000f2c <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61bb      	str	r3, [r7, #24]
 8000eac:	e038      	b.n	8000f20 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000eae:	2201      	movs	r2, #1
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d126      	bne.n	8000f1a <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000ed2:	220f      	movs	r2, #15
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	697a      	ldr	r2, [r7, #20]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000ee6:	69fa      	ldr	r2, [r7, #28]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	78db      	ldrb	r3, [r3, #3]
 8000ef8:	2b28      	cmp	r3, #40	; 0x28
 8000efa:	d105      	bne.n	8000f08 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000efc:	2201      	movs	r2, #1
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	409a      	lsls	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	615a      	str	r2, [r3, #20]
 8000f06:	e008      	b.n	8000f1a <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	78db      	ldrb	r3, [r3, #3]
 8000f0c:	2b48      	cmp	r3, #72	; 0x48
 8000f0e:	d104      	bne.n	8000f1a <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000f10:	2201      	movs	r2, #1
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	409a      	lsls	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	61bb      	str	r3, [r7, #24]
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	2b07      	cmp	r3, #7
 8000f24:	d9c3      	bls.n	8000eae <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	697a      	ldr	r2, [r7, #20]
 8000f2a:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d946      	bls.n	8000fc2 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
 8000f3e:	e03a      	b.n	8000fb6 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	3308      	adds	r3, #8
 8000f44:	2201      	movs	r2, #1
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	461a      	mov	r2, r3
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d127      	bne.n	8000fb0 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000f66:	220f      	movs	r2, #15
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	43db      	mvns	r3, r3
 8000f74:	697a      	ldr	r2, [r7, #20]
 8000f76:	4013      	ands	r3, r2
 8000f78:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000f7a:	69fa      	ldr	r2, [r7, #28]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	78db      	ldrb	r3, [r3, #3]
 8000f8c:	2b28      	cmp	r3, #40	; 0x28
 8000f8e:	d105      	bne.n	8000f9c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	3308      	adds	r3, #8
 8000f94:	2201      	movs	r2, #1
 8000f96:	409a      	lsls	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	78db      	ldrb	r3, [r3, #3]
 8000fa0:	2b48      	cmp	r3, #72	; 0x48
 8000fa2:	d105      	bne.n	8000fb0 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	3308      	adds	r3, #8
 8000fa8:	2201      	movs	r2, #1
 8000faa:	409a      	lsls	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	2b07      	cmp	r3, #7
 8000fba:	d9c1      	bls.n	8000f40 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	697a      	ldr	r2, [r7, #20]
 8000fc0:	605a      	str	r2, [r3, #4]
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	3724      	adds	r7, #36	; 0x24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr

08000fcc <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68da      	ldr	r2, [r3, #12]
 8000fe0:	887b      	ldrh	r3, [r7, #2]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d002      	beq.n	8000fee <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	73fb      	strb	r3, [r7, #15]
 8000fec:	e001      	b.n	8000ff2 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3714      	adds	r7, #20
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr

08000ffe <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	807b      	strh	r3, [r7, #2]
 800100a:	4613      	mov	r3, r2
 800100c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 800100e:	787b      	ldrb	r3, [r7, #1]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001014:	887a      	ldrh	r2, [r7, #2]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 800101a:	e002      	b.n	8001022 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 800101c:	887a      	ldrh	r2, [r7, #2]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	615a      	str	r2, [r3, #20]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800102c:	b480      	push	{r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	2300      	movs	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	2300      	movs	r3, #0
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001044:	4b4c      	ldr	r3, [pc, #304]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 030c 	and.w	r3, r3, #12
 800104c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	2b04      	cmp	r3, #4
 8001052:	d007      	beq.n	8001064 <RCC_GetClocksFreq+0x38>
 8001054:	2b08      	cmp	r3, #8
 8001056:	d009      	beq.n	800106c <RCC_GetClocksFreq+0x40>
 8001058:	2b00      	cmp	r3, #0
 800105a:	d133      	bne.n	80010c4 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a47      	ldr	r2, [pc, #284]	; (800117c <RCC_GetClocksFreq+0x150>)
 8001060:	601a      	str	r2, [r3, #0]
      break;
 8001062:	e033      	b.n	80010cc <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a45      	ldr	r2, [pc, #276]	; (800117c <RCC_GetClocksFreq+0x150>)
 8001068:	601a      	str	r2, [r3, #0]
      break;
 800106a:	e02f      	b.n	80010cc <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800106c:	4b42      	ldr	r3, [pc, #264]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001074:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001076:	4b40      	ldr	r3, [pc, #256]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800107e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	0c9b      	lsrs	r3, r3, #18
 8001084:	3302      	adds	r3, #2
 8001086:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d106      	bne.n	800109c <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	4a3b      	ldr	r2, [pc, #236]	; (8001180 <RCC_GetClocksFreq+0x154>)
 8001092:	fb02 f203 	mul.w	r2, r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800109a:	e017      	b.n	80010cc <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 800109c:	4b36      	ldr	r3, [pc, #216]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d006      	beq.n	80010b6 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	4a35      	ldr	r2, [pc, #212]	; (8001180 <RCC_GetClocksFreq+0x154>)
 80010ac:	fb02 f203 	mul.w	r2, r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	601a      	str	r2, [r3, #0]
      break;
 80010b4:	e00a      	b.n	80010cc <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4a30      	ldr	r2, [pc, #192]	; (800117c <RCC_GetClocksFreq+0x150>)
 80010ba:	fb02 f203 	mul.w	r2, r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	601a      	str	r2, [r3, #0]
      break;
 80010c2:	e003      	b.n	80010cc <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a2d      	ldr	r2, [pc, #180]	; (800117c <RCC_GetClocksFreq+0x150>)
 80010c8:	601a      	str	r2, [r3, #0]
      break;
 80010ca:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80010cc:	4b2a      	ldr	r3, [pc, #168]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010d4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	091b      	lsrs	r3, r3, #4
 80010da:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80010dc:	4a29      	ldr	r2, [pc, #164]	; (8001184 <RCC_GetClocksFreq+0x158>)
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	4413      	add	r3, r2
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	40da      	lsrs	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80010f4:	4b20      	ldr	r3, [pc, #128]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80010fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001104:	4a1f      	ldr	r2, [pc, #124]	; (8001184 <RCC_GetClocksFreq+0x158>)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	40da      	lsrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800111c:	4b16      	ldr	r3, [pc, #88]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001124:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	0adb      	lsrs	r3, r3, #11
 800112a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800112c:	4a15      	ldr	r2, [pc, #84]	; (8001184 <RCC_GetClocksFreq+0x158>)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	4413      	add	r3, r2
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685a      	ldr	r2, [r3, #4]
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	40da      	lsrs	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <RCC_GetClocksFreq+0x14c>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800114c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	0b9b      	lsrs	r3, r3, #14
 8001152:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001154:	4a0c      	ldr	r2, [pc, #48]	; (8001188 <RCC_GetClocksFreq+0x15c>)
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	4413      	add	r3, r2
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	fbb2 f2f3 	udiv	r2, r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	611a      	str	r2, [r3, #16]
}
 800116e:	bf00      	nop
 8001170:	371c      	adds	r7, #28
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	40021000 	.word	0x40021000
 800117c:	007a1200 	.word	0x007a1200
 8001180:	003d0900 	.word	0x003d0900
 8001184:	20000000 	.word	0x20000000
 8001188:	20000010 	.word	0x20000010

0800118c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001198:	78fb      	ldrb	r3, [r7, #3]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d006      	beq.n	80011ac <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800119e:	4909      	ldr	r1, [pc, #36]	; (80011c4 <RCC_APB2PeriphClockCmd+0x38>)
 80011a0:	4b08      	ldr	r3, [pc, #32]	; (80011c4 <RCC_APB2PeriphClockCmd+0x38>)
 80011a2:	699a      	ldr	r2, [r3, #24]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80011aa:	e006      	b.n	80011ba <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80011ac:	4905      	ldr	r1, [pc, #20]	; (80011c4 <RCC_APB2PeriphClockCmd+0x38>)
 80011ae:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <RCC_APB2PeriphClockCmd+0x38>)
 80011b0:	699a      	ldr	r2, [r3, #24]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	43db      	mvns	r3, r3
 80011b6:	4013      	ands	r3, r2
 80011b8:	618b      	str	r3, [r1, #24]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	40021000 	.word	0x40021000

080011c8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d006      	beq.n	80011e8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80011da:	4909      	ldr	r1, [pc, #36]	; (8001200 <RCC_APB1PeriphClockCmd+0x38>)
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <RCC_APB1PeriphClockCmd+0x38>)
 80011de:	69da      	ldr	r2, [r3, #28]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80011e6:	e006      	b.n	80011f6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80011e8:	4905      	ldr	r1, [pc, #20]	; (8001200 <RCC_APB1PeriphClockCmd+0x38>)
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <RCC_APB1PeriphClockCmd+0x38>)
 80011ec:	69da      	ldr	r2, [r3, #28]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	43db      	mvns	r3, r3
 80011f2:	4013      	ands	r3, r2
 80011f4:	61cb      	str	r3, [r1, #28]
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	40021000 	.word	0x40021000

08001204 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10f      	bne.n	8001236 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	8859      	ldrh	r1, [r3, #2]
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	889a      	ldrh	r2, [r3, #4]
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	891b      	ldrh	r3, [r3, #8]
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 f8e6 	bl	80013f4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	88db      	ldrh	r3, [r3, #6]
 800122c:	4619      	mov	r1, r3
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f000 f85f 	bl	80012f2 <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001234:	e036      	b.n	80012a4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	2b04      	cmp	r3, #4
 800123c:	d10f      	bne.n	800125e <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	8859      	ldrh	r1, [r3, #2]
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	889a      	ldrh	r2, [r3, #4]
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	891b      	ldrh	r3, [r3, #8]
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f000 f942 	bl	80014d4 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	88db      	ldrh	r3, [r3, #6]
 8001254:	4619      	mov	r1, r3
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 f866 	bl	8001328 <TIM_SetIC2Prescaler>
}
 800125c:	e022      	b.n	80012a4 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	2b08      	cmp	r3, #8
 8001264:	d10f      	bne.n	8001286 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	8859      	ldrh	r1, [r3, #2]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	889a      	ldrh	r2, [r3, #4]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	891b      	ldrh	r3, [r3, #8]
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f000 f9a8 	bl	80015c8 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	88db      	ldrh	r3, [r3, #6]
 800127c:	4619      	mov	r1, r3
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f000 f86f 	bl	8001362 <TIM_SetIC3Prescaler>
}
 8001284:	e00e      	b.n	80012a4 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	8859      	ldrh	r1, [r3, #2]
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	889a      	ldrh	r2, [r3, #4]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	891b      	ldrh	r3, [r3, #8]
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 fa0e 	bl	80016b4 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	88db      	ldrh	r3, [r3, #6]
 800129c:	4619      	mov	r1, r3
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f000 f87a 	bl	8001398 <TIM_SetIC4Prescaler>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	460b      	mov	r3, r1
 80012b6:	807b      	strh	r3, [r7, #2]
 80012b8:	4613      	mov	r3, r2
 80012ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80012bc:	787b      	ldrb	r3, [r7, #1]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d008      	beq.n	80012d4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	899b      	ldrh	r3, [r3, #12]
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	887b      	ldrh	r3, [r7, #2]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80012d2:	e009      	b.n	80012e8 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	899b      	ldrh	r3, [r3, #12]
 80012d8:	b29a      	uxth	r2, r3
 80012da:	887b      	ldrh	r3, [r7, #2]
 80012dc:	43db      	mvns	r3, r3
 80012de:	b29b      	uxth	r3, r3
 80012e0:	4013      	ands	r3, r2
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	819a      	strh	r2, [r3, #12]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	460b      	mov	r3, r1
 80012fc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	8b1b      	ldrh	r3, [r3, #24]
 8001302:	b29b      	uxth	r3, r3
 8001304:	f023 030c 	bic.w	r3, r3, #12
 8001308:	b29a      	uxth	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	8b1b      	ldrh	r3, [r3, #24]
 8001312:	b29a      	uxth	r2, r3
 8001314:	887b      	ldrh	r3, [r7, #2]
 8001316:	4313      	orrs	r3, r2
 8001318:	b29a      	uxth	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	831a      	strh	r2, [r3, #24]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	8b1b      	ldrh	r3, [r3, #24]
 8001338:	b29b      	uxth	r3, r3
 800133a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800133e:	b29a      	uxth	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	8b1b      	ldrh	r3, [r3, #24]
 8001348:	b29a      	uxth	r2, r3
 800134a:	887b      	ldrh	r3, [r7, #2]
 800134c:	021b      	lsls	r3, r3, #8
 800134e:	b29b      	uxth	r3, r3
 8001350:	4313      	orrs	r3, r2
 8001352:	b29a      	uxth	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	831a      	strh	r2, [r3, #24]
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr

08001362 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	460b      	mov	r3, r1
 800136c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	8b9b      	ldrh	r3, [r3, #28]
 8001372:	b29b      	uxth	r3, r3
 8001374:	f023 030c 	bic.w	r3, r3, #12
 8001378:	b29a      	uxth	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	8b9b      	ldrh	r3, [r3, #28]
 8001382:	b29a      	uxth	r2, r3
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	4313      	orrs	r3, r2
 8001388:	b29a      	uxth	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	839a      	strh	r2, [r3, #28]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	8b9b      	ldrh	r3, [r3, #28]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	8b9b      	ldrh	r3, [r3, #28]
 80013b8:	b29a      	uxth	r2, r3
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	b29b      	uxth	r3, r3
 80013c0:	4313      	orrs	r3, r2
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	839a      	strh	r2, [r3, #28]
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr

080013d2 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	460b      	mov	r3, r1
 80013dc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	43db      	mvns	r3, r3
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	821a      	strh	r2, [r3, #16]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
	...

080013f4 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	4608      	mov	r0, r1
 80013fe:	4611      	mov	r1, r2
 8001400:	461a      	mov	r2, r3
 8001402:	4603      	mov	r3, r0
 8001404:	817b      	strh	r3, [r7, #10]
 8001406:	460b      	mov	r3, r1
 8001408:	813b      	strh	r3, [r7, #8]
 800140a:	4613      	mov	r3, r2
 800140c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	82bb      	strh	r3, [r7, #20]
 8001412:	2300      	movs	r3, #0
 8001414:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	8c1b      	ldrh	r3, [r3, #32]
 800141a:	b29b      	uxth	r3, r3
 800141c:	f023 0301 	bic.w	r3, r3, #1
 8001420:	b29a      	uxth	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	8b1b      	ldrh	r3, [r3, #24]
 800142a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	8c1b      	ldrh	r3, [r3, #32]
 8001430:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8001432:	8abb      	ldrh	r3, [r7, #20]
 8001434:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001438:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	011b      	lsls	r3, r3, #4
 800143e:	b29a      	uxth	r2, r3
 8001440:	893b      	ldrh	r3, [r7, #8]
 8001442:	4313      	orrs	r3, r2
 8001444:	b29a      	uxth	r2, r3
 8001446:	8abb      	ldrh	r3, [r7, #20]
 8001448:	4313      	orrs	r3, r2
 800144a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	4a1c      	ldr	r2, [pc, #112]	; (80014c0 <TI1_Config+0xcc>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d013      	beq.n	800147c <TI1_Config+0x88>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4a1b      	ldr	r2, [pc, #108]	; (80014c4 <TI1_Config+0xd0>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d00f      	beq.n	800147c <TI1_Config+0x88>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001462:	d00b      	beq.n	800147c <TI1_Config+0x88>
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4a18      	ldr	r2, [pc, #96]	; (80014c8 <TI1_Config+0xd4>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d007      	beq.n	800147c <TI1_Config+0x88>
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4a17      	ldr	r2, [pc, #92]	; (80014cc <TI1_Config+0xd8>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d003      	beq.n	800147c <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	4a16      	ldr	r2, [pc, #88]	; (80014d0 <TI1_Config+0xdc>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d10b      	bne.n	8001494 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 800147c:	8afb      	ldrh	r3, [r7, #22]
 800147e:	f023 0302 	bic.w	r3, r3, #2
 8001482:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001484:	897a      	ldrh	r2, [r7, #10]
 8001486:	8afb      	ldrh	r3, [r7, #22]
 8001488:	4313      	orrs	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	82fb      	strh	r3, [r7, #22]
 8001492:	e00a      	b.n	80014aa <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001494:	8afb      	ldrh	r3, [r7, #22]
 8001496:	f023 030a 	bic.w	r3, r3, #10
 800149a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800149c:	897a      	ldrh	r2, [r7, #10]
 800149e:	8afb      	ldrh	r3, [r7, #22]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	8aba      	ldrh	r2, [r7, #20]
 80014ae:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8afa      	ldrh	r2, [r7, #22]
 80014b4:	841a      	strh	r2, [r3, #32]
}
 80014b6:	bf00      	nop
 80014b8:	371c      	adds	r7, #28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr
 80014c0:	40012c00 	.word	0x40012c00
 80014c4:	40013400 	.word	0x40013400
 80014c8:	40000400 	.word	0x40000400
 80014cc:	40000800 	.word	0x40000800
 80014d0:	40000c00 	.word	0x40000c00

080014d4 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	4608      	mov	r0, r1
 80014de:	4611      	mov	r1, r2
 80014e0:	461a      	mov	r2, r3
 80014e2:	4603      	mov	r3, r0
 80014e4:	817b      	strh	r3, [r7, #10]
 80014e6:	460b      	mov	r3, r1
 80014e8:	813b      	strh	r3, [r7, #8]
 80014ea:	4613      	mov	r3, r2
 80014ec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	82bb      	strh	r3, [r7, #20]
 80014f2:	2300      	movs	r3, #0
 80014f4:	82fb      	strh	r3, [r7, #22]
 80014f6:	2300      	movs	r3, #0
 80014f8:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	8c1b      	ldrh	r3, [r3, #32]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	f023 0310 	bic.w	r3, r3, #16
 8001504:	b29a      	uxth	r2, r3
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	8b1b      	ldrh	r3, [r3, #24]
 800150e:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	8c1b      	ldrh	r3, [r3, #32]
 8001514:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001516:	897b      	ldrh	r3, [r7, #10]
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 800151c:	8abb      	ldrh	r3, [r7, #20]
 800151e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001522:	051b      	lsls	r3, r3, #20
 8001524:	0d1b      	lsrs	r3, r3, #20
 8001526:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	031b      	lsls	r3, r3, #12
 800152c:	b29a      	uxth	r2, r3
 800152e:	8abb      	ldrh	r3, [r7, #20]
 8001530:	4313      	orrs	r3, r2
 8001532:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001534:	893b      	ldrh	r3, [r7, #8]
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b29a      	uxth	r2, r3
 800153a:	8abb      	ldrh	r3, [r7, #20]
 800153c:	4313      	orrs	r3, r2
 800153e:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <TI2_Config+0xe0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d013      	beq.n	8001570 <TI2_Config+0x9c>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4a1b      	ldr	r2, [pc, #108]	; (80015b8 <TI2_Config+0xe4>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d00f      	beq.n	8001570 <TI2_Config+0x9c>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001556:	d00b      	beq.n	8001570 <TI2_Config+0x9c>
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4a18      	ldr	r2, [pc, #96]	; (80015bc <TI2_Config+0xe8>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d007      	beq.n	8001570 <TI2_Config+0x9c>
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4a17      	ldr	r2, [pc, #92]	; (80015c0 <TI2_Config+0xec>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d003      	beq.n	8001570 <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4a16      	ldr	r2, [pc, #88]	; (80015c4 <TI2_Config+0xf0>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d10b      	bne.n	8001588 <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8001570:	8afb      	ldrh	r3, [r7, #22]
 8001572:	f023 0320 	bic.w	r3, r3, #32
 8001576:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001578:	8a7a      	ldrh	r2, [r7, #18]
 800157a:	8afb      	ldrh	r3, [r7, #22]
 800157c:	4313      	orrs	r3, r2
 800157e:	b29b      	uxth	r3, r3
 8001580:	f043 0310 	orr.w	r3, r3, #16
 8001584:	82fb      	strh	r3, [r7, #22]
 8001586:	e00a      	b.n	800159e <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001588:	8afb      	ldrh	r3, [r7, #22]
 800158a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800158e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8001590:	897a      	ldrh	r2, [r7, #10]
 8001592:	8afb      	ldrh	r3, [r7, #22]
 8001594:	4313      	orrs	r3, r2
 8001596:	b29b      	uxth	r3, r3
 8001598:	f043 0310 	orr.w	r3, r3, #16
 800159c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	8aba      	ldrh	r2, [r7, #20]
 80015a2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	8afa      	ldrh	r2, [r7, #22]
 80015a8:	841a      	strh	r2, [r3, #32]
}
 80015aa:	bf00      	nop
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	40012c00 	.word	0x40012c00
 80015b8:	40013400 	.word	0x40013400
 80015bc:	40000400 	.word	0x40000400
 80015c0:	40000800 	.word	0x40000800
 80015c4:	40000c00 	.word	0x40000c00

080015c8 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b087      	sub	sp, #28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	4608      	mov	r0, r1
 80015d2:	4611      	mov	r1, r2
 80015d4:	461a      	mov	r2, r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	817b      	strh	r3, [r7, #10]
 80015da:	460b      	mov	r3, r1
 80015dc:	813b      	strh	r3, [r7, #8]
 80015de:	4613      	mov	r3, r2
 80015e0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	82bb      	strh	r3, [r7, #20]
 80015e6:	2300      	movs	r3, #0
 80015e8:	82fb      	strh	r3, [r7, #22]
 80015ea:	2300      	movs	r3, #0
 80015ec:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	8c1b      	ldrh	r3, [r3, #32]
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	8b9b      	ldrh	r3, [r3, #28]
 8001602:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	8c1b      	ldrh	r3, [r3, #32]
 8001608:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800160a:	897b      	ldrh	r3, [r7, #10]
 800160c:	021b      	lsls	r3, r3, #8
 800160e:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 8001610:	8abb      	ldrh	r3, [r7, #20]
 8001612:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001616:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001618:	88fb      	ldrh	r3, [r7, #6]
 800161a:	011b      	lsls	r3, r3, #4
 800161c:	b29a      	uxth	r2, r3
 800161e:	893b      	ldrh	r3, [r7, #8]
 8001620:	4313      	orrs	r3, r2
 8001622:	b29a      	uxth	r2, r3
 8001624:	8abb      	ldrh	r3, [r7, #20]
 8001626:	4313      	orrs	r3, r2
 8001628:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	4a1c      	ldr	r2, [pc, #112]	; (80016a0 <TI3_Config+0xd8>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d013      	beq.n	800165a <TI3_Config+0x92>
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4a1b      	ldr	r2, [pc, #108]	; (80016a4 <TI3_Config+0xdc>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d00f      	beq.n	800165a <TI3_Config+0x92>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001640:	d00b      	beq.n	800165a <TI3_Config+0x92>
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	4a18      	ldr	r2, [pc, #96]	; (80016a8 <TI3_Config+0xe0>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d007      	beq.n	800165a <TI3_Config+0x92>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4a17      	ldr	r2, [pc, #92]	; (80016ac <TI3_Config+0xe4>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d003      	beq.n	800165a <TI3_Config+0x92>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	4a16      	ldr	r2, [pc, #88]	; (80016b0 <TI3_Config+0xe8>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d10b      	bne.n	8001672 <TI3_Config+0xaa>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 800165a:	8afb      	ldrh	r3, [r7, #22]
 800165c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001660:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8001662:	8a7a      	ldrh	r2, [r7, #18]
 8001664:	8afb      	ldrh	r3, [r7, #22]
 8001666:	4313      	orrs	r3, r2
 8001668:	b29b      	uxth	r3, r3
 800166a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800166e:	82fb      	strh	r3, [r7, #22]
 8001670:	e00a      	b.n	8001688 <TI3_Config+0xc0>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001672:	8afb      	ldrh	r3, [r7, #22]
 8001674:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001678:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 800167a:	897a      	ldrh	r2, [r7, #10]
 800167c:	8afb      	ldrh	r3, [r7, #22]
 800167e:	4313      	orrs	r3, r2
 8001680:	b29b      	uxth	r3, r3
 8001682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001686:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	8aba      	ldrh	r2, [r7, #20]
 800168c:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	8afa      	ldrh	r2, [r7, #22]
 8001692:	841a      	strh	r2, [r3, #32]
}
 8001694:	bf00      	nop
 8001696:	371c      	adds	r7, #28
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40012c00 	.word	0x40012c00
 80016a4:	40013400 	.word	0x40013400
 80016a8:	40000400 	.word	0x40000400
 80016ac:	40000800 	.word	0x40000800
 80016b0:	40000c00 	.word	0x40000c00

080016b4 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b087      	sub	sp, #28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	4608      	mov	r0, r1
 80016be:	4611      	mov	r1, r2
 80016c0:	461a      	mov	r2, r3
 80016c2:	4603      	mov	r3, r0
 80016c4:	817b      	strh	r3, [r7, #10]
 80016c6:	460b      	mov	r3, r1
 80016c8:	813b      	strh	r3, [r7, #8]
 80016ca:	4613      	mov	r3, r2
 80016cc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	82bb      	strh	r3, [r7, #20]
 80016d2:	2300      	movs	r3, #0
 80016d4:	82fb      	strh	r3, [r7, #22]
 80016d6:	2300      	movs	r3, #0
 80016d8:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	8c1b      	ldrh	r3, [r3, #32]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	8b9b      	ldrh	r3, [r3, #28]
 80016ee:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	8c1b      	ldrh	r3, [r3, #32]
 80016f4:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80016f6:	897b      	ldrh	r3, [r7, #10]
 80016f8:	031b      	lsls	r3, r3, #12
 80016fa:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 80016fc:	8abb      	ldrh	r3, [r7, #20]
 80016fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001702:	051b      	lsls	r3, r3, #20
 8001704:	0d1b      	lsrs	r3, r3, #20
 8001706:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001708:	893b      	ldrh	r3, [r7, #8]
 800170a:	021b      	lsls	r3, r3, #8
 800170c:	b29a      	uxth	r2, r3
 800170e:	8abb      	ldrh	r3, [r7, #20]
 8001710:	4313      	orrs	r3, r2
 8001712:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	031b      	lsls	r3, r3, #12
 8001718:	b29a      	uxth	r2, r3
 800171a:	8abb      	ldrh	r3, [r7, #20]
 800171c:	4313      	orrs	r3, r2
 800171e:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4a1d      	ldr	r2, [pc, #116]	; (8001798 <TI4_Config+0xe4>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d013      	beq.n	8001750 <TI4_Config+0x9c>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4a1c      	ldr	r2, [pc, #112]	; (800179c <TI4_Config+0xe8>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d00f      	beq.n	8001750 <TI4_Config+0x9c>
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001736:	d00b      	beq.n	8001750 <TI4_Config+0x9c>
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4a19      	ldr	r2, [pc, #100]	; (80017a0 <TI4_Config+0xec>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d007      	beq.n	8001750 <TI4_Config+0x9c>
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4a18      	ldr	r2, [pc, #96]	; (80017a4 <TI4_Config+0xf0>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d003      	beq.n	8001750 <TI4_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4a17      	ldr	r2, [pc, #92]	; (80017a8 <TI4_Config+0xf4>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d10b      	bne.n	8001768 <TI4_Config+0xb4>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 8001750:	8afb      	ldrh	r3, [r7, #22]
 8001752:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001756:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001758:	8a7a      	ldrh	r2, [r7, #18]
 800175a:	8afb      	ldrh	r3, [r7, #22]
 800175c:	4313      	orrs	r3, r2
 800175e:	b29b      	uxth	r3, r3
 8001760:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001764:	82fb      	strh	r3, [r7, #22]
 8001766:	e00c      	b.n	8001782 <TI4_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8001768:	8afb      	ldrh	r3, [r7, #22]
 800176a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800176e:	045b      	lsls	r3, r3, #17
 8001770:	0c5b      	lsrs	r3, r3, #17
 8001772:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8001774:	897a      	ldrh	r2, [r7, #10]
 8001776:	8afb      	ldrh	r3, [r7, #22]
 8001778:	4313      	orrs	r3, r2
 800177a:	b29b      	uxth	r3, r3
 800177c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001780:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	8aba      	ldrh	r2, [r7, #20]
 8001786:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	8afa      	ldrh	r2, [r7, #22]
 800178c:	841a      	strh	r2, [r3, #32]
}
 800178e:	bf00      	nop
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr
 8001798:	40012c00 	.word	0x40012c00
 800179c:	40013400 	.word	0x40013400
 80017a0:	40000400 	.word	0x40000400
 80017a4:	40000800 	.word	0x40000800
 80017a8:	40000c00 	.word	0x40000c00

080017ac <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08c      	sub	sp, #48	; 0x30
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80017be:	2300      	movs	r3, #0
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	8a1b      	ldrh	r3, [r3, #16]
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80017d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017d8:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80017dc:	4013      	ands	r3, r2
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	88db      	ldrh	r3, [r3, #6]
 80017e4:	461a      	mov	r2, r3
 80017e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017e8:	4313      	orrs	r3, r2
 80017ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80017ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	899b      	ldrh	r3, [r3, #12]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80017fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017fe:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8001802:	4013      	ands	r3, r2
 8001804:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	889a      	ldrh	r2, [r3, #4]
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	891b      	ldrh	r3, [r3, #8]
 800180e:	4313      	orrs	r3, r2
 8001810:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001816:	4313      	orrs	r3, r2
 8001818:	b29b      	uxth	r3, r3
 800181a:	461a      	mov	r2, r3
 800181c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181e:	4313      	orrs	r3, r2
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001824:	b29a      	uxth	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	8a9b      	ldrh	r3, [r3, #20]
 800182e:	b29b      	uxth	r3, r3
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001832:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001834:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001838:	4013      	ands	r3, r2
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	899b      	ldrh	r3, [r3, #12]
 8001840:	461a      	mov	r2, r3
 8001842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001844:	4313      	orrs	r3, r2
 8001846:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001850:	f107 0308 	add.w	r3, r7, #8
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fbe9 	bl	800102c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	4a2e      	ldr	r2, [pc, #184]	; (8001918 <USART_Init+0x16c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d102      	bne.n	8001868 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	62bb      	str	r3, [r7, #40]	; 0x28
 8001866:	e001      	b.n	800186c <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	899b      	ldrh	r3, [r3, #12]
 8001870:	b29b      	uxth	r3, r3
 8001872:	b21b      	sxth	r3, r3
 8001874:	2b00      	cmp	r3, #0
 8001876:	da0c      	bge.n	8001892 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001878:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800187a:	4613      	mov	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	009a      	lsls	r2, r3, #2
 8001882:	441a      	add	r2, r3
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	fbb2 f3f3 	udiv	r3, r2, r3
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
 8001890:	e00b      	b.n	80018aa <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001892:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	009a      	lsls	r2, r3, #2
 800189c:	441a      	add	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80018aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ac:	4a1b      	ldr	r2, [pc, #108]	; (800191c <USART_Init+0x170>)
 80018ae:	fba2 2303 	umull	r2, r3, r2, r3
 80018b2:	095b      	lsrs	r3, r3, #5
 80018b4:	011b      	lsls	r3, r3, #4
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80018b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ba:	091b      	lsrs	r3, r3, #4
 80018bc:	2264      	movs	r2, #100	; 0x64
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	899b      	ldrh	r3, [r3, #12]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	da0c      	bge.n	80018ee <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80018d4:	6a3b      	ldr	r3, [r7, #32]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	3332      	adds	r3, #50	; 0x32
 80018da:	4a10      	ldr	r2, [pc, #64]	; (800191c <USART_Init+0x170>)
 80018dc:	fba2 2303 	umull	r2, r3, r2, r3
 80018e0:	095b      	lsrs	r3, r3, #5
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018e8:	4313      	orrs	r3, r2
 80018ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ec:	e00b      	b.n	8001906 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	011b      	lsls	r3, r3, #4
 80018f2:	3332      	adds	r3, #50	; 0x32
 80018f4:	4a09      	ldr	r2, [pc, #36]	; (800191c <USART_Init+0x170>)
 80018f6:	fba2 2303 	umull	r2, r3, r2, r3
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	f003 030f 	and.w	r3, r3, #15
 8001900:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001902:	4313      	orrs	r3, r2
 8001904:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001908:	b29a      	uxth	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	811a      	strh	r2, [r3, #8]
}
 800190e:	bf00      	nop
 8001910:	3730      	adds	r7, #48	; 0x30
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40013800 	.word	0x40013800
 800191c:	51eb851f 	.word	0x51eb851f

08001920 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d008      	beq.n	8001944 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	899b      	ldrh	r3, [r3, #12]
 8001936:	b29b      	uxth	r3, r3
 8001938:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800193c:	b29a      	uxth	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001942:	e007      	b.n	8001954 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	899b      	ldrh	r3, [r3, #12]
 8001948:	b29b      	uxth	r3, r3
 800194a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800194e:	b29a      	uxth	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	819a      	strh	r2, [r3, #12]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr

0800195e <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
 8001966:	460b      	mov	r3, r1
 8001968:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800196a:	887b      	ldrh	r3, [r7, #2]
 800196c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001970:	b29a      	uxth	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	809a      	strh	r2, [r3, #4]
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr

08001980 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800198c:	2300      	movs	r3, #0
 800198e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	b29a      	uxth	r2, r3
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	4013      	ands	r3, r2
 800199a:	b29b      	uxth	r3, r3
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80019a0:	2301      	movs	r3, #1
 80019a2:	73fb      	strb	r3, [r7, #15]
 80019a4:	e001      	b.n	80019aa <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
	...

080019b8 <Conf_GPIO>:
#include "conf_gpio.h"

void Conf_GPIO(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80019be:	2101      	movs	r1, #1
 80019c0:	2010      	movs	r0, #16
 80019c2:	f7ff fbe3 	bl	800118c <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80019c6:	2101      	movs	r1, #1
 80019c8:	2005      	movs	r0, #5
 80019ca:	f7ff fbdf 	bl	800118c <RCC_APB2PeriphClockCmd>

  GPIO_InitTypeDef gpio_structC;
  gpio_structC.GPIO_Mode = GPIO_Mode_Out_PP;
 80019ce:	2310      	movs	r3, #16
 80019d0:	71fb      	strb	r3, [r7, #7]
  gpio_structC.GPIO_Pin = GPIO_Pin_13;
 80019d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019d6:	80bb      	strh	r3, [r7, #4]
  gpio_structC.GPIO_Speed = GPIO_Speed_2MHz;
 80019d8:	2302      	movs	r3, #2
 80019da:	71bb      	strb	r3, [r7, #6]
  GPIO_Init(GPIOC, &gpio_structC);
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	4619      	mov	r1, r3
 80019e0:	4808      	ldr	r0, [pc, #32]	; (8001a04 <Conf_GPIO+0x4c>)
 80019e2:	f7ff fa37 	bl	8000e54 <GPIO_Init>

  GPIO_InitTypeDef gpio_structA;
  gpio_structA.GPIO_Mode = GPIO_Mode_IPD;
 80019e6:	2328      	movs	r3, #40	; 0x28
 80019e8:	70fb      	strb	r3, [r7, #3]
  gpio_structA.GPIO_Pin = GPIO_Pin_7;
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	803b      	strh	r3, [r7, #0]
  gpio_structA.GPIO_Speed = GPIO_Speed_2MHz;
 80019ee:	2302      	movs	r3, #2
 80019f0:	70bb      	strb	r3, [r7, #2]
  GPIO_Init(GPIOA, &gpio_structA);
 80019f2:	463b      	mov	r3, r7
 80019f4:	4619      	mov	r1, r3
 80019f6:	4804      	ldr	r0, [pc, #16]	; (8001a08 <Conf_GPIO+0x50>)
 80019f8:	f7ff fa2c 	bl	8000e54 <GPIO_Init>
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40011000 	.word	0x40011000
 8001a08:	40010800 	.word	0x40010800

08001a0c <main>:

void Conf_TIM3_IC(void);
void Conf_NVIC(void);

int main(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  Conf_GPIO();
 8001a10:	f7ff ffd2 	bl	80019b8 <Conf_GPIO>
//  Conf_GPIO_Remap();
  Conf_TIM3_IC();
 8001a14:	f000 f806 	bl	8001a24 <Conf_TIM3_IC>
  Conf_NVIC();
 8001a18:	f000 f826 	bl	8001a68 <Conf_NVIC>
  Conf_USART3();
 8001a1c:	f000 f858 	bl	8001ad0 <Conf_USART3>

  while(1)
 8001a20:	e7fe      	b.n	8001a20 <main+0x14>
	...

08001a24 <Conf_TIM3_IC>:

  return 0;
}

void Conf_TIM3_IC(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	f7ff fbcb 	bl	80011c8 <RCC_APB1PeriphClockCmd>

  TIM_ICInitTypeDef ic_struct;
  ic_struct.TIM_Channel = TIM_Channel_2;
 8001a32:	2304      	movs	r3, #4
 8001a34:	80bb      	strh	r3, [r7, #4]
  ic_struct.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8001a36:	2300      	movs	r3, #0
 8001a38:	817b      	strh	r3, [r7, #10]
  ic_struct.TIM_ICPolarity = TIM_ICPolarity_Rising;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	80fb      	strh	r3, [r7, #6]
  ic_struct.TIM_ICFilter = 0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	81bb      	strh	r3, [r7, #12]
  ic_struct.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8001a42:	2301      	movs	r3, #1
 8001a44:	813b      	strh	r3, [r7, #8]
  TIM_ICInit(TIM3, &ic_struct);
 8001a46:	1d3b      	adds	r3, r7, #4
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4806      	ldr	r0, [pc, #24]	; (8001a64 <Conf_TIM3_IC+0x40>)
 8001a4c:	f7ff fbda 	bl	8001204 <TIM_ICInit>

  TIM_ITConfig(TIM3, TIM_IT_CC2, ENABLE);
 8001a50:	2201      	movs	r2, #1
 8001a52:	2104      	movs	r1, #4
 8001a54:	4803      	ldr	r0, [pc, #12]	; (8001a64 <Conf_TIM3_IC+0x40>)
 8001a56:	f7ff fc29 	bl	80012ac <TIM_ITConfig>
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40000400 	.word	0x40000400

08001a68 <Conf_NVIC>:

void Conf_NVIC(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef nvic_struct;
  nvic_struct.NVIC_IRQChannel = TIM3_IRQn;
 8001a6e:	231d      	movs	r3, #29
 8001a70:	713b      	strb	r3, [r7, #4]
  nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001a72:	2301      	movs	r3, #1
 8001a74:	71fb      	strb	r3, [r7, #7]
  nvic_struct.NVIC_IRQChannelPreemptionPriority = 1;
 8001a76:	2301      	movs	r3, #1
 8001a78:	717b      	strb	r3, [r7, #5]
  nvic_struct.NVIC_IRQChannelSubPriority = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	71bb      	strb	r3, [r7, #6]
  NVIC_Init(&nvic_struct);
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff f985 	bl	8000d90 <NVIC_Init>
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <Print_USART3>:
#include "print_usart.h"

void Print_USART3(char *string)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  while(*string != 0)
 8001a98:	e010      	b.n	8001abc <Print_USART3+0x2c>
  {
    while(!USART_GetFlagStatus(USART3, USART_FLAG_TXE));
 8001a9a:	bf00      	nop
 8001a9c:	2180      	movs	r1, #128	; 0x80
 8001a9e:	480b      	ldr	r0, [pc, #44]	; (8001acc <Print_USART3+0x3c>)
 8001aa0:	f7ff ff6e 	bl	8001980 <USART_GetFlagStatus>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d0f8      	beq.n	8001a9c <Print_USART3+0xc>
    USART_SendData(USART3, *string++);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	607a      	str	r2, [r7, #4]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4805      	ldr	r0, [pc, #20]	; (8001acc <Print_USART3+0x3c>)
 8001ab8:	f7ff ff51 	bl	800195e <USART_SendData>
  while(*string != 0)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1ea      	bne.n	8001a9a <Print_USART3+0xa>
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40004800 	.word	0x40004800

08001ad0 <Conf_USART3>:

void Conf_USART3(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001adc:	f7ff fb74 	bl	80011c8 <RCC_APB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	2008      	movs	r0, #8
 8001ae4:	f7ff fb52 	bl	800118c <RCC_APB2PeriphClockCmd>

  USART_InitTypeDef usart_struct;
  usart_struct.USART_BaudRate = 9600;
 8001ae8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001aec:	60bb      	str	r3, [r7, #8]
  usart_struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001aee:	2300      	movs	r3, #0
 8001af0:	82bb      	strh	r3, [r7, #20]
  usart_struct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8001af2:	230c      	movs	r3, #12
 8001af4:	827b      	strh	r3, [r7, #18]
  usart_struct.USART_Parity = USART_Parity_No;
 8001af6:	2300      	movs	r3, #0
 8001af8:	823b      	strh	r3, [r7, #16]
  usart_struct.USART_StopBits = USART_StopBits_1;
 8001afa:	2300      	movs	r3, #0
 8001afc:	81fb      	strh	r3, [r7, #14]
  usart_struct.USART_WordLength = USART_WordLength_8b;
 8001afe:	2300      	movs	r3, #0
 8001b00:	81bb      	strh	r3, [r7, #12]
  USART_Init(USART3, &usart_struct);
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	4619      	mov	r1, r3
 8001b08:	4810      	ldr	r0, [pc, #64]	; (8001b4c <Conf_USART3+0x7c>)
 8001b0a:	f7ff fe4f 	bl	80017ac <USART_Init>

  USART_Cmd(USART3, ENABLE);
 8001b0e:	2101      	movs	r1, #1
 8001b10:	480e      	ldr	r0, [pc, #56]	; (8001b4c <Conf_USART3+0x7c>)
 8001b12:	f7ff ff05 	bl	8001920 <USART_Cmd>

  GPIO_InitTypeDef gpio_structB;
  gpio_structB.GPIO_Mode = GPIO_Mode_AF_PP;
 8001b16:	2318      	movs	r3, #24
 8001b18:	71fb      	strb	r3, [r7, #7]
  gpio_structB.GPIO_Pin = GPIO_Pin_10;
 8001b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b1e:	80bb      	strh	r3, [r7, #4]
  gpio_structB.GPIO_Speed = GPIO_Speed_2MHz;
 8001b20:	2302      	movs	r3, #2
 8001b22:	71bb      	strb	r3, [r7, #6]
  GPIO_Init(GPIOB, &gpio_structB);
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	4619      	mov	r1, r3
 8001b28:	4809      	ldr	r0, [pc, #36]	; (8001b50 <Conf_USART3+0x80>)
 8001b2a:	f7ff f993 	bl	8000e54 <GPIO_Init>

  gpio_structB.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001b2e:	2304      	movs	r3, #4
 8001b30:	71fb      	strb	r3, [r7, #7]
  gpio_structB.GPIO_Pin = GPIO_Pin_11;
 8001b32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b36:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &gpio_structB);
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <Conf_USART3+0x80>)
 8001b3e:	f7ff f989 	bl	8000e54 <GPIO_Init>
}
 8001b42:	bf00      	nop
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40004800 	.word	0x40004800
 8001b50:	40010c00 	.word	0x40010c00

08001b54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001b58:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001b5a:	e003      	b.n	8001b64 <LoopCopyDataInit>

08001b5c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001b5e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001b60:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001b62:	3104      	adds	r1, #4

08001b64 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001b64:	480b      	ldr	r0, [pc, #44]	; (8001b94 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001b68:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001b6a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001b6c:	d3f6      	bcc.n	8001b5c <CopyDataInit>
	ldr	r2, =_sbss
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001b70:	e002      	b.n	8001b78 <LoopFillZerobss>

08001b72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001b72:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001b74:	f842 3b04 	str.w	r3, [r2], #4

08001b78 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8001b7a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001b7c:	d3f9      	bcc.n	8001b72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b7e:	f000 f843 	bl	8001c08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b82:	f000 f8fb 	bl	8001d7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b86:	f7ff ff41 	bl	8001a0c <main>
	bx	lr
 8001b8a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b8c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001b90:	08004e90 	.word	0x08004e90
	ldr	r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001b98:	20000684 	.word	0x20000684
	ldr	r2, =_sbss
 8001b9c:	20000684 	.word	0x20000684
	ldr	r3, = _ebss
 8001ba0:	2000071c 	.word	0x2000071c

08001ba4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC1_2_IRQHandler>
	...

08001ba8 <TIM3_IRQHandler>:

char msg[50];
uint16_t contador = 0;

void TIM3_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  GPIO_WriteBit(GPIOC, GPIO_Pin_13,
  GPIO_ReadOutputDataBit(GPIOC, GPIO_Pin_13)^1);
 8001bac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bb0:	4810      	ldr	r0, [pc, #64]	; (8001bf4 <TIM3_IRQHandler+0x4c>)
 8001bb2:	f7ff fa0b 	bl	8000fcc <GPIO_ReadOutputDataBit>
 8001bb6:	4603      	mov	r3, r0
  GPIO_WriteBit(GPIOC, GPIO_Pin_13,
 8001bb8:	f083 0301 	eor.w	r3, r3, #1
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bc4:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <TIM3_IRQHandler+0x4c>)
 8001bc6:	f7ff fa1a 	bl	8000ffe <GPIO_WriteBit>

  sprintf(msg, "Quantidade de bordas: %d\n", contador++);
 8001bca:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <TIM3_IRQHandler+0x50>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	b291      	uxth	r1, r2
 8001bd2:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <TIM3_IRQHandler+0x50>)
 8001bd4:	8011      	strh	r1, [r2, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4908      	ldr	r1, [pc, #32]	; (8001bfc <TIM3_IRQHandler+0x54>)
 8001bda:	4809      	ldr	r0, [pc, #36]	; (8001c00 <TIM3_IRQHandler+0x58>)
 8001bdc:	f000 f8f2 	bl	8001dc4 <sprintf>

  Print_USART3(msg);
 8001be0:	4807      	ldr	r0, [pc, #28]	; (8001c00 <TIM3_IRQHandler+0x58>)
 8001be2:	f7ff ff55 	bl	8001a90 <Print_USART3>

  TIM_ClearITPendingBit(TIM3, TIM_IT_CC2);
 8001be6:	2104      	movs	r1, #4
 8001be8:	4806      	ldr	r0, [pc, #24]	; (8001c04 <TIM3_IRQHandler+0x5c>)
 8001bea:	f7ff fbf2 	bl	80013d2 <TIM_ClearITPendingBit>
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40011000 	.word	0x40011000
 8001bf8:	200006a0 	.word	0x200006a0
 8001bfc:	08004bf8 	.word	0x08004bf8
 8001c00:	200006dc 	.word	0x200006dc
 8001c04:	40000400 	.word	0x40000400

08001c08 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001c0c:	4a15      	ldr	r2, [pc, #84]	; (8001c64 <SystemInit+0x5c>)
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <SystemInit+0x5c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001c18:	4912      	ldr	r1, [pc, #72]	; (8001c64 <SystemInit+0x5c>)
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <SystemInit+0x5c>)
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <SystemInit+0x60>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001c24:	4a0f      	ldr	r2, [pc, #60]	; (8001c64 <SystemInit+0x5c>)
 8001c26:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <SystemInit+0x5c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c32:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c34:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <SystemInit+0x5c>)
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <SystemInit+0x5c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001c40:	4a08      	ldr	r2, [pc, #32]	; (8001c64 <SystemInit+0x5c>)
 8001c42:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <SystemInit+0x5c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001c4a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <SystemInit+0x5c>)
 8001c4e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001c52:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001c54:	f000 f80c 	bl	8001c70 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c58:	4b04      	ldr	r3, [pc, #16]	; (8001c6c <SystemInit+0x64>)
 8001c5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c5e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40021000 	.word	0x40021000
 8001c68:	f8ff0000 	.word	0xf8ff0000
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001c74:	f000 f802 	bl	8001c7c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001c78:	bf00      	nop
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	607b      	str	r3, [r7, #4]
 8001c86:	2300      	movs	r3, #0
 8001c88:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001c8a:	4a3a      	ldr	r2, [pc, #232]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001c8c:	4b39      	ldr	r3, [pc, #228]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c94:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001c96:	4b37      	ldr	r3, [pc, #220]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d103      	bne.n	8001cb4 <SetSysClockTo72+0x38>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001cb2:	d1f0      	bne.n	8001c96 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001cb4:	4b2f      	ldr	r3, [pc, #188]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	e001      	b.n	8001cca <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d14b      	bne.n	8001d68 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001cd0:	4a29      	ldr	r2, [pc, #164]	; (8001d78 <SetSysClockTo72+0xfc>)
 8001cd2:	4b29      	ldr	r3, [pc, #164]	; (8001d78 <SetSysClockTo72+0xfc>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f043 0310 	orr.w	r3, r3, #16
 8001cda:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001cdc:	4a26      	ldr	r2, [pc, #152]	; (8001d78 <SetSysClockTo72+0xfc>)
 8001cde:	4b26      	ldr	r3, [pc, #152]	; (8001d78 <SetSysClockTo72+0xfc>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 0303 	bic.w	r3, r3, #3
 8001ce6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001ce8:	4a23      	ldr	r2, [pc, #140]	; (8001d78 <SetSysClockTo72+0xfc>)
 8001cea:	4b23      	ldr	r3, [pc, #140]	; (8001d78 <SetSysClockTo72+0xfc>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f043 0302 	orr.w	r3, r3, #2
 8001cf2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001cf4:	4a1f      	ldr	r2, [pc, #124]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001cf6:	4b1f      	ldr	r3, [pc, #124]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001cfc:	4a1d      	ldr	r2, [pc, #116]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001cfe:	4b1d      	ldr	r3, [pc, #116]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001d04:	4a1b      	ldr	r2, [pc, #108]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d06:	4b1b      	ldr	r3, [pc, #108]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d0e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001d10:	4a18      	ldr	r2, [pc, #96]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d12:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001d1a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001d1c:	4a15      	ldr	r2, [pc, #84]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001d26:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001d28:	4a12      	ldr	r2, [pc, #72]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d2a:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d32:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d34:	bf00      	nop
 8001d36:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f9      	beq.n	8001d36 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d42:	4a0c      	ldr	r2, [pc, #48]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d44:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f023 0303 	bic.w	r3, r3, #3
 8001d4c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001d4e:	4a09      	ldr	r2, [pc, #36]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d50:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001d5a:	bf00      	nop
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <SetSysClockTo72+0xf8>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 030c 	and.w	r3, r3, #12
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	d1f9      	bne.n	8001d5c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001d68:	bf00      	nop
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40022000 	.word	0x40022000

08001d7c <__libc_init_array>:
 8001d7c:	b570      	push	{r4, r5, r6, lr}
 8001d7e:	2500      	movs	r5, #0
 8001d80:	4e0c      	ldr	r6, [pc, #48]	; (8001db4 <__libc_init_array+0x38>)
 8001d82:	4c0d      	ldr	r4, [pc, #52]	; (8001db8 <__libc_init_array+0x3c>)
 8001d84:	1ba4      	subs	r4, r4, r6
 8001d86:	10a4      	asrs	r4, r4, #2
 8001d88:	42a5      	cmp	r5, r4
 8001d8a:	d109      	bne.n	8001da0 <__libc_init_array+0x24>
 8001d8c:	f002 ff28 	bl	8004be0 <_init>
 8001d90:	2500      	movs	r5, #0
 8001d92:	4e0a      	ldr	r6, [pc, #40]	; (8001dbc <__libc_init_array+0x40>)
 8001d94:	4c0a      	ldr	r4, [pc, #40]	; (8001dc0 <__libc_init_array+0x44>)
 8001d96:	1ba4      	subs	r4, r4, r6
 8001d98:	10a4      	asrs	r4, r4, #2
 8001d9a:	42a5      	cmp	r5, r4
 8001d9c:	d105      	bne.n	8001daa <__libc_init_array+0x2e>
 8001d9e:	bd70      	pop	{r4, r5, r6, pc}
 8001da0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001da4:	4798      	blx	r3
 8001da6:	3501      	adds	r5, #1
 8001da8:	e7ee      	b.n	8001d88 <__libc_init_array+0xc>
 8001daa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001dae:	4798      	blx	r3
 8001db0:	3501      	adds	r5, #1
 8001db2:	e7f2      	b.n	8001d9a <__libc_init_array+0x1e>
 8001db4:	08004e88 	.word	0x08004e88
 8001db8:	08004e88 	.word	0x08004e88
 8001dbc:	08004e88 	.word	0x08004e88
 8001dc0:	08004e8c 	.word	0x08004e8c

08001dc4 <sprintf>:
 8001dc4:	b40e      	push	{r1, r2, r3}
 8001dc6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001dca:	b500      	push	{lr}
 8001dcc:	b09c      	sub	sp, #112	; 0x70
 8001dce:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001dd2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001dd6:	9104      	str	r1, [sp, #16]
 8001dd8:	9107      	str	r1, [sp, #28]
 8001dda:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001dde:	ab1d      	add	r3, sp, #116	; 0x74
 8001de0:	9002      	str	r0, [sp, #8]
 8001de2:	9006      	str	r0, [sp, #24]
 8001de4:	4808      	ldr	r0, [pc, #32]	; (8001e08 <sprintf+0x44>)
 8001de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8001dea:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001dee:	6800      	ldr	r0, [r0, #0]
 8001df0:	a902      	add	r1, sp, #8
 8001df2:	9301      	str	r3, [sp, #4]
 8001df4:	f000 f80a 	bl	8001e0c <_svfprintf_r>
 8001df8:	2200      	movs	r2, #0
 8001dfa:	9b02      	ldr	r3, [sp, #8]
 8001dfc:	701a      	strb	r2, [r3, #0]
 8001dfe:	b01c      	add	sp, #112	; 0x70
 8001e00:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e04:	b003      	add	sp, #12
 8001e06:	4770      	bx	lr
 8001e08:	20000014 	.word	0x20000014

08001e0c <_svfprintf_r>:
 8001e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e10:	b0bf      	sub	sp, #252	; 0xfc
 8001e12:	4689      	mov	r9, r1
 8001e14:	4615      	mov	r5, r2
 8001e16:	461f      	mov	r7, r3
 8001e18:	4682      	mov	sl, r0
 8001e1a:	f001 fe29 	bl	8003a70 <_localeconv_r>
 8001e1e:	6803      	ldr	r3, [r0, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	9311      	str	r3, [sp, #68]	; 0x44
 8001e24:	f7fe f994 	bl	8000150 <strlen>
 8001e28:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8001e2c:	900a      	str	r0, [sp, #40]	; 0x28
 8001e2e:	061b      	lsls	r3, r3, #24
 8001e30:	d518      	bpl.n	8001e64 <_svfprintf_r+0x58>
 8001e32:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8001e36:	b9ab      	cbnz	r3, 8001e64 <_svfprintf_r+0x58>
 8001e38:	2140      	movs	r1, #64	; 0x40
 8001e3a:	4650      	mov	r0, sl
 8001e3c:	f001 fe2e 	bl	8003a9c <_malloc_r>
 8001e40:	f8c9 0000 	str.w	r0, [r9]
 8001e44:	f8c9 0010 	str.w	r0, [r9, #16]
 8001e48:	b948      	cbnz	r0, 8001e5e <_svfprintf_r+0x52>
 8001e4a:	230c      	movs	r3, #12
 8001e4c:	f8ca 3000 	str.w	r3, [sl]
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295
 8001e54:	930b      	str	r3, [sp, #44]	; 0x2c
 8001e56:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001e58:	b03f      	add	sp, #252	; 0xfc
 8001e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e5e:	2340      	movs	r3, #64	; 0x40
 8001e60:	f8c9 3014 	str.w	r3, [r9, #20]
 8001e64:	2300      	movs	r3, #0
 8001e66:	ac2e      	add	r4, sp, #184	; 0xb8
 8001e68:	9421      	str	r4, [sp, #132]	; 0x84
 8001e6a:	9323      	str	r3, [sp, #140]	; 0x8c
 8001e6c:	9322      	str	r3, [sp, #136]	; 0x88
 8001e6e:	9509      	str	r5, [sp, #36]	; 0x24
 8001e70:	9307      	str	r3, [sp, #28]
 8001e72:	930d      	str	r3, [sp, #52]	; 0x34
 8001e74:	930e      	str	r3, [sp, #56]	; 0x38
 8001e76:	9315      	str	r3, [sp, #84]	; 0x54
 8001e78:	9314      	str	r3, [sp, #80]	; 0x50
 8001e7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8001e7c:	9312      	str	r3, [sp, #72]	; 0x48
 8001e7e:	9313      	str	r3, [sp, #76]	; 0x4c
 8001e80:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8001e82:	462b      	mov	r3, r5
 8001e84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e88:	b112      	cbz	r2, 8001e90 <_svfprintf_r+0x84>
 8001e8a:	2a25      	cmp	r2, #37	; 0x25
 8001e8c:	f040 8083 	bne.w	8001f96 <_svfprintf_r+0x18a>
 8001e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e92:	1aee      	subs	r6, r5, r3
 8001e94:	d00d      	beq.n	8001eb2 <_svfprintf_r+0xa6>
 8001e96:	e884 0048 	stmia.w	r4, {r3, r6}
 8001e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001e9c:	4433      	add	r3, r6
 8001e9e:	9323      	str	r3, [sp, #140]	; 0x8c
 8001ea0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	2b07      	cmp	r3, #7
 8001ea6:	9322      	str	r3, [sp, #136]	; 0x88
 8001ea8:	dc77      	bgt.n	8001f9a <_svfprintf_r+0x18e>
 8001eaa:	3408      	adds	r4, #8
 8001eac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001eae:	4433      	add	r3, r6
 8001eb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8001eb2:	782b      	ldrb	r3, [r5, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 8725 	beq.w	8002d04 <_svfprintf_r+0xef8>
 8001eba:	2300      	movs	r3, #0
 8001ebc:	1c69      	adds	r1, r5, #1
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	f04f 3bff 	mov.w	fp, #4294967295
 8001ec4:	461d      	mov	r5, r3
 8001ec6:	200a      	movs	r0, #10
 8001ec8:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8001ecc:	930c      	str	r3, [sp, #48]	; 0x30
 8001ece:	1c4e      	adds	r6, r1, #1
 8001ed0:	7809      	ldrb	r1, [r1, #0]
 8001ed2:	9609      	str	r6, [sp, #36]	; 0x24
 8001ed4:	9106      	str	r1, [sp, #24]
 8001ed6:	9906      	ldr	r1, [sp, #24]
 8001ed8:	3920      	subs	r1, #32
 8001eda:	2958      	cmp	r1, #88	; 0x58
 8001edc:	f200 8414 	bhi.w	8002708 <_svfprintf_r+0x8fc>
 8001ee0:	e8df f011 	tbh	[pc, r1, lsl #1]
 8001ee4:	041200a5 	.word	0x041200a5
 8001ee8:	00aa0412 	.word	0x00aa0412
 8001eec:	04120412 	.word	0x04120412
 8001ef0:	04120412 	.word	0x04120412
 8001ef4:	04120412 	.word	0x04120412
 8001ef8:	006500ad 	.word	0x006500ad
 8001efc:	00b50412 	.word	0x00b50412
 8001f00:	041200b8 	.word	0x041200b8
 8001f04:	00d800d5 	.word	0x00d800d5
 8001f08:	00d800d8 	.word	0x00d800d8
 8001f0c:	00d800d8 	.word	0x00d800d8
 8001f10:	00d800d8 	.word	0x00d800d8
 8001f14:	00d800d8 	.word	0x00d800d8
 8001f18:	04120412 	.word	0x04120412
 8001f1c:	04120412 	.word	0x04120412
 8001f20:	04120412 	.word	0x04120412
 8001f24:	04120412 	.word	0x04120412
 8001f28:	04120412 	.word	0x04120412
 8001f2c:	0122010c 	.word	0x0122010c
 8001f30:	01220412 	.word	0x01220412
 8001f34:	04120412 	.word	0x04120412
 8001f38:	04120412 	.word	0x04120412
 8001f3c:	041200eb 	.word	0x041200eb
 8001f40:	033c0412 	.word	0x033c0412
 8001f44:	04120412 	.word	0x04120412
 8001f48:	04120412 	.word	0x04120412
 8001f4c:	03a40412 	.word	0x03a40412
 8001f50:	04120412 	.word	0x04120412
 8001f54:	04120085 	.word	0x04120085
 8001f58:	04120412 	.word	0x04120412
 8001f5c:	04120412 	.word	0x04120412
 8001f60:	04120412 	.word	0x04120412
 8001f64:	04120412 	.word	0x04120412
 8001f68:	00fe0412 	.word	0x00fe0412
 8001f6c:	0122006b 	.word	0x0122006b
 8001f70:	01220122 	.word	0x01220122
 8001f74:	006b00ee 	.word	0x006b00ee
 8001f78:	04120412 	.word	0x04120412
 8001f7c:	041200f1 	.word	0x041200f1
 8001f80:	033e031e 	.word	0x033e031e
 8001f84:	00f80372 	.word	0x00f80372
 8001f88:	03830412 	.word	0x03830412
 8001f8c:	03a60412 	.word	0x03a60412
 8001f90:	04120412 	.word	0x04120412
 8001f94:	03be      	.short	0x03be
 8001f96:	461d      	mov	r5, r3
 8001f98:	e773      	b.n	8001e82 <_svfprintf_r+0x76>
 8001f9a:	aa21      	add	r2, sp, #132	; 0x84
 8001f9c:	4649      	mov	r1, r9
 8001f9e:	4650      	mov	r0, sl
 8001fa0:	f002 fa90 	bl	80044c4 <__ssprint_r>
 8001fa4:	2800      	cmp	r0, #0
 8001fa6:	f040 868e 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8001faa:	ac2e      	add	r4, sp, #184	; 0xb8
 8001fac:	e77e      	b.n	8001eac <_svfprintf_r+0xa0>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	222b      	movs	r2, #43	; 0x2b
 8001fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001fb4:	e78b      	b.n	8001ece <_svfprintf_r+0xc2>
 8001fb6:	460f      	mov	r7, r1
 8001fb8:	e7fb      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 8001fba:	b10b      	cbz	r3, 8001fc0 <_svfprintf_r+0x1b4>
 8001fbc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8001fc0:	06ae      	lsls	r6, r5, #26
 8001fc2:	f140 80a1 	bpl.w	8002108 <_svfprintf_r+0x2fc>
 8001fc6:	3707      	adds	r7, #7
 8001fc8:	f027 0707 	bic.w	r7, r7, #7
 8001fcc:	f107 0308 	add.w	r3, r7, #8
 8001fd0:	9308      	str	r3, [sp, #32]
 8001fd2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8001fd6:	2e00      	cmp	r6, #0
 8001fd8:	f177 0300 	sbcs.w	r3, r7, #0
 8001fdc:	da05      	bge.n	8001fea <_svfprintf_r+0x1de>
 8001fde:	232d      	movs	r3, #45	; 0x2d
 8001fe0:	4276      	negs	r6, r6
 8001fe2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8001fe6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8001fea:	2301      	movs	r3, #1
 8001fec:	e2c7      	b.n	800257e <_svfprintf_r+0x772>
 8001fee:	b10b      	cbz	r3, 8001ff4 <_svfprintf_r+0x1e8>
 8001ff0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8001ff4:	4ba0      	ldr	r3, [pc, #640]	; (8002278 <_svfprintf_r+0x46c>)
 8001ff6:	9315      	str	r3, [sp, #84]	; 0x54
 8001ff8:	06ab      	lsls	r3, r5, #26
 8001ffa:	f140 8336 	bpl.w	800266a <_svfprintf_r+0x85e>
 8001ffe:	3707      	adds	r7, #7
 8002000:	f027 0707 	bic.w	r7, r7, #7
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	9308      	str	r3, [sp, #32]
 800200a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800200e:	07e8      	lsls	r0, r5, #31
 8002010:	d50b      	bpl.n	800202a <_svfprintf_r+0x21e>
 8002012:	ea56 0307 	orrs.w	r3, r6, r7
 8002016:	d008      	beq.n	800202a <_svfprintf_r+0x21e>
 8002018:	2330      	movs	r3, #48	; 0x30
 800201a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800201e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002022:	f045 0502 	orr.w	r5, r5, #2
 8002026:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800202a:	2302      	movs	r3, #2
 800202c:	e2a4      	b.n	8002578 <_svfprintf_r+0x76c>
 800202e:	2a00      	cmp	r2, #0
 8002030:	d1bf      	bne.n	8001fb2 <_svfprintf_r+0x1a6>
 8002032:	2301      	movs	r3, #1
 8002034:	2220      	movs	r2, #32
 8002036:	e7bc      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 8002038:	f045 0501 	orr.w	r5, r5, #1
 800203c:	e7b9      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 800203e:	683e      	ldr	r6, [r7, #0]
 8002040:	1d39      	adds	r1, r7, #4
 8002042:	2e00      	cmp	r6, #0
 8002044:	960c      	str	r6, [sp, #48]	; 0x30
 8002046:	dab6      	bge.n	8001fb6 <_svfprintf_r+0x1aa>
 8002048:	460f      	mov	r7, r1
 800204a:	4276      	negs	r6, r6
 800204c:	960c      	str	r6, [sp, #48]	; 0x30
 800204e:	f045 0504 	orr.w	r5, r5, #4
 8002052:	e7ae      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 8002054:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002056:	1c4e      	adds	r6, r1, #1
 8002058:	7809      	ldrb	r1, [r1, #0]
 800205a:	292a      	cmp	r1, #42	; 0x2a
 800205c:	9106      	str	r1, [sp, #24]
 800205e:	d010      	beq.n	8002082 <_svfprintf_r+0x276>
 8002060:	f04f 0b00 	mov.w	fp, #0
 8002064:	9609      	str	r6, [sp, #36]	; 0x24
 8002066:	9906      	ldr	r1, [sp, #24]
 8002068:	3930      	subs	r1, #48	; 0x30
 800206a:	2909      	cmp	r1, #9
 800206c:	f63f af33 	bhi.w	8001ed6 <_svfprintf_r+0xca>
 8002070:	fb00 1b0b 	mla	fp, r0, fp, r1
 8002074:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002076:	460e      	mov	r6, r1
 8002078:	f816 1b01 	ldrb.w	r1, [r6], #1
 800207c:	9106      	str	r1, [sp, #24]
 800207e:	9609      	str	r6, [sp, #36]	; 0x24
 8002080:	e7f1      	b.n	8002066 <_svfprintf_r+0x25a>
 8002082:	6839      	ldr	r1, [r7, #0]
 8002084:	9609      	str	r6, [sp, #36]	; 0x24
 8002086:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800208a:	3704      	adds	r7, #4
 800208c:	e791      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 800208e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002092:	e78e      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 8002094:	2100      	movs	r1, #0
 8002096:	910c      	str	r1, [sp, #48]	; 0x30
 8002098:	9906      	ldr	r1, [sp, #24]
 800209a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800209c:	3930      	subs	r1, #48	; 0x30
 800209e:	fb00 1106 	mla	r1, r0, r6, r1
 80020a2:	910c      	str	r1, [sp, #48]	; 0x30
 80020a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020a6:	460e      	mov	r6, r1
 80020a8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80020ac:	9106      	str	r1, [sp, #24]
 80020ae:	9906      	ldr	r1, [sp, #24]
 80020b0:	9609      	str	r6, [sp, #36]	; 0x24
 80020b2:	3930      	subs	r1, #48	; 0x30
 80020b4:	2909      	cmp	r1, #9
 80020b6:	d9ef      	bls.n	8002098 <_svfprintf_r+0x28c>
 80020b8:	e70d      	b.n	8001ed6 <_svfprintf_r+0xca>
 80020ba:	f045 0508 	orr.w	r5, r5, #8
 80020be:	e778      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 80020c0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80020c4:	e775      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 80020c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020c8:	7809      	ldrb	r1, [r1, #0]
 80020ca:	296c      	cmp	r1, #108	; 0x6c
 80020cc:	d105      	bne.n	80020da <_svfprintf_r+0x2ce>
 80020ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020d0:	3101      	adds	r1, #1
 80020d2:	9109      	str	r1, [sp, #36]	; 0x24
 80020d4:	f045 0520 	orr.w	r5, r5, #32
 80020d8:	e76b      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 80020da:	f045 0510 	orr.w	r5, r5, #16
 80020de:	e768      	b.n	8001fb2 <_svfprintf_r+0x1a6>
 80020e0:	2600      	movs	r6, #0
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	9308      	str	r3, [sp, #32]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80020ec:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80020f0:	f04f 0b01 	mov.w	fp, #1
 80020f4:	4637      	mov	r7, r6
 80020f6:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80020fa:	e11c      	b.n	8002336 <_svfprintf_r+0x52a>
 80020fc:	b10b      	cbz	r3, 8002102 <_svfprintf_r+0x2f6>
 80020fe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002102:	f045 0510 	orr.w	r5, r5, #16
 8002106:	e75b      	b.n	8001fc0 <_svfprintf_r+0x1b4>
 8002108:	f015 0f10 	tst.w	r5, #16
 800210c:	f107 0304 	add.w	r3, r7, #4
 8002110:	d003      	beq.n	800211a <_svfprintf_r+0x30e>
 8002112:	683e      	ldr	r6, [r7, #0]
 8002114:	9308      	str	r3, [sp, #32]
 8002116:	17f7      	asrs	r7, r6, #31
 8002118:	e75d      	b.n	8001fd6 <_svfprintf_r+0x1ca>
 800211a:	683e      	ldr	r6, [r7, #0]
 800211c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002120:	9308      	str	r3, [sp, #32]
 8002122:	bf18      	it	ne
 8002124:	b236      	sxthne	r6, r6
 8002126:	e7f6      	b.n	8002116 <_svfprintf_r+0x30a>
 8002128:	b10b      	cbz	r3, 800212e <_svfprintf_r+0x322>
 800212a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800212e:	3707      	adds	r7, #7
 8002130:	f027 0707 	bic.w	r7, r7, #7
 8002134:	f107 0308 	add.w	r3, r7, #8
 8002138:	9308      	str	r3, [sp, #32]
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	f04f 32ff 	mov.w	r2, #4294967295
 8002140:	930d      	str	r3, [sp, #52]	; 0x34
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002146:	930e      	str	r3, [sp, #56]	; 0x38
 8002148:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800214a:	4638      	mov	r0, r7
 800214c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8002150:	4631      	mov	r1, r6
 8002152:	4b4a      	ldr	r3, [pc, #296]	; (800227c <_svfprintf_r+0x470>)
 8002154:	f7fe fc56 	bl	8000a04 <__aeabi_dcmpun>
 8002158:	2800      	cmp	r0, #0
 800215a:	f040 85dc 	bne.w	8002d16 <_svfprintf_r+0xf0a>
 800215e:	f04f 32ff 	mov.w	r2, #4294967295
 8002162:	4b46      	ldr	r3, [pc, #280]	; (800227c <_svfprintf_r+0x470>)
 8002164:	4638      	mov	r0, r7
 8002166:	4631      	mov	r1, r6
 8002168:	f7fe fc2e 	bl	80009c8 <__aeabi_dcmple>
 800216c:	2800      	cmp	r0, #0
 800216e:	f040 85d2 	bne.w	8002d16 <_svfprintf_r+0xf0a>
 8002172:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002174:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002176:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002178:	990e      	ldr	r1, [sp, #56]	; 0x38
 800217a:	f7fe fc1b 	bl	80009b4 <__aeabi_dcmplt>
 800217e:	b110      	cbz	r0, 8002186 <_svfprintf_r+0x37a>
 8002180:	232d      	movs	r3, #45	; 0x2d
 8002182:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8002186:	4b3e      	ldr	r3, [pc, #248]	; (8002280 <_svfprintf_r+0x474>)
 8002188:	4a3e      	ldr	r2, [pc, #248]	; (8002284 <_svfprintf_r+0x478>)
 800218a:	9906      	ldr	r1, [sp, #24]
 800218c:	f04f 0b03 	mov.w	fp, #3
 8002190:	2947      	cmp	r1, #71	; 0x47
 8002192:	bfcc      	ite	gt
 8002194:	4690      	movgt	r8, r2
 8002196:	4698      	movle	r8, r3
 8002198:	2600      	movs	r6, #0
 800219a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800219e:	4637      	mov	r7, r6
 80021a0:	e0c9      	b.n	8002336 <_svfprintf_r+0x52a>
 80021a2:	f1bb 3fff 	cmp.w	fp, #4294967295
 80021a6:	d026      	beq.n	80021f6 <_svfprintf_r+0x3ea>
 80021a8:	9b06      	ldr	r3, [sp, #24]
 80021aa:	f023 0320 	bic.w	r3, r3, #32
 80021ae:	2b47      	cmp	r3, #71	; 0x47
 80021b0:	d104      	bne.n	80021bc <_svfprintf_r+0x3b0>
 80021b2:	f1bb 0f00 	cmp.w	fp, #0
 80021b6:	bf08      	it	eq
 80021b8:	f04f 0b01 	moveq.w	fp, #1
 80021bc:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80021c0:	9317      	str	r3, [sp, #92]	; 0x5c
 80021c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80021c4:	1e1f      	subs	r7, r3, #0
 80021c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80021c8:	bfa8      	it	ge
 80021ca:	9710      	strge	r7, [sp, #64]	; 0x40
 80021cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80021ce:	bfbd      	ittte	lt
 80021d0:	463b      	movlt	r3, r7
 80021d2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80021d6:	9310      	strlt	r3, [sp, #64]	; 0x40
 80021d8:	2300      	movge	r3, #0
 80021da:	bfb8      	it	lt
 80021dc:	232d      	movlt	r3, #45	; 0x2d
 80021de:	9316      	str	r3, [sp, #88]	; 0x58
 80021e0:	9b06      	ldr	r3, [sp, #24]
 80021e2:	f023 0720 	bic.w	r7, r3, #32
 80021e6:	2f46      	cmp	r7, #70	; 0x46
 80021e8:	d008      	beq.n	80021fc <_svfprintf_r+0x3f0>
 80021ea:	2f45      	cmp	r7, #69	; 0x45
 80021ec:	d142      	bne.n	8002274 <_svfprintf_r+0x468>
 80021ee:	f10b 0601 	add.w	r6, fp, #1
 80021f2:	2302      	movs	r3, #2
 80021f4:	e004      	b.n	8002200 <_svfprintf_r+0x3f4>
 80021f6:	f04f 0b06 	mov.w	fp, #6
 80021fa:	e7df      	b.n	80021bc <_svfprintf_r+0x3b0>
 80021fc:	465e      	mov	r6, fp
 80021fe:	2303      	movs	r3, #3
 8002200:	aa1f      	add	r2, sp, #124	; 0x7c
 8002202:	9204      	str	r2, [sp, #16]
 8002204:	aa1c      	add	r2, sp, #112	; 0x70
 8002206:	9203      	str	r2, [sp, #12]
 8002208:	aa1b      	add	r2, sp, #108	; 0x6c
 800220a:	9202      	str	r2, [sp, #8]
 800220c:	e88d 0048 	stmia.w	sp, {r3, r6}
 8002210:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002212:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002214:	4650      	mov	r0, sl
 8002216:	f000 fe57 	bl	8002ec8 <_dtoa_r>
 800221a:	2f47      	cmp	r7, #71	; 0x47
 800221c:	4680      	mov	r8, r0
 800221e:	d102      	bne.n	8002226 <_svfprintf_r+0x41a>
 8002220:	07e8      	lsls	r0, r5, #31
 8002222:	f140 8585 	bpl.w	8002d30 <_svfprintf_r+0xf24>
 8002226:	eb08 0306 	add.w	r3, r8, r6
 800222a:	2f46      	cmp	r7, #70	; 0x46
 800222c:	9307      	str	r3, [sp, #28]
 800222e:	d111      	bne.n	8002254 <_svfprintf_r+0x448>
 8002230:	f898 3000 	ldrb.w	r3, [r8]
 8002234:	2b30      	cmp	r3, #48	; 0x30
 8002236:	d109      	bne.n	800224c <_svfprintf_r+0x440>
 8002238:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800223a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800223c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800223e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8002240:	f7fe fbae 	bl	80009a0 <__aeabi_dcmpeq>
 8002244:	b910      	cbnz	r0, 800224c <_svfprintf_r+0x440>
 8002246:	f1c6 0601 	rsb	r6, r6, #1
 800224a:	961b      	str	r6, [sp, #108]	; 0x6c
 800224c:	9a07      	ldr	r2, [sp, #28]
 800224e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002250:	441a      	add	r2, r3
 8002252:	9207      	str	r2, [sp, #28]
 8002254:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002256:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002258:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800225a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800225c:	f7fe fba0 	bl	80009a0 <__aeabi_dcmpeq>
 8002260:	b990      	cbnz	r0, 8002288 <_svfprintf_r+0x47c>
 8002262:	2230      	movs	r2, #48	; 0x30
 8002264:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002266:	9907      	ldr	r1, [sp, #28]
 8002268:	4299      	cmp	r1, r3
 800226a:	d90f      	bls.n	800228c <_svfprintf_r+0x480>
 800226c:	1c59      	adds	r1, r3, #1
 800226e:	911f      	str	r1, [sp, #124]	; 0x7c
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	e7f7      	b.n	8002264 <_svfprintf_r+0x458>
 8002274:	465e      	mov	r6, fp
 8002276:	e7bc      	b.n	80021f2 <_svfprintf_r+0x3e6>
 8002278:	08004c22 	.word	0x08004c22
 800227c:	7fefffff 	.word	0x7fefffff
 8002280:	08004c12 	.word	0x08004c12
 8002284:	08004c16 	.word	0x08004c16
 8002288:	9b07      	ldr	r3, [sp, #28]
 800228a:	931f      	str	r3, [sp, #124]	; 0x7c
 800228c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800228e:	2f47      	cmp	r7, #71	; 0x47
 8002290:	eba3 0308 	sub.w	r3, r3, r8
 8002294:	9307      	str	r3, [sp, #28]
 8002296:	f040 8100 	bne.w	800249a <_svfprintf_r+0x68e>
 800229a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800229c:	1cd9      	adds	r1, r3, #3
 800229e:	db02      	blt.n	80022a6 <_svfprintf_r+0x49a>
 80022a0:	459b      	cmp	fp, r3
 80022a2:	f280 8126 	bge.w	80024f2 <_svfprintf_r+0x6e6>
 80022a6:	9b06      	ldr	r3, [sp, #24]
 80022a8:	3b02      	subs	r3, #2
 80022aa:	9306      	str	r3, [sp, #24]
 80022ac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80022ae:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80022b2:	1e53      	subs	r3, r2, #1
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bfa8      	it	ge
 80022b8:	222b      	movge	r2, #43	; 0x2b
 80022ba:	931b      	str	r3, [sp, #108]	; 0x6c
 80022bc:	bfbc      	itt	lt
 80022be:	f1c2 0301 	rsblt	r3, r2, #1
 80022c2:	222d      	movlt	r2, #45	; 0x2d
 80022c4:	2b09      	cmp	r3, #9
 80022c6:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80022ca:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80022ce:	f340 8100 	ble.w	80024d2 <_svfprintf_r+0x6c6>
 80022d2:	260a      	movs	r6, #10
 80022d4:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80022d8:	fb93 f0f6 	sdiv	r0, r3, r6
 80022dc:	fb06 3310 	mls	r3, r6, r0, r3
 80022e0:	2809      	cmp	r0, #9
 80022e2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80022e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80022ea:	f102 31ff 	add.w	r1, r2, #4294967295
 80022ee:	4603      	mov	r3, r0
 80022f0:	f300 80e8 	bgt.w	80024c4 <_svfprintf_r+0x6b8>
 80022f4:	3330      	adds	r3, #48	; 0x30
 80022f6:	f801 3c01 	strb.w	r3, [r1, #-1]
 80022fa:	3a02      	subs	r2, #2
 80022fc:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8002300:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8002304:	4282      	cmp	r2, r0
 8002306:	4619      	mov	r1, r3
 8002308:	f0c0 80de 	bcc.w	80024c8 <_svfprintf_r+0x6bc>
 800230c:	9a07      	ldr	r2, [sp, #28]
 800230e:	ab1d      	add	r3, sp, #116	; 0x74
 8002310:	1acb      	subs	r3, r1, r3
 8002312:	2a01      	cmp	r2, #1
 8002314:	9314      	str	r3, [sp, #80]	; 0x50
 8002316:	eb03 0b02 	add.w	fp, r3, r2
 800231a:	dc02      	bgt.n	8002322 <_svfprintf_r+0x516>
 800231c:	f015 0701 	ands.w	r7, r5, #1
 8002320:	d002      	beq.n	8002328 <_svfprintf_r+0x51c>
 8002322:	2700      	movs	r7, #0
 8002324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002326:	449b      	add	fp, r3
 8002328:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800232a:	b113      	cbz	r3, 8002332 <_svfprintf_r+0x526>
 800232c:	232d      	movs	r3, #45	; 0x2d
 800232e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8002332:	2600      	movs	r6, #0
 8002334:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8002336:	455e      	cmp	r6, fp
 8002338:	4633      	mov	r3, r6
 800233a:	bfb8      	it	lt
 800233c:	465b      	movlt	r3, fp
 800233e:	930f      	str	r3, [sp, #60]	; 0x3c
 8002340:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8002344:	b113      	cbz	r3, 800234c <_svfprintf_r+0x540>
 8002346:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002348:	3301      	adds	r3, #1
 800234a:	930f      	str	r3, [sp, #60]	; 0x3c
 800234c:	f015 0302 	ands.w	r3, r5, #2
 8002350:	9316      	str	r3, [sp, #88]	; 0x58
 8002352:	bf1e      	ittt	ne
 8002354:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8002356:	3302      	addne	r3, #2
 8002358:	930f      	strne	r3, [sp, #60]	; 0x3c
 800235a:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800235e:	9317      	str	r3, [sp, #92]	; 0x5c
 8002360:	d118      	bne.n	8002394 <_svfprintf_r+0x588>
 8002362:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002364:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002366:	1a9b      	subs	r3, r3, r2
 8002368:	2b00      	cmp	r3, #0
 800236a:	9310      	str	r3, [sp, #64]	; 0x40
 800236c:	dd12      	ble.n	8002394 <_svfprintf_r+0x588>
 800236e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002370:	2b10      	cmp	r3, #16
 8002372:	4bab      	ldr	r3, [pc, #684]	; (8002620 <_svfprintf_r+0x814>)
 8002374:	6023      	str	r3, [r4, #0]
 8002376:	f300 81d9 	bgt.w	800272c <_svfprintf_r+0x920>
 800237a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800237c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800237e:	6063      	str	r3, [r4, #4]
 8002380:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002382:	4413      	add	r3, r2
 8002384:	9323      	str	r3, [sp, #140]	; 0x8c
 8002386:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002388:	3301      	adds	r3, #1
 800238a:	2b07      	cmp	r3, #7
 800238c:	9322      	str	r3, [sp, #136]	; 0x88
 800238e:	f300 81e6 	bgt.w	800275e <_svfprintf_r+0x952>
 8002392:	3408      	adds	r4, #8
 8002394:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8002398:	b173      	cbz	r3, 80023b8 <_svfprintf_r+0x5ac>
 800239a:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800239e:	6023      	str	r3, [r4, #0]
 80023a0:	2301      	movs	r3, #1
 80023a2:	6063      	str	r3, [r4, #4]
 80023a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80023a6:	3301      	adds	r3, #1
 80023a8:	9323      	str	r3, [sp, #140]	; 0x8c
 80023aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80023ac:	3301      	adds	r3, #1
 80023ae:	2b07      	cmp	r3, #7
 80023b0:	9322      	str	r3, [sp, #136]	; 0x88
 80023b2:	f300 81de 	bgt.w	8002772 <_svfprintf_r+0x966>
 80023b6:	3408      	adds	r4, #8
 80023b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80023ba:	b16b      	cbz	r3, 80023d8 <_svfprintf_r+0x5cc>
 80023bc:	ab1a      	add	r3, sp, #104	; 0x68
 80023be:	6023      	str	r3, [r4, #0]
 80023c0:	2302      	movs	r3, #2
 80023c2:	6063      	str	r3, [r4, #4]
 80023c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80023c6:	3302      	adds	r3, #2
 80023c8:	9323      	str	r3, [sp, #140]	; 0x8c
 80023ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80023cc:	3301      	adds	r3, #1
 80023ce:	2b07      	cmp	r3, #7
 80023d0:	9322      	str	r3, [sp, #136]	; 0x88
 80023d2:	f300 81d8 	bgt.w	8002786 <_svfprintf_r+0x97a>
 80023d6:	3408      	adds	r4, #8
 80023d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80023da:	2b80      	cmp	r3, #128	; 0x80
 80023dc:	d118      	bne.n	8002410 <_svfprintf_r+0x604>
 80023de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80023e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80023e2:	1a9b      	subs	r3, r3, r2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	9310      	str	r3, [sp, #64]	; 0x40
 80023e8:	dd12      	ble.n	8002410 <_svfprintf_r+0x604>
 80023ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80023ec:	2b10      	cmp	r3, #16
 80023ee:	4b8d      	ldr	r3, [pc, #564]	; (8002624 <_svfprintf_r+0x818>)
 80023f0:	6023      	str	r3, [r4, #0]
 80023f2:	f300 81d2 	bgt.w	800279a <_svfprintf_r+0x98e>
 80023f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80023f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80023fa:	6063      	str	r3, [r4, #4]
 80023fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80023fe:	4413      	add	r3, r2
 8002400:	9323      	str	r3, [sp, #140]	; 0x8c
 8002402:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002404:	3301      	adds	r3, #1
 8002406:	2b07      	cmp	r3, #7
 8002408:	9322      	str	r3, [sp, #136]	; 0x88
 800240a:	f300 81df 	bgt.w	80027cc <_svfprintf_r+0x9c0>
 800240e:	3408      	adds	r4, #8
 8002410:	eba6 060b 	sub.w	r6, r6, fp
 8002414:	2e00      	cmp	r6, #0
 8002416:	dd0f      	ble.n	8002438 <_svfprintf_r+0x62c>
 8002418:	4b82      	ldr	r3, [pc, #520]	; (8002624 <_svfprintf_r+0x818>)
 800241a:	2e10      	cmp	r6, #16
 800241c:	6023      	str	r3, [r4, #0]
 800241e:	f300 81df 	bgt.w	80027e0 <_svfprintf_r+0x9d4>
 8002422:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002424:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8002426:	3301      	adds	r3, #1
 8002428:	6066      	str	r6, [r4, #4]
 800242a:	2b07      	cmp	r3, #7
 800242c:	4406      	add	r6, r0
 800242e:	9623      	str	r6, [sp, #140]	; 0x8c
 8002430:	9322      	str	r3, [sp, #136]	; 0x88
 8002432:	f300 81ec 	bgt.w	800280e <_svfprintf_r+0xa02>
 8002436:	3408      	adds	r4, #8
 8002438:	05eb      	lsls	r3, r5, #23
 800243a:	f100 81f2 	bmi.w	8002822 <_svfprintf_r+0xa16>
 800243e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002440:	e884 0900 	stmia.w	r4, {r8, fp}
 8002444:	445b      	add	r3, fp
 8002446:	9323      	str	r3, [sp, #140]	; 0x8c
 8002448:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800244a:	3301      	adds	r3, #1
 800244c:	2b07      	cmp	r3, #7
 800244e:	9322      	str	r3, [sp, #136]	; 0x88
 8002450:	f340 8419 	ble.w	8002c86 <_svfprintf_r+0xe7a>
 8002454:	aa21      	add	r2, sp, #132	; 0x84
 8002456:	4649      	mov	r1, r9
 8002458:	4650      	mov	r0, sl
 800245a:	f002 f833 	bl	80044c4 <__ssprint_r>
 800245e:	2800      	cmp	r0, #0
 8002460:	f040 8431 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002464:	ac2e      	add	r4, sp, #184	; 0xb8
 8002466:	076b      	lsls	r3, r5, #29
 8002468:	f100 8410 	bmi.w	8002c8c <_svfprintf_r+0xe80>
 800246c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800246e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002470:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002472:	428a      	cmp	r2, r1
 8002474:	bfac      	ite	ge
 8002476:	189b      	addge	r3, r3, r2
 8002478:	185b      	addlt	r3, r3, r1
 800247a:	930b      	str	r3, [sp, #44]	; 0x2c
 800247c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800247e:	b13b      	cbz	r3, 8002490 <_svfprintf_r+0x684>
 8002480:	aa21      	add	r2, sp, #132	; 0x84
 8002482:	4649      	mov	r1, r9
 8002484:	4650      	mov	r0, sl
 8002486:	f002 f81d 	bl	80044c4 <__ssprint_r>
 800248a:	2800      	cmp	r0, #0
 800248c:	f040 841b 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002490:	2300      	movs	r3, #0
 8002492:	9f08      	ldr	r7, [sp, #32]
 8002494:	9322      	str	r3, [sp, #136]	; 0x88
 8002496:	ac2e      	add	r4, sp, #184	; 0xb8
 8002498:	e4f2      	b.n	8001e80 <_svfprintf_r+0x74>
 800249a:	9b06      	ldr	r3, [sp, #24]
 800249c:	2b65      	cmp	r3, #101	; 0x65
 800249e:	f77f af05 	ble.w	80022ac <_svfprintf_r+0x4a0>
 80024a2:	9b06      	ldr	r3, [sp, #24]
 80024a4:	2b66      	cmp	r3, #102	; 0x66
 80024a6:	d124      	bne.n	80024f2 <_svfprintf_r+0x6e6>
 80024a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	dd19      	ble.n	80024e2 <_svfprintf_r+0x6d6>
 80024ae:	f1bb 0f00 	cmp.w	fp, #0
 80024b2:	d101      	bne.n	80024b8 <_svfprintf_r+0x6ac>
 80024b4:	07ea      	lsls	r2, r5, #31
 80024b6:	d502      	bpl.n	80024be <_svfprintf_r+0x6b2>
 80024b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80024ba:	4413      	add	r3, r2
 80024bc:	445b      	add	r3, fp
 80024be:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80024c0:	469b      	mov	fp, r3
 80024c2:	e731      	b.n	8002328 <_svfprintf_r+0x51c>
 80024c4:	460a      	mov	r2, r1
 80024c6:	e707      	b.n	80022d8 <_svfprintf_r+0x4cc>
 80024c8:	f812 1b01 	ldrb.w	r1, [r2], #1
 80024cc:	f803 1b01 	strb.w	r1, [r3], #1
 80024d0:	e718      	b.n	8002304 <_svfprintf_r+0x4f8>
 80024d2:	2230      	movs	r2, #48	; 0x30
 80024d4:	4413      	add	r3, r2
 80024d6:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80024da:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80024de:	a91e      	add	r1, sp, #120	; 0x78
 80024e0:	e714      	b.n	800230c <_svfprintf_r+0x500>
 80024e2:	f1bb 0f00 	cmp.w	fp, #0
 80024e6:	d101      	bne.n	80024ec <_svfprintf_r+0x6e0>
 80024e8:	07eb      	lsls	r3, r5, #31
 80024ea:	d515      	bpl.n	8002518 <_svfprintf_r+0x70c>
 80024ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80024ee:	3301      	adds	r3, #1
 80024f0:	e7e4      	b.n	80024bc <_svfprintf_r+0x6b0>
 80024f2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80024f4:	9b07      	ldr	r3, [sp, #28]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	db06      	blt.n	8002508 <_svfprintf_r+0x6fc>
 80024fa:	07ef      	lsls	r7, r5, #31
 80024fc:	d50e      	bpl.n	800251c <_svfprintf_r+0x710>
 80024fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002500:	4413      	add	r3, r2
 8002502:	2267      	movs	r2, #103	; 0x67
 8002504:	9206      	str	r2, [sp, #24]
 8002506:	e7da      	b.n	80024be <_svfprintf_r+0x6b2>
 8002508:	9b07      	ldr	r3, [sp, #28]
 800250a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800250c:	2a00      	cmp	r2, #0
 800250e:	440b      	add	r3, r1
 8002510:	dcf7      	bgt.n	8002502 <_svfprintf_r+0x6f6>
 8002512:	f1c2 0201 	rsb	r2, r2, #1
 8002516:	e7f3      	b.n	8002500 <_svfprintf_r+0x6f4>
 8002518:	2301      	movs	r3, #1
 800251a:	e7d0      	b.n	80024be <_svfprintf_r+0x6b2>
 800251c:	4613      	mov	r3, r2
 800251e:	e7f0      	b.n	8002502 <_svfprintf_r+0x6f6>
 8002520:	b10b      	cbz	r3, 8002526 <_svfprintf_r+0x71a>
 8002522:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002526:	f015 0f20 	tst.w	r5, #32
 800252a:	f107 0304 	add.w	r3, r7, #4
 800252e:	d008      	beq.n	8002542 <_svfprintf_r+0x736>
 8002530:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	17ce      	asrs	r6, r1, #31
 8002536:	4608      	mov	r0, r1
 8002538:	4631      	mov	r1, r6
 800253a:	e9c2 0100 	strd	r0, r1, [r2]
 800253e:	461f      	mov	r7, r3
 8002540:	e49e      	b.n	8001e80 <_svfprintf_r+0x74>
 8002542:	06ee      	lsls	r6, r5, #27
 8002544:	d503      	bpl.n	800254e <_svfprintf_r+0x742>
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800254a:	6011      	str	r1, [r2, #0]
 800254c:	e7f7      	b.n	800253e <_svfprintf_r+0x732>
 800254e:	0668      	lsls	r0, r5, #25
 8002550:	d5f9      	bpl.n	8002546 <_svfprintf_r+0x73a>
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8002558:	8011      	strh	r1, [r2, #0]
 800255a:	e7f0      	b.n	800253e <_svfprintf_r+0x732>
 800255c:	f045 0510 	orr.w	r5, r5, #16
 8002560:	f015 0320 	ands.w	r3, r5, #32
 8002564:	d022      	beq.n	80025ac <_svfprintf_r+0x7a0>
 8002566:	3707      	adds	r7, #7
 8002568:	f027 0707 	bic.w	r7, r7, #7
 800256c:	f107 0308 	add.w	r3, r7, #8
 8002570:	9308      	str	r3, [sp, #32]
 8002572:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002576:	2300      	movs	r3, #0
 8002578:	2200      	movs	r2, #0
 800257a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800257e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8002582:	f000 83db 	beq.w	8002d3c <_svfprintf_r+0xf30>
 8002586:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800258a:	920f      	str	r2, [sp, #60]	; 0x3c
 800258c:	ea56 0207 	orrs.w	r2, r6, r7
 8002590:	f040 83d9 	bne.w	8002d46 <_svfprintf_r+0xf3a>
 8002594:	f1bb 0f00 	cmp.w	fp, #0
 8002598:	f000 80aa 	beq.w	80026f0 <_svfprintf_r+0x8e4>
 800259c:	2b01      	cmp	r3, #1
 800259e:	d076      	beq.n	800268e <_svfprintf_r+0x882>
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	f000 8091 	beq.w	80026c8 <_svfprintf_r+0x8bc>
 80025a6:	2600      	movs	r6, #0
 80025a8:	2700      	movs	r7, #0
 80025aa:	e3d2      	b.n	8002d52 <_svfprintf_r+0xf46>
 80025ac:	1d3a      	adds	r2, r7, #4
 80025ae:	f015 0110 	ands.w	r1, r5, #16
 80025b2:	9208      	str	r2, [sp, #32]
 80025b4:	d002      	beq.n	80025bc <_svfprintf_r+0x7b0>
 80025b6:	683e      	ldr	r6, [r7, #0]
 80025b8:	2700      	movs	r7, #0
 80025ba:	e7dd      	b.n	8002578 <_svfprintf_r+0x76c>
 80025bc:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80025c0:	d0f9      	beq.n	80025b6 <_svfprintf_r+0x7aa>
 80025c2:	883e      	ldrh	r6, [r7, #0]
 80025c4:	2700      	movs	r7, #0
 80025c6:	e7d6      	b.n	8002576 <_svfprintf_r+0x76a>
 80025c8:	1d3b      	adds	r3, r7, #4
 80025ca:	9308      	str	r3, [sp, #32]
 80025cc:	2330      	movs	r3, #48	; 0x30
 80025ce:	2278      	movs	r2, #120	; 0x78
 80025d0:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80025d4:	4b14      	ldr	r3, [pc, #80]	; (8002628 <_svfprintf_r+0x81c>)
 80025d6:	683e      	ldr	r6, [r7, #0]
 80025d8:	9315      	str	r3, [sp, #84]	; 0x54
 80025da:	2700      	movs	r7, #0
 80025dc:	f045 0502 	orr.w	r5, r5, #2
 80025e0:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80025e4:	2302      	movs	r3, #2
 80025e6:	9206      	str	r2, [sp, #24]
 80025e8:	e7c6      	b.n	8002578 <_svfprintf_r+0x76c>
 80025ea:	2600      	movs	r6, #0
 80025ec:	1d3b      	adds	r3, r7, #4
 80025ee:	f1bb 3fff 	cmp.w	fp, #4294967295
 80025f2:	9308      	str	r3, [sp, #32]
 80025f4:	f8d7 8000 	ldr.w	r8, [r7]
 80025f8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80025fc:	d00a      	beq.n	8002614 <_svfprintf_r+0x808>
 80025fe:	465a      	mov	r2, fp
 8002600:	4631      	mov	r1, r6
 8002602:	4640      	mov	r0, r8
 8002604:	f001 fc56 	bl	8003eb4 <memchr>
 8002608:	2800      	cmp	r0, #0
 800260a:	f000 808d 	beq.w	8002728 <_svfprintf_r+0x91c>
 800260e:	eba0 0b08 	sub.w	fp, r0, r8
 8002612:	e5c4      	b.n	800219e <_svfprintf_r+0x392>
 8002614:	4640      	mov	r0, r8
 8002616:	f7fd fd9b 	bl	8000150 <strlen>
 800261a:	4683      	mov	fp, r0
 800261c:	e5bf      	b.n	800219e <_svfprintf_r+0x392>
 800261e:	bf00      	nop
 8002620:	08004c46 	.word	0x08004c46
 8002624:	08004c56 	.word	0x08004c56
 8002628:	08004c33 	.word	0x08004c33
 800262c:	f045 0510 	orr.w	r5, r5, #16
 8002630:	06a9      	lsls	r1, r5, #26
 8002632:	d509      	bpl.n	8002648 <_svfprintf_r+0x83c>
 8002634:	3707      	adds	r7, #7
 8002636:	f027 0707 	bic.w	r7, r7, #7
 800263a:	f107 0308 	add.w	r3, r7, #8
 800263e:	9308      	str	r3, [sp, #32]
 8002640:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002644:	2301      	movs	r3, #1
 8002646:	e797      	b.n	8002578 <_svfprintf_r+0x76c>
 8002648:	1d3b      	adds	r3, r7, #4
 800264a:	f015 0f10 	tst.w	r5, #16
 800264e:	9308      	str	r3, [sp, #32]
 8002650:	d001      	beq.n	8002656 <_svfprintf_r+0x84a>
 8002652:	683e      	ldr	r6, [r7, #0]
 8002654:	e002      	b.n	800265c <_svfprintf_r+0x850>
 8002656:	066a      	lsls	r2, r5, #25
 8002658:	d5fb      	bpl.n	8002652 <_svfprintf_r+0x846>
 800265a:	883e      	ldrh	r6, [r7, #0]
 800265c:	2700      	movs	r7, #0
 800265e:	e7f1      	b.n	8002644 <_svfprintf_r+0x838>
 8002660:	b10b      	cbz	r3, 8002666 <_svfprintf_r+0x85a>
 8002662:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002666:	4ba3      	ldr	r3, [pc, #652]	; (80028f4 <_svfprintf_r+0xae8>)
 8002668:	e4c5      	b.n	8001ff6 <_svfprintf_r+0x1ea>
 800266a:	1d3b      	adds	r3, r7, #4
 800266c:	f015 0f10 	tst.w	r5, #16
 8002670:	9308      	str	r3, [sp, #32]
 8002672:	d001      	beq.n	8002678 <_svfprintf_r+0x86c>
 8002674:	683e      	ldr	r6, [r7, #0]
 8002676:	e002      	b.n	800267e <_svfprintf_r+0x872>
 8002678:	066e      	lsls	r6, r5, #25
 800267a:	d5fb      	bpl.n	8002674 <_svfprintf_r+0x868>
 800267c:	883e      	ldrh	r6, [r7, #0]
 800267e:	2700      	movs	r7, #0
 8002680:	e4c5      	b.n	800200e <_svfprintf_r+0x202>
 8002682:	4643      	mov	r3, r8
 8002684:	e366      	b.n	8002d54 <_svfprintf_r+0xf48>
 8002686:	2f00      	cmp	r7, #0
 8002688:	bf08      	it	eq
 800268a:	2e0a      	cmpeq	r6, #10
 800268c:	d205      	bcs.n	800269a <_svfprintf_r+0x88e>
 800268e:	3630      	adds	r6, #48	; 0x30
 8002690:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8002694:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002698:	e377      	b.n	8002d8a <_svfprintf_r+0xf7e>
 800269a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800269e:	4630      	mov	r0, r6
 80026a0:	4639      	mov	r1, r7
 80026a2:	220a      	movs	r2, #10
 80026a4:	2300      	movs	r3, #0
 80026a6:	f7fe f9eb 	bl	8000a80 <__aeabi_uldivmod>
 80026aa:	3230      	adds	r2, #48	; 0x30
 80026ac:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80026b0:	2300      	movs	r3, #0
 80026b2:	4630      	mov	r0, r6
 80026b4:	4639      	mov	r1, r7
 80026b6:	220a      	movs	r2, #10
 80026b8:	f7fe f9e2 	bl	8000a80 <__aeabi_uldivmod>
 80026bc:	4606      	mov	r6, r0
 80026be:	460f      	mov	r7, r1
 80026c0:	ea56 0307 	orrs.w	r3, r6, r7
 80026c4:	d1eb      	bne.n	800269e <_svfprintf_r+0x892>
 80026c6:	e360      	b.n	8002d8a <_svfprintf_r+0xf7e>
 80026c8:	2600      	movs	r6, #0
 80026ca:	2700      	movs	r7, #0
 80026cc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80026d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80026d2:	f006 030f 	and.w	r3, r6, #15
 80026d6:	5cd3      	ldrb	r3, [r2, r3]
 80026d8:	093a      	lsrs	r2, r7, #4
 80026da:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80026de:	0933      	lsrs	r3, r6, #4
 80026e0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80026e4:	461e      	mov	r6, r3
 80026e6:	4617      	mov	r7, r2
 80026e8:	ea56 0307 	orrs.w	r3, r6, r7
 80026ec:	d1f0      	bne.n	80026d0 <_svfprintf_r+0x8c4>
 80026ee:	e34c      	b.n	8002d8a <_svfprintf_r+0xf7e>
 80026f0:	b93b      	cbnz	r3, 8002702 <_svfprintf_r+0x8f6>
 80026f2:	07ea      	lsls	r2, r5, #31
 80026f4:	d505      	bpl.n	8002702 <_svfprintf_r+0x8f6>
 80026f6:	2330      	movs	r3, #48	; 0x30
 80026f8:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80026fc:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8002700:	e343      	b.n	8002d8a <_svfprintf_r+0xf7e>
 8002702:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8002706:	e340      	b.n	8002d8a <_svfprintf_r+0xf7e>
 8002708:	b10b      	cbz	r3, 800270e <_svfprintf_r+0x902>
 800270a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800270e:	9b06      	ldr	r3, [sp, #24]
 8002710:	2b00      	cmp	r3, #0
 8002712:	f000 82f7 	beq.w	8002d04 <_svfprintf_r+0xef8>
 8002716:	2600      	movs	r6, #0
 8002718:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800271c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8002720:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8002724:	9708      	str	r7, [sp, #32]
 8002726:	e4e3      	b.n	80020f0 <_svfprintf_r+0x2e4>
 8002728:	4606      	mov	r6, r0
 800272a:	e538      	b.n	800219e <_svfprintf_r+0x392>
 800272c:	2310      	movs	r3, #16
 800272e:	6063      	str	r3, [r4, #4]
 8002730:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002732:	3310      	adds	r3, #16
 8002734:	9323      	str	r3, [sp, #140]	; 0x8c
 8002736:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002738:	3301      	adds	r3, #1
 800273a:	2b07      	cmp	r3, #7
 800273c:	9322      	str	r3, [sp, #136]	; 0x88
 800273e:	dc04      	bgt.n	800274a <_svfprintf_r+0x93e>
 8002740:	3408      	adds	r4, #8
 8002742:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002744:	3b10      	subs	r3, #16
 8002746:	9310      	str	r3, [sp, #64]	; 0x40
 8002748:	e611      	b.n	800236e <_svfprintf_r+0x562>
 800274a:	aa21      	add	r2, sp, #132	; 0x84
 800274c:	4649      	mov	r1, r9
 800274e:	4650      	mov	r0, sl
 8002750:	f001 feb8 	bl	80044c4 <__ssprint_r>
 8002754:	2800      	cmp	r0, #0
 8002756:	f040 82b6 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 800275a:	ac2e      	add	r4, sp, #184	; 0xb8
 800275c:	e7f1      	b.n	8002742 <_svfprintf_r+0x936>
 800275e:	aa21      	add	r2, sp, #132	; 0x84
 8002760:	4649      	mov	r1, r9
 8002762:	4650      	mov	r0, sl
 8002764:	f001 feae 	bl	80044c4 <__ssprint_r>
 8002768:	2800      	cmp	r0, #0
 800276a:	f040 82ac 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 800276e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002770:	e610      	b.n	8002394 <_svfprintf_r+0x588>
 8002772:	aa21      	add	r2, sp, #132	; 0x84
 8002774:	4649      	mov	r1, r9
 8002776:	4650      	mov	r0, sl
 8002778:	f001 fea4 	bl	80044c4 <__ssprint_r>
 800277c:	2800      	cmp	r0, #0
 800277e:	f040 82a2 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002782:	ac2e      	add	r4, sp, #184	; 0xb8
 8002784:	e618      	b.n	80023b8 <_svfprintf_r+0x5ac>
 8002786:	aa21      	add	r2, sp, #132	; 0x84
 8002788:	4649      	mov	r1, r9
 800278a:	4650      	mov	r0, sl
 800278c:	f001 fe9a 	bl	80044c4 <__ssprint_r>
 8002790:	2800      	cmp	r0, #0
 8002792:	f040 8298 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002796:	ac2e      	add	r4, sp, #184	; 0xb8
 8002798:	e61e      	b.n	80023d8 <_svfprintf_r+0x5cc>
 800279a:	2310      	movs	r3, #16
 800279c:	6063      	str	r3, [r4, #4]
 800279e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80027a0:	3310      	adds	r3, #16
 80027a2:	9323      	str	r3, [sp, #140]	; 0x8c
 80027a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80027a6:	3301      	adds	r3, #1
 80027a8:	2b07      	cmp	r3, #7
 80027aa:	9322      	str	r3, [sp, #136]	; 0x88
 80027ac:	dc04      	bgt.n	80027b8 <_svfprintf_r+0x9ac>
 80027ae:	3408      	adds	r4, #8
 80027b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80027b2:	3b10      	subs	r3, #16
 80027b4:	9310      	str	r3, [sp, #64]	; 0x40
 80027b6:	e618      	b.n	80023ea <_svfprintf_r+0x5de>
 80027b8:	aa21      	add	r2, sp, #132	; 0x84
 80027ba:	4649      	mov	r1, r9
 80027bc:	4650      	mov	r0, sl
 80027be:	f001 fe81 	bl	80044c4 <__ssprint_r>
 80027c2:	2800      	cmp	r0, #0
 80027c4:	f040 827f 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80027c8:	ac2e      	add	r4, sp, #184	; 0xb8
 80027ca:	e7f1      	b.n	80027b0 <_svfprintf_r+0x9a4>
 80027cc:	aa21      	add	r2, sp, #132	; 0x84
 80027ce:	4649      	mov	r1, r9
 80027d0:	4650      	mov	r0, sl
 80027d2:	f001 fe77 	bl	80044c4 <__ssprint_r>
 80027d6:	2800      	cmp	r0, #0
 80027d8:	f040 8275 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80027dc:	ac2e      	add	r4, sp, #184	; 0xb8
 80027de:	e617      	b.n	8002410 <_svfprintf_r+0x604>
 80027e0:	2310      	movs	r3, #16
 80027e2:	6063      	str	r3, [r4, #4]
 80027e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80027e6:	3310      	adds	r3, #16
 80027e8:	9323      	str	r3, [sp, #140]	; 0x8c
 80027ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80027ec:	3301      	adds	r3, #1
 80027ee:	2b07      	cmp	r3, #7
 80027f0:	9322      	str	r3, [sp, #136]	; 0x88
 80027f2:	dc02      	bgt.n	80027fa <_svfprintf_r+0x9ee>
 80027f4:	3408      	adds	r4, #8
 80027f6:	3e10      	subs	r6, #16
 80027f8:	e60e      	b.n	8002418 <_svfprintf_r+0x60c>
 80027fa:	aa21      	add	r2, sp, #132	; 0x84
 80027fc:	4649      	mov	r1, r9
 80027fe:	4650      	mov	r0, sl
 8002800:	f001 fe60 	bl	80044c4 <__ssprint_r>
 8002804:	2800      	cmp	r0, #0
 8002806:	f040 825e 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 800280a:	ac2e      	add	r4, sp, #184	; 0xb8
 800280c:	e7f3      	b.n	80027f6 <_svfprintf_r+0x9ea>
 800280e:	aa21      	add	r2, sp, #132	; 0x84
 8002810:	4649      	mov	r1, r9
 8002812:	4650      	mov	r0, sl
 8002814:	f001 fe56 	bl	80044c4 <__ssprint_r>
 8002818:	2800      	cmp	r0, #0
 800281a:	f040 8254 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 800281e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002820:	e60a      	b.n	8002438 <_svfprintf_r+0x62c>
 8002822:	9b06      	ldr	r3, [sp, #24]
 8002824:	2b65      	cmp	r3, #101	; 0x65
 8002826:	f340 81a9 	ble.w	8002b7c <_svfprintf_r+0xd70>
 800282a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800282c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800282e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002830:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002832:	f7fe f8b5 	bl	80009a0 <__aeabi_dcmpeq>
 8002836:	2800      	cmp	r0, #0
 8002838:	d062      	beq.n	8002900 <_svfprintf_r+0xaf4>
 800283a:	4b2f      	ldr	r3, [pc, #188]	; (80028f8 <_svfprintf_r+0xaec>)
 800283c:	6023      	str	r3, [r4, #0]
 800283e:	2301      	movs	r3, #1
 8002840:	6063      	str	r3, [r4, #4]
 8002842:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002844:	3301      	adds	r3, #1
 8002846:	9323      	str	r3, [sp, #140]	; 0x8c
 8002848:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800284a:	3301      	adds	r3, #1
 800284c:	2b07      	cmp	r3, #7
 800284e:	9322      	str	r3, [sp, #136]	; 0x88
 8002850:	dc25      	bgt.n	800289e <_svfprintf_r+0xa92>
 8002852:	3408      	adds	r4, #8
 8002854:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002856:	9a07      	ldr	r2, [sp, #28]
 8002858:	4293      	cmp	r3, r2
 800285a:	db02      	blt.n	8002862 <_svfprintf_r+0xa56>
 800285c:	07ee      	lsls	r6, r5, #31
 800285e:	f57f ae02 	bpl.w	8002466 <_svfprintf_r+0x65a>
 8002862:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002864:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002866:	6023      	str	r3, [r4, #0]
 8002868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800286a:	6063      	str	r3, [r4, #4]
 800286c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800286e:	4413      	add	r3, r2
 8002870:	9323      	str	r3, [sp, #140]	; 0x8c
 8002872:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002874:	3301      	adds	r3, #1
 8002876:	2b07      	cmp	r3, #7
 8002878:	9322      	str	r3, [sp, #136]	; 0x88
 800287a:	dc1a      	bgt.n	80028b2 <_svfprintf_r+0xaa6>
 800287c:	3408      	adds	r4, #8
 800287e:	9b07      	ldr	r3, [sp, #28]
 8002880:	1e5e      	subs	r6, r3, #1
 8002882:	2e00      	cmp	r6, #0
 8002884:	f77f adef 	ble.w	8002466 <_svfprintf_r+0x65a>
 8002888:	f04f 0810 	mov.w	r8, #16
 800288c:	4f1b      	ldr	r7, [pc, #108]	; (80028fc <_svfprintf_r+0xaf0>)
 800288e:	2e10      	cmp	r6, #16
 8002890:	6027      	str	r7, [r4, #0]
 8002892:	dc18      	bgt.n	80028c6 <_svfprintf_r+0xaba>
 8002894:	6066      	str	r6, [r4, #4]
 8002896:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002898:	441e      	add	r6, r3
 800289a:	9623      	str	r6, [sp, #140]	; 0x8c
 800289c:	e5d4      	b.n	8002448 <_svfprintf_r+0x63c>
 800289e:	aa21      	add	r2, sp, #132	; 0x84
 80028a0:	4649      	mov	r1, r9
 80028a2:	4650      	mov	r0, sl
 80028a4:	f001 fe0e 	bl	80044c4 <__ssprint_r>
 80028a8:	2800      	cmp	r0, #0
 80028aa:	f040 820c 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80028ae:	ac2e      	add	r4, sp, #184	; 0xb8
 80028b0:	e7d0      	b.n	8002854 <_svfprintf_r+0xa48>
 80028b2:	aa21      	add	r2, sp, #132	; 0x84
 80028b4:	4649      	mov	r1, r9
 80028b6:	4650      	mov	r0, sl
 80028b8:	f001 fe04 	bl	80044c4 <__ssprint_r>
 80028bc:	2800      	cmp	r0, #0
 80028be:	f040 8202 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80028c2:	ac2e      	add	r4, sp, #184	; 0xb8
 80028c4:	e7db      	b.n	800287e <_svfprintf_r+0xa72>
 80028c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80028c8:	f8c4 8004 	str.w	r8, [r4, #4]
 80028cc:	3310      	adds	r3, #16
 80028ce:	9323      	str	r3, [sp, #140]	; 0x8c
 80028d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028d2:	3301      	adds	r3, #1
 80028d4:	2b07      	cmp	r3, #7
 80028d6:	9322      	str	r3, [sp, #136]	; 0x88
 80028d8:	dc02      	bgt.n	80028e0 <_svfprintf_r+0xad4>
 80028da:	3408      	adds	r4, #8
 80028dc:	3e10      	subs	r6, #16
 80028de:	e7d6      	b.n	800288e <_svfprintf_r+0xa82>
 80028e0:	aa21      	add	r2, sp, #132	; 0x84
 80028e2:	4649      	mov	r1, r9
 80028e4:	4650      	mov	r0, sl
 80028e6:	f001 fded 	bl	80044c4 <__ssprint_r>
 80028ea:	2800      	cmp	r0, #0
 80028ec:	f040 81eb 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80028f0:	ac2e      	add	r4, sp, #184	; 0xb8
 80028f2:	e7f3      	b.n	80028dc <_svfprintf_r+0xad0>
 80028f4:	08004c33 	.word	0x08004c33
 80028f8:	08004c44 	.word	0x08004c44
 80028fc:	08004c56 	.word	0x08004c56
 8002900:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002902:	2b00      	cmp	r3, #0
 8002904:	dc7a      	bgt.n	80029fc <_svfprintf_r+0xbf0>
 8002906:	4b9b      	ldr	r3, [pc, #620]	; (8002b74 <_svfprintf_r+0xd68>)
 8002908:	6023      	str	r3, [r4, #0]
 800290a:	2301      	movs	r3, #1
 800290c:	6063      	str	r3, [r4, #4]
 800290e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002910:	3301      	adds	r3, #1
 8002912:	9323      	str	r3, [sp, #140]	; 0x8c
 8002914:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002916:	3301      	adds	r3, #1
 8002918:	2b07      	cmp	r3, #7
 800291a:	9322      	str	r3, [sp, #136]	; 0x88
 800291c:	dc44      	bgt.n	80029a8 <_svfprintf_r+0xb9c>
 800291e:	3408      	adds	r4, #8
 8002920:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002922:	b923      	cbnz	r3, 800292e <_svfprintf_r+0xb22>
 8002924:	9b07      	ldr	r3, [sp, #28]
 8002926:	b913      	cbnz	r3, 800292e <_svfprintf_r+0xb22>
 8002928:	07e8      	lsls	r0, r5, #31
 800292a:	f57f ad9c 	bpl.w	8002466 <_svfprintf_r+0x65a>
 800292e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002930:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002932:	6023      	str	r3, [r4, #0]
 8002934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002936:	6063      	str	r3, [r4, #4]
 8002938:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800293a:	4413      	add	r3, r2
 800293c:	9323      	str	r3, [sp, #140]	; 0x8c
 800293e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002940:	3301      	adds	r3, #1
 8002942:	2b07      	cmp	r3, #7
 8002944:	9322      	str	r3, [sp, #136]	; 0x88
 8002946:	dc39      	bgt.n	80029bc <_svfprintf_r+0xbb0>
 8002948:	f104 0308 	add.w	r3, r4, #8
 800294c:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800294e:	2e00      	cmp	r6, #0
 8002950:	da19      	bge.n	8002986 <_svfprintf_r+0xb7a>
 8002952:	2410      	movs	r4, #16
 8002954:	4f88      	ldr	r7, [pc, #544]	; (8002b78 <_svfprintf_r+0xd6c>)
 8002956:	4276      	negs	r6, r6
 8002958:	2e10      	cmp	r6, #16
 800295a:	601f      	str	r7, [r3, #0]
 800295c:	dc38      	bgt.n	80029d0 <_svfprintf_r+0xbc4>
 800295e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8002960:	605e      	str	r6, [r3, #4]
 8002962:	4416      	add	r6, r2
 8002964:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002966:	9623      	str	r6, [sp, #140]	; 0x8c
 8002968:	3201      	adds	r2, #1
 800296a:	2a07      	cmp	r2, #7
 800296c:	f103 0308 	add.w	r3, r3, #8
 8002970:	9222      	str	r2, [sp, #136]	; 0x88
 8002972:	dd08      	ble.n	8002986 <_svfprintf_r+0xb7a>
 8002974:	aa21      	add	r2, sp, #132	; 0x84
 8002976:	4649      	mov	r1, r9
 8002978:	4650      	mov	r0, sl
 800297a:	f001 fda3 	bl	80044c4 <__ssprint_r>
 800297e:	2800      	cmp	r0, #0
 8002980:	f040 81a1 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002984:	ab2e      	add	r3, sp, #184	; 0xb8
 8002986:	9a07      	ldr	r2, [sp, #28]
 8002988:	9907      	ldr	r1, [sp, #28]
 800298a:	605a      	str	r2, [r3, #4]
 800298c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800298e:	f8c3 8000 	str.w	r8, [r3]
 8002992:	440a      	add	r2, r1
 8002994:	9223      	str	r2, [sp, #140]	; 0x8c
 8002996:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002998:	3201      	adds	r2, #1
 800299a:	2a07      	cmp	r2, #7
 800299c:	9222      	str	r2, [sp, #136]	; 0x88
 800299e:	f73f ad59 	bgt.w	8002454 <_svfprintf_r+0x648>
 80029a2:	f103 0408 	add.w	r4, r3, #8
 80029a6:	e55e      	b.n	8002466 <_svfprintf_r+0x65a>
 80029a8:	aa21      	add	r2, sp, #132	; 0x84
 80029aa:	4649      	mov	r1, r9
 80029ac:	4650      	mov	r0, sl
 80029ae:	f001 fd89 	bl	80044c4 <__ssprint_r>
 80029b2:	2800      	cmp	r0, #0
 80029b4:	f040 8187 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80029b8:	ac2e      	add	r4, sp, #184	; 0xb8
 80029ba:	e7b1      	b.n	8002920 <_svfprintf_r+0xb14>
 80029bc:	aa21      	add	r2, sp, #132	; 0x84
 80029be:	4649      	mov	r1, r9
 80029c0:	4650      	mov	r0, sl
 80029c2:	f001 fd7f 	bl	80044c4 <__ssprint_r>
 80029c6:	2800      	cmp	r0, #0
 80029c8:	f040 817d 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80029cc:	ab2e      	add	r3, sp, #184	; 0xb8
 80029ce:	e7bd      	b.n	800294c <_svfprintf_r+0xb40>
 80029d0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80029d2:	605c      	str	r4, [r3, #4]
 80029d4:	3210      	adds	r2, #16
 80029d6:	9223      	str	r2, [sp, #140]	; 0x8c
 80029d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80029da:	3201      	adds	r2, #1
 80029dc:	2a07      	cmp	r2, #7
 80029de:	9222      	str	r2, [sp, #136]	; 0x88
 80029e0:	dc02      	bgt.n	80029e8 <_svfprintf_r+0xbdc>
 80029e2:	3308      	adds	r3, #8
 80029e4:	3e10      	subs	r6, #16
 80029e6:	e7b7      	b.n	8002958 <_svfprintf_r+0xb4c>
 80029e8:	aa21      	add	r2, sp, #132	; 0x84
 80029ea:	4649      	mov	r1, r9
 80029ec:	4650      	mov	r0, sl
 80029ee:	f001 fd69 	bl	80044c4 <__ssprint_r>
 80029f2:	2800      	cmp	r0, #0
 80029f4:	f040 8167 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 80029f8:	ab2e      	add	r3, sp, #184	; 0xb8
 80029fa:	e7f3      	b.n	80029e4 <_svfprintf_r+0xbd8>
 80029fc:	9b07      	ldr	r3, [sp, #28]
 80029fe:	42bb      	cmp	r3, r7
 8002a00:	bfa8      	it	ge
 8002a02:	463b      	movge	r3, r7
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	461e      	mov	r6, r3
 8002a08:	dd0b      	ble.n	8002a22 <_svfprintf_r+0xc16>
 8002a0a:	6063      	str	r3, [r4, #4]
 8002a0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a0e:	f8c4 8000 	str.w	r8, [r4]
 8002a12:	4433      	add	r3, r6
 8002a14:	9323      	str	r3, [sp, #140]	; 0x8c
 8002a16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a18:	3301      	adds	r3, #1
 8002a1a:	2b07      	cmp	r3, #7
 8002a1c:	9322      	str	r3, [sp, #136]	; 0x88
 8002a1e:	dc5f      	bgt.n	8002ae0 <_svfprintf_r+0xcd4>
 8002a20:	3408      	adds	r4, #8
 8002a22:	2e00      	cmp	r6, #0
 8002a24:	bfb4      	ite	lt
 8002a26:	463e      	movlt	r6, r7
 8002a28:	1bbe      	subge	r6, r7, r6
 8002a2a:	2e00      	cmp	r6, #0
 8002a2c:	dd0f      	ble.n	8002a4e <_svfprintf_r+0xc42>
 8002a2e:	f8df b148 	ldr.w	fp, [pc, #328]	; 8002b78 <_svfprintf_r+0xd6c>
 8002a32:	2e10      	cmp	r6, #16
 8002a34:	f8c4 b000 	str.w	fp, [r4]
 8002a38:	dc5c      	bgt.n	8002af4 <_svfprintf_r+0xce8>
 8002a3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a3c:	6066      	str	r6, [r4, #4]
 8002a3e:	441e      	add	r6, r3
 8002a40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a42:	9623      	str	r6, [sp, #140]	; 0x8c
 8002a44:	3301      	adds	r3, #1
 8002a46:	2b07      	cmp	r3, #7
 8002a48:	9322      	str	r3, [sp, #136]	; 0x88
 8002a4a:	dc6a      	bgt.n	8002b22 <_svfprintf_r+0xd16>
 8002a4c:	3408      	adds	r4, #8
 8002a4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002a50:	9a07      	ldr	r2, [sp, #28]
 8002a52:	4293      	cmp	r3, r2
 8002a54:	db01      	blt.n	8002a5a <_svfprintf_r+0xc4e>
 8002a56:	07e9      	lsls	r1, r5, #31
 8002a58:	d50d      	bpl.n	8002a76 <_svfprintf_r+0xc6a>
 8002a5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002a5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a5e:	6023      	str	r3, [r4, #0]
 8002a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a62:	6063      	str	r3, [r4, #4]
 8002a64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a66:	4413      	add	r3, r2
 8002a68:	9323      	str	r3, [sp, #140]	; 0x8c
 8002a6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	2b07      	cmp	r3, #7
 8002a70:	9322      	str	r3, [sp, #136]	; 0x88
 8002a72:	dc60      	bgt.n	8002b36 <_svfprintf_r+0xd2a>
 8002a74:	3408      	adds	r4, #8
 8002a76:	9b07      	ldr	r3, [sp, #28]
 8002a78:	9a07      	ldr	r2, [sp, #28]
 8002a7a:	1bde      	subs	r6, r3, r7
 8002a7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	429e      	cmp	r6, r3
 8002a82:	bfa8      	it	ge
 8002a84:	461e      	movge	r6, r3
 8002a86:	2e00      	cmp	r6, #0
 8002a88:	dd0b      	ble.n	8002aa2 <_svfprintf_r+0xc96>
 8002a8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002a8c:	4447      	add	r7, r8
 8002a8e:	4433      	add	r3, r6
 8002a90:	9323      	str	r3, [sp, #140]	; 0x8c
 8002a92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002a94:	6027      	str	r7, [r4, #0]
 8002a96:	3301      	adds	r3, #1
 8002a98:	2b07      	cmp	r3, #7
 8002a9a:	6066      	str	r6, [r4, #4]
 8002a9c:	9322      	str	r3, [sp, #136]	; 0x88
 8002a9e:	dc54      	bgt.n	8002b4a <_svfprintf_r+0xd3e>
 8002aa0:	3408      	adds	r4, #8
 8002aa2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002aa4:	9a07      	ldr	r2, [sp, #28]
 8002aa6:	2e00      	cmp	r6, #0
 8002aa8:	eba2 0303 	sub.w	r3, r2, r3
 8002aac:	bfb4      	ite	lt
 8002aae:	461e      	movlt	r6, r3
 8002ab0:	1b9e      	subge	r6, r3, r6
 8002ab2:	2e00      	cmp	r6, #0
 8002ab4:	f77f acd7 	ble.w	8002466 <_svfprintf_r+0x65a>
 8002ab8:	f04f 0810 	mov.w	r8, #16
 8002abc:	4f2e      	ldr	r7, [pc, #184]	; (8002b78 <_svfprintf_r+0xd6c>)
 8002abe:	2e10      	cmp	r6, #16
 8002ac0:	6027      	str	r7, [r4, #0]
 8002ac2:	f77f aee7 	ble.w	8002894 <_svfprintf_r+0xa88>
 8002ac6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ac8:	f8c4 8004 	str.w	r8, [r4, #4]
 8002acc:	3310      	adds	r3, #16
 8002ace:	9323      	str	r3, [sp, #140]	; 0x8c
 8002ad0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	2b07      	cmp	r3, #7
 8002ad6:	9322      	str	r3, [sp, #136]	; 0x88
 8002ad8:	dc41      	bgt.n	8002b5e <_svfprintf_r+0xd52>
 8002ada:	3408      	adds	r4, #8
 8002adc:	3e10      	subs	r6, #16
 8002ade:	e7ee      	b.n	8002abe <_svfprintf_r+0xcb2>
 8002ae0:	aa21      	add	r2, sp, #132	; 0x84
 8002ae2:	4649      	mov	r1, r9
 8002ae4:	4650      	mov	r0, sl
 8002ae6:	f001 fced 	bl	80044c4 <__ssprint_r>
 8002aea:	2800      	cmp	r0, #0
 8002aec:	f040 80eb 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002af0:	ac2e      	add	r4, sp, #184	; 0xb8
 8002af2:	e796      	b.n	8002a22 <_svfprintf_r+0xc16>
 8002af4:	2310      	movs	r3, #16
 8002af6:	6063      	str	r3, [r4, #4]
 8002af8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002afa:	3310      	adds	r3, #16
 8002afc:	9323      	str	r3, [sp, #140]	; 0x8c
 8002afe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002b00:	3301      	adds	r3, #1
 8002b02:	2b07      	cmp	r3, #7
 8002b04:	9322      	str	r3, [sp, #136]	; 0x88
 8002b06:	dc02      	bgt.n	8002b0e <_svfprintf_r+0xd02>
 8002b08:	3408      	adds	r4, #8
 8002b0a:	3e10      	subs	r6, #16
 8002b0c:	e791      	b.n	8002a32 <_svfprintf_r+0xc26>
 8002b0e:	aa21      	add	r2, sp, #132	; 0x84
 8002b10:	4649      	mov	r1, r9
 8002b12:	4650      	mov	r0, sl
 8002b14:	f001 fcd6 	bl	80044c4 <__ssprint_r>
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	f040 80d4 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002b1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002b20:	e7f3      	b.n	8002b0a <_svfprintf_r+0xcfe>
 8002b22:	aa21      	add	r2, sp, #132	; 0x84
 8002b24:	4649      	mov	r1, r9
 8002b26:	4650      	mov	r0, sl
 8002b28:	f001 fccc 	bl	80044c4 <__ssprint_r>
 8002b2c:	2800      	cmp	r0, #0
 8002b2e:	f040 80ca 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002b32:	ac2e      	add	r4, sp, #184	; 0xb8
 8002b34:	e78b      	b.n	8002a4e <_svfprintf_r+0xc42>
 8002b36:	aa21      	add	r2, sp, #132	; 0x84
 8002b38:	4649      	mov	r1, r9
 8002b3a:	4650      	mov	r0, sl
 8002b3c:	f001 fcc2 	bl	80044c4 <__ssprint_r>
 8002b40:	2800      	cmp	r0, #0
 8002b42:	f040 80c0 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002b46:	ac2e      	add	r4, sp, #184	; 0xb8
 8002b48:	e795      	b.n	8002a76 <_svfprintf_r+0xc6a>
 8002b4a:	aa21      	add	r2, sp, #132	; 0x84
 8002b4c:	4649      	mov	r1, r9
 8002b4e:	4650      	mov	r0, sl
 8002b50:	f001 fcb8 	bl	80044c4 <__ssprint_r>
 8002b54:	2800      	cmp	r0, #0
 8002b56:	f040 80b6 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002b5a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002b5c:	e7a1      	b.n	8002aa2 <_svfprintf_r+0xc96>
 8002b5e:	aa21      	add	r2, sp, #132	; 0x84
 8002b60:	4649      	mov	r1, r9
 8002b62:	4650      	mov	r0, sl
 8002b64:	f001 fcae 	bl	80044c4 <__ssprint_r>
 8002b68:	2800      	cmp	r0, #0
 8002b6a:	f040 80ac 	bne.w	8002cc6 <_svfprintf_r+0xeba>
 8002b6e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002b70:	e7b4      	b.n	8002adc <_svfprintf_r+0xcd0>
 8002b72:	bf00      	nop
 8002b74:	08004c44 	.word	0x08004c44
 8002b78:	08004c56 	.word	0x08004c56
 8002b7c:	9b07      	ldr	r3, [sp, #28]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	dc01      	bgt.n	8002b86 <_svfprintf_r+0xd7a>
 8002b82:	07ea      	lsls	r2, r5, #31
 8002b84:	d576      	bpl.n	8002c74 <_svfprintf_r+0xe68>
 8002b86:	2301      	movs	r3, #1
 8002b88:	6063      	str	r3, [r4, #4]
 8002b8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002b8c:	f8c4 8000 	str.w	r8, [r4]
 8002b90:	3301      	adds	r3, #1
 8002b92:	9323      	str	r3, [sp, #140]	; 0x8c
 8002b94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002b96:	3301      	adds	r3, #1
 8002b98:	2b07      	cmp	r3, #7
 8002b9a:	9322      	str	r3, [sp, #136]	; 0x88
 8002b9c:	dc36      	bgt.n	8002c0c <_svfprintf_r+0xe00>
 8002b9e:	3408      	adds	r4, #8
 8002ba0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002ba2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002ba4:	6023      	str	r3, [r4, #0]
 8002ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ba8:	6063      	str	r3, [r4, #4]
 8002baa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002bac:	4413      	add	r3, r2
 8002bae:	9323      	str	r3, [sp, #140]	; 0x8c
 8002bb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	2b07      	cmp	r3, #7
 8002bb6:	9322      	str	r3, [sp, #136]	; 0x88
 8002bb8:	dc31      	bgt.n	8002c1e <_svfprintf_r+0xe12>
 8002bba:	3408      	adds	r4, #8
 8002bbc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002bbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002bc0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002bc2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002bc4:	f7fd feec 	bl	80009a0 <__aeabi_dcmpeq>
 8002bc8:	9b07      	ldr	r3, [sp, #28]
 8002bca:	1e5e      	subs	r6, r3, #1
 8002bcc:	2800      	cmp	r0, #0
 8002bce:	d12f      	bne.n	8002c30 <_svfprintf_r+0xe24>
 8002bd0:	f108 0301 	add.w	r3, r8, #1
 8002bd4:	e884 0048 	stmia.w	r4, {r3, r6}
 8002bd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002bda:	9a07      	ldr	r2, [sp, #28]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	9323      	str	r3, [sp, #140]	; 0x8c
 8002be2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002be4:	3301      	adds	r3, #1
 8002be6:	2b07      	cmp	r3, #7
 8002be8:	9322      	str	r3, [sp, #136]	; 0x88
 8002bea:	dd4a      	ble.n	8002c82 <_svfprintf_r+0xe76>
 8002bec:	aa21      	add	r2, sp, #132	; 0x84
 8002bee:	4649      	mov	r1, r9
 8002bf0:	4650      	mov	r0, sl
 8002bf2:	f001 fc67 	bl	80044c4 <__ssprint_r>
 8002bf6:	2800      	cmp	r0, #0
 8002bf8:	d165      	bne.n	8002cc6 <_svfprintf_r+0xeba>
 8002bfa:	ac2e      	add	r4, sp, #184	; 0xb8
 8002bfc:	ab1d      	add	r3, sp, #116	; 0x74
 8002bfe:	6023      	str	r3, [r4, #0]
 8002c00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002c02:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002c04:	6063      	str	r3, [r4, #4]
 8002c06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c08:	4413      	add	r3, r2
 8002c0a:	e41c      	b.n	8002446 <_svfprintf_r+0x63a>
 8002c0c:	aa21      	add	r2, sp, #132	; 0x84
 8002c0e:	4649      	mov	r1, r9
 8002c10:	4650      	mov	r0, sl
 8002c12:	f001 fc57 	bl	80044c4 <__ssprint_r>
 8002c16:	2800      	cmp	r0, #0
 8002c18:	d155      	bne.n	8002cc6 <_svfprintf_r+0xeba>
 8002c1a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002c1c:	e7c0      	b.n	8002ba0 <_svfprintf_r+0xd94>
 8002c1e:	aa21      	add	r2, sp, #132	; 0x84
 8002c20:	4649      	mov	r1, r9
 8002c22:	4650      	mov	r0, sl
 8002c24:	f001 fc4e 	bl	80044c4 <__ssprint_r>
 8002c28:	2800      	cmp	r0, #0
 8002c2a:	d14c      	bne.n	8002cc6 <_svfprintf_r+0xeba>
 8002c2c:	ac2e      	add	r4, sp, #184	; 0xb8
 8002c2e:	e7c5      	b.n	8002bbc <_svfprintf_r+0xdb0>
 8002c30:	2e00      	cmp	r6, #0
 8002c32:	dde3      	ble.n	8002bfc <_svfprintf_r+0xdf0>
 8002c34:	f04f 0810 	mov.w	r8, #16
 8002c38:	4f58      	ldr	r7, [pc, #352]	; (8002d9c <_svfprintf_r+0xf90>)
 8002c3a:	2e10      	cmp	r6, #16
 8002c3c:	6027      	str	r7, [r4, #0]
 8002c3e:	dc04      	bgt.n	8002c4a <_svfprintf_r+0xe3e>
 8002c40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c42:	6066      	str	r6, [r4, #4]
 8002c44:	441e      	add	r6, r3
 8002c46:	9623      	str	r6, [sp, #140]	; 0x8c
 8002c48:	e7cb      	b.n	8002be2 <_svfprintf_r+0xdd6>
 8002c4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c4c:	f8c4 8004 	str.w	r8, [r4, #4]
 8002c50:	3310      	adds	r3, #16
 8002c52:	9323      	str	r3, [sp, #140]	; 0x8c
 8002c54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c56:	3301      	adds	r3, #1
 8002c58:	2b07      	cmp	r3, #7
 8002c5a:	9322      	str	r3, [sp, #136]	; 0x88
 8002c5c:	dc02      	bgt.n	8002c64 <_svfprintf_r+0xe58>
 8002c5e:	3408      	adds	r4, #8
 8002c60:	3e10      	subs	r6, #16
 8002c62:	e7ea      	b.n	8002c3a <_svfprintf_r+0xe2e>
 8002c64:	aa21      	add	r2, sp, #132	; 0x84
 8002c66:	4649      	mov	r1, r9
 8002c68:	4650      	mov	r0, sl
 8002c6a:	f001 fc2b 	bl	80044c4 <__ssprint_r>
 8002c6e:	bb50      	cbnz	r0, 8002cc6 <_svfprintf_r+0xeba>
 8002c70:	ac2e      	add	r4, sp, #184	; 0xb8
 8002c72:	e7f5      	b.n	8002c60 <_svfprintf_r+0xe54>
 8002c74:	2301      	movs	r3, #1
 8002c76:	6063      	str	r3, [r4, #4]
 8002c78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c7a:	f8c4 8000 	str.w	r8, [r4]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	e7ae      	b.n	8002be0 <_svfprintf_r+0xdd4>
 8002c82:	3408      	adds	r4, #8
 8002c84:	e7ba      	b.n	8002bfc <_svfprintf_r+0xdf0>
 8002c86:	3408      	adds	r4, #8
 8002c88:	f7ff bbed 	b.w	8002466 <_svfprintf_r+0x65a>
 8002c8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002c90:	1a9d      	subs	r5, r3, r2
 8002c92:	2d00      	cmp	r5, #0
 8002c94:	f77f abea 	ble.w	800246c <_svfprintf_r+0x660>
 8002c98:	2610      	movs	r6, #16
 8002c9a:	4b41      	ldr	r3, [pc, #260]	; (8002da0 <_svfprintf_r+0xf94>)
 8002c9c:	2d10      	cmp	r5, #16
 8002c9e:	6023      	str	r3, [r4, #0]
 8002ca0:	dc1b      	bgt.n	8002cda <_svfprintf_r+0xece>
 8002ca2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ca4:	6065      	str	r5, [r4, #4]
 8002ca6:	441d      	add	r5, r3
 8002ca8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002caa:	9523      	str	r5, [sp, #140]	; 0x8c
 8002cac:	3301      	adds	r3, #1
 8002cae:	2b07      	cmp	r3, #7
 8002cb0:	9322      	str	r3, [sp, #136]	; 0x88
 8002cb2:	f77f abdb 	ble.w	800246c <_svfprintf_r+0x660>
 8002cb6:	aa21      	add	r2, sp, #132	; 0x84
 8002cb8:	4649      	mov	r1, r9
 8002cba:	4650      	mov	r0, sl
 8002cbc:	f001 fc02 	bl	80044c4 <__ssprint_r>
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	f43f abd3 	beq.w	800246c <_svfprintf_r+0x660>
 8002cc6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8002cca:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002cce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002cd0:	bf18      	it	ne
 8002cd2:	f04f 33ff 	movne.w	r3, #4294967295
 8002cd6:	f7ff b8bd 	b.w	8001e54 <_svfprintf_r+0x48>
 8002cda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002cdc:	6066      	str	r6, [r4, #4]
 8002cde:	3310      	adds	r3, #16
 8002ce0:	9323      	str	r3, [sp, #140]	; 0x8c
 8002ce2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	2b07      	cmp	r3, #7
 8002ce8:	9322      	str	r3, [sp, #136]	; 0x88
 8002cea:	dc02      	bgt.n	8002cf2 <_svfprintf_r+0xee6>
 8002cec:	3408      	adds	r4, #8
 8002cee:	3d10      	subs	r5, #16
 8002cf0:	e7d3      	b.n	8002c9a <_svfprintf_r+0xe8e>
 8002cf2:	aa21      	add	r2, sp, #132	; 0x84
 8002cf4:	4649      	mov	r1, r9
 8002cf6:	4650      	mov	r0, sl
 8002cf8:	f001 fbe4 	bl	80044c4 <__ssprint_r>
 8002cfc:	2800      	cmp	r0, #0
 8002cfe:	d1e2      	bne.n	8002cc6 <_svfprintf_r+0xeba>
 8002d00:	ac2e      	add	r4, sp, #184	; 0xb8
 8002d02:	e7f4      	b.n	8002cee <_svfprintf_r+0xee2>
 8002d04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0dd      	beq.n	8002cc6 <_svfprintf_r+0xeba>
 8002d0a:	aa21      	add	r2, sp, #132	; 0x84
 8002d0c:	4649      	mov	r1, r9
 8002d0e:	4650      	mov	r0, sl
 8002d10:	f001 fbd8 	bl	80044c4 <__ssprint_r>
 8002d14:	e7d7      	b.n	8002cc6 <_svfprintf_r+0xeba>
 8002d16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002d18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d1a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002d1c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002d1e:	f7fd fe71 	bl	8000a04 <__aeabi_dcmpun>
 8002d22:	2800      	cmp	r0, #0
 8002d24:	f43f aa3d 	beq.w	80021a2 <_svfprintf_r+0x396>
 8002d28:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <_svfprintf_r+0xf98>)
 8002d2a:	4a1f      	ldr	r2, [pc, #124]	; (8002da8 <_svfprintf_r+0xf9c>)
 8002d2c:	f7ff ba2d 	b.w	800218a <_svfprintf_r+0x37e>
 8002d30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002d32:	eba3 0308 	sub.w	r3, r3, r8
 8002d36:	9307      	str	r3, [sp, #28]
 8002d38:	f7ff baaf 	b.w	800229a <_svfprintf_r+0x48e>
 8002d3c:	ea56 0207 	orrs.w	r2, r6, r7
 8002d40:	950f      	str	r5, [sp, #60]	; 0x3c
 8002d42:	f43f ac2b 	beq.w	800259c <_svfprintf_r+0x790>
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	f43f ac9d 	beq.w	8002686 <_svfprintf_r+0x87a>
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	f43f acbd 	beq.w	80026cc <_svfprintf_r+0x8c0>
 8002d52:	ab2e      	add	r3, sp, #184	; 0xb8
 8002d54:	08f1      	lsrs	r1, r6, #3
 8002d56:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8002d5a:	08f8      	lsrs	r0, r7, #3
 8002d5c:	f006 0207 	and.w	r2, r6, #7
 8002d60:	4607      	mov	r7, r0
 8002d62:	460e      	mov	r6, r1
 8002d64:	3230      	adds	r2, #48	; 0x30
 8002d66:	ea56 0107 	orrs.w	r1, r6, r7
 8002d6a:	f103 38ff 	add.w	r8, r3, #4294967295
 8002d6e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8002d72:	f47f ac86 	bne.w	8002682 <_svfprintf_r+0x876>
 8002d76:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002d78:	07c9      	lsls	r1, r1, #31
 8002d7a:	d506      	bpl.n	8002d8a <_svfprintf_r+0xf7e>
 8002d7c:	2a30      	cmp	r2, #48	; 0x30
 8002d7e:	d004      	beq.n	8002d8a <_svfprintf_r+0xf7e>
 8002d80:	2230      	movs	r2, #48	; 0x30
 8002d82:	f808 2c01 	strb.w	r2, [r8, #-1]
 8002d86:	f1a3 0802 	sub.w	r8, r3, #2
 8002d8a:	ab2e      	add	r3, sp, #184	; 0xb8
 8002d8c:	465e      	mov	r6, fp
 8002d8e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8002d90:	eba3 0b08 	sub.w	fp, r3, r8
 8002d94:	2700      	movs	r7, #0
 8002d96:	f7ff bace 	b.w	8002336 <_svfprintf_r+0x52a>
 8002d9a:	bf00      	nop
 8002d9c:	08004c56 	.word	0x08004c56
 8002da0:	08004c46 	.word	0x08004c46
 8002da4:	08004c1a 	.word	0x08004c1a
 8002da8:	08004c1e 	.word	0x08004c1e

08002dac <quorem>:
 8002dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002db0:	6903      	ldr	r3, [r0, #16]
 8002db2:	690c      	ldr	r4, [r1, #16]
 8002db4:	4680      	mov	r8, r0
 8002db6:	429c      	cmp	r4, r3
 8002db8:	f300 8082 	bgt.w	8002ec0 <quorem+0x114>
 8002dbc:	3c01      	subs	r4, #1
 8002dbe:	f101 0714 	add.w	r7, r1, #20
 8002dc2:	f100 0614 	add.w	r6, r0, #20
 8002dc6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002dca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002dce:	3501      	adds	r5, #1
 8002dd0:	fbb0 f5f5 	udiv	r5, r0, r5
 8002dd4:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8002dd8:	eb06 030e 	add.w	r3, r6, lr
 8002ddc:	eb07 090e 	add.w	r9, r7, lr
 8002de0:	9301      	str	r3, [sp, #4]
 8002de2:	b38d      	cbz	r5, 8002e48 <quorem+0x9c>
 8002de4:	f04f 0a00 	mov.w	sl, #0
 8002de8:	4638      	mov	r0, r7
 8002dea:	46b4      	mov	ip, r6
 8002dec:	46d3      	mov	fp, sl
 8002dee:	f850 2b04 	ldr.w	r2, [r0], #4
 8002df2:	b293      	uxth	r3, r2
 8002df4:	fb05 a303 	mla	r3, r5, r3, sl
 8002df8:	0c12      	lsrs	r2, r2, #16
 8002dfa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002dfe:	fb05 a202 	mla	r2, r5, r2, sl
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	ebab 0303 	sub.w	r3, fp, r3
 8002e08:	f8bc b000 	ldrh.w	fp, [ip]
 8002e0c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002e10:	445b      	add	r3, fp
 8002e12:	fa1f fb82 	uxth.w	fp, r2
 8002e16:	f8dc 2000 	ldr.w	r2, [ip]
 8002e1a:	4581      	cmp	r9, r0
 8002e1c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8002e20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002e2a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8002e2e:	f84c 3b04 	str.w	r3, [ip], #4
 8002e32:	d2dc      	bcs.n	8002dee <quorem+0x42>
 8002e34:	f856 300e 	ldr.w	r3, [r6, lr]
 8002e38:	b933      	cbnz	r3, 8002e48 <quorem+0x9c>
 8002e3a:	9b01      	ldr	r3, [sp, #4]
 8002e3c:	3b04      	subs	r3, #4
 8002e3e:	429e      	cmp	r6, r3
 8002e40:	461a      	mov	r2, r3
 8002e42:	d331      	bcc.n	8002ea8 <quorem+0xfc>
 8002e44:	f8c8 4010 	str.w	r4, [r8, #16]
 8002e48:	4640      	mov	r0, r8
 8002e4a:	f001 fa62 	bl	8004312 <__mcmp>
 8002e4e:	2800      	cmp	r0, #0
 8002e50:	db26      	blt.n	8002ea0 <quorem+0xf4>
 8002e52:	4630      	mov	r0, r6
 8002e54:	f04f 0e00 	mov.w	lr, #0
 8002e58:	3501      	adds	r5, #1
 8002e5a:	f857 1b04 	ldr.w	r1, [r7], #4
 8002e5e:	f8d0 c000 	ldr.w	ip, [r0]
 8002e62:	b28b      	uxth	r3, r1
 8002e64:	ebae 0303 	sub.w	r3, lr, r3
 8002e68:	fa1f f28c 	uxth.w	r2, ip
 8002e6c:	4413      	add	r3, r2
 8002e6e:	0c0a      	lsrs	r2, r1, #16
 8002e70:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8002e74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002e7e:	45b9      	cmp	r9, r7
 8002e80:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8002e84:	f840 3b04 	str.w	r3, [r0], #4
 8002e88:	d2e7      	bcs.n	8002e5a <quorem+0xae>
 8002e8a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8002e8e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8002e92:	b92a      	cbnz	r2, 8002ea0 <quorem+0xf4>
 8002e94:	3b04      	subs	r3, #4
 8002e96:	429e      	cmp	r6, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	d30b      	bcc.n	8002eb4 <quorem+0x108>
 8002e9c:	f8c8 4010 	str.w	r4, [r8, #16]
 8002ea0:	4628      	mov	r0, r5
 8002ea2:	b003      	add	sp, #12
 8002ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	3b04      	subs	r3, #4
 8002eac:	2a00      	cmp	r2, #0
 8002eae:	d1c9      	bne.n	8002e44 <quorem+0x98>
 8002eb0:	3c01      	subs	r4, #1
 8002eb2:	e7c4      	b.n	8002e3e <quorem+0x92>
 8002eb4:	6812      	ldr	r2, [r2, #0]
 8002eb6:	3b04      	subs	r3, #4
 8002eb8:	2a00      	cmp	r2, #0
 8002eba:	d1ef      	bne.n	8002e9c <quorem+0xf0>
 8002ebc:	3c01      	subs	r4, #1
 8002ebe:	e7ea      	b.n	8002e96 <quorem+0xea>
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	e7ee      	b.n	8002ea2 <quorem+0xf6>
 8002ec4:	0000      	movs	r0, r0
	...

08002ec8 <_dtoa_r>:
 8002ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ecc:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002ece:	b095      	sub	sp, #84	; 0x54
 8002ed0:	4604      	mov	r4, r0
 8002ed2:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8002ed4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002ed8:	b93e      	cbnz	r6, 8002eea <_dtoa_r+0x22>
 8002eda:	2010      	movs	r0, #16
 8002edc:	f000 fdd6 	bl	8003a8c <malloc>
 8002ee0:	6260      	str	r0, [r4, #36]	; 0x24
 8002ee2:	6046      	str	r6, [r0, #4]
 8002ee4:	6086      	str	r6, [r0, #8]
 8002ee6:	6006      	str	r6, [r0, #0]
 8002ee8:	60c6      	str	r6, [r0, #12]
 8002eea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002eec:	6819      	ldr	r1, [r3, #0]
 8002eee:	b151      	cbz	r1, 8002f06 <_dtoa_r+0x3e>
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	4093      	lsls	r3, r2
 8002ef6:	604a      	str	r2, [r1, #4]
 8002ef8:	608b      	str	r3, [r1, #8]
 8002efa:	4620      	mov	r0, r4
 8002efc:	f001 f834 	bl	8003f68 <_Bfree>
 8002f00:	2200      	movs	r2, #0
 8002f02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	9b03      	ldr	r3, [sp, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bfb7      	itett	lt
 8002f0c:	2301      	movlt	r3, #1
 8002f0e:	2300      	movge	r3, #0
 8002f10:	602b      	strlt	r3, [r5, #0]
 8002f12:	9b03      	ldrlt	r3, [sp, #12]
 8002f14:	bfae      	itee	ge
 8002f16:	602b      	strge	r3, [r5, #0]
 8002f18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002f1c:	9303      	strlt	r3, [sp, #12]
 8002f1e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8002f22:	4bab      	ldr	r3, [pc, #684]	; (80031d0 <_dtoa_r+0x308>)
 8002f24:	ea33 0309 	bics.w	r3, r3, r9
 8002f28:	d11b      	bne.n	8002f62 <_dtoa_r+0x9a>
 8002f2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8002f2e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	9b02      	ldr	r3, [sp, #8]
 8002f34:	b923      	cbnz	r3, 8002f40 <_dtoa_r+0x78>
 8002f36:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8002f3a:	2800      	cmp	r0, #0
 8002f3c:	f000 8583 	beq.w	8003a46 <_dtoa_r+0xb7e>
 8002f40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002f42:	b953      	cbnz	r3, 8002f5a <_dtoa_r+0x92>
 8002f44:	4ba3      	ldr	r3, [pc, #652]	; (80031d4 <_dtoa_r+0x30c>)
 8002f46:	e021      	b.n	8002f8c <_dtoa_r+0xc4>
 8002f48:	4ba3      	ldr	r3, [pc, #652]	; (80031d8 <_dtoa_r+0x310>)
 8002f4a:	9306      	str	r3, [sp, #24]
 8002f4c:	3308      	adds	r3, #8
 8002f4e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	9806      	ldr	r0, [sp, #24]
 8002f54:	b015      	add	sp, #84	; 0x54
 8002f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f5a:	4b9e      	ldr	r3, [pc, #632]	; (80031d4 <_dtoa_r+0x30c>)
 8002f5c:	9306      	str	r3, [sp, #24]
 8002f5e:	3303      	adds	r3, #3
 8002f60:	e7f5      	b.n	8002f4e <_dtoa_r+0x86>
 8002f62:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8002f66:	2200      	movs	r2, #0
 8002f68:	2300      	movs	r3, #0
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	4639      	mov	r1, r7
 8002f6e:	f7fd fd17 	bl	80009a0 <__aeabi_dcmpeq>
 8002f72:	4680      	mov	r8, r0
 8002f74:	b160      	cbz	r0, 8002f90 <_dtoa_r+0xc8>
 8002f76:	2301      	movs	r3, #1
 8002f78:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002f7a:	6013      	str	r3, [r2, #0]
 8002f7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 855e 	beq.w	8003a40 <_dtoa_r+0xb78>
 8002f84:	4b95      	ldr	r3, [pc, #596]	; (80031dc <_dtoa_r+0x314>)
 8002f86:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	9306      	str	r3, [sp, #24]
 8002f8e:	e7e0      	b.n	8002f52 <_dtoa_r+0x8a>
 8002f90:	ab12      	add	r3, sp, #72	; 0x48
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	ab13      	add	r3, sp, #76	; 0x4c
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	4632      	mov	r2, r6
 8002f9a:	463b      	mov	r3, r7
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	f001 fa31 	bl	8004404 <__d2b>
 8002fa2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8002fa6:	4682      	mov	sl, r0
 8002fa8:	2d00      	cmp	r5, #0
 8002faa:	d07d      	beq.n	80030a8 <_dtoa_r+0x1e0>
 8002fac:	4630      	mov	r0, r6
 8002fae:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002fb2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002fb6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8002fba:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002fbe:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	4b86      	ldr	r3, [pc, #536]	; (80031e0 <_dtoa_r+0x318>)
 8002fc6:	f7fd f8cf 	bl	8000168 <__aeabi_dsub>
 8002fca:	a37b      	add	r3, pc, #492	; (adr r3, 80031b8 <_dtoa_r+0x2f0>)
 8002fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd0:	f7fd fa7e 	bl	80004d0 <__aeabi_dmul>
 8002fd4:	a37a      	add	r3, pc, #488	; (adr r3, 80031c0 <_dtoa_r+0x2f8>)
 8002fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fda:	f7fd f8c7 	bl	800016c <__adddf3>
 8002fde:	4606      	mov	r6, r0
 8002fe0:	4628      	mov	r0, r5
 8002fe2:	460f      	mov	r7, r1
 8002fe4:	f7fd fa0e 	bl	8000404 <__aeabi_i2d>
 8002fe8:	a377      	add	r3, pc, #476	; (adr r3, 80031c8 <_dtoa_r+0x300>)
 8002fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fee:	f7fd fa6f 	bl	80004d0 <__aeabi_dmul>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	4630      	mov	r0, r6
 8002ff8:	4639      	mov	r1, r7
 8002ffa:	f7fd f8b7 	bl	800016c <__adddf3>
 8002ffe:	4606      	mov	r6, r0
 8003000:	460f      	mov	r7, r1
 8003002:	f7fd fd15 	bl	8000a30 <__aeabi_d2iz>
 8003006:	2200      	movs	r2, #0
 8003008:	4683      	mov	fp, r0
 800300a:	2300      	movs	r3, #0
 800300c:	4630      	mov	r0, r6
 800300e:	4639      	mov	r1, r7
 8003010:	f7fd fcd0 	bl	80009b4 <__aeabi_dcmplt>
 8003014:	b158      	cbz	r0, 800302e <_dtoa_r+0x166>
 8003016:	4658      	mov	r0, fp
 8003018:	f7fd f9f4 	bl	8000404 <__aeabi_i2d>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4630      	mov	r0, r6
 8003022:	4639      	mov	r1, r7
 8003024:	f7fd fcbc 	bl	80009a0 <__aeabi_dcmpeq>
 8003028:	b908      	cbnz	r0, 800302e <_dtoa_r+0x166>
 800302a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800302e:	f1bb 0f16 	cmp.w	fp, #22
 8003032:	d858      	bhi.n	80030e6 <_dtoa_r+0x21e>
 8003034:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003038:	496a      	ldr	r1, [pc, #424]	; (80031e4 <_dtoa_r+0x31c>)
 800303a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800303e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003042:	f7fd fcd5 	bl	80009f0 <__aeabi_dcmpgt>
 8003046:	2800      	cmp	r0, #0
 8003048:	d04f      	beq.n	80030ea <_dtoa_r+0x222>
 800304a:	2300      	movs	r3, #0
 800304c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003050:	930d      	str	r3, [sp, #52]	; 0x34
 8003052:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003054:	1b5d      	subs	r5, r3, r5
 8003056:	1e6b      	subs	r3, r5, #1
 8003058:	9307      	str	r3, [sp, #28]
 800305a:	bf43      	ittte	mi
 800305c:	2300      	movmi	r3, #0
 800305e:	f1c5 0801 	rsbmi	r8, r5, #1
 8003062:	9307      	strmi	r3, [sp, #28]
 8003064:	f04f 0800 	movpl.w	r8, #0
 8003068:	f1bb 0f00 	cmp.w	fp, #0
 800306c:	db3f      	blt.n	80030ee <_dtoa_r+0x226>
 800306e:	9b07      	ldr	r3, [sp, #28]
 8003070:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8003074:	445b      	add	r3, fp
 8003076:	9307      	str	r3, [sp, #28]
 8003078:	2300      	movs	r3, #0
 800307a:	9308      	str	r3, [sp, #32]
 800307c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800307e:	2b09      	cmp	r3, #9
 8003080:	f200 80b4 	bhi.w	80031ec <_dtoa_r+0x324>
 8003084:	2b05      	cmp	r3, #5
 8003086:	bfc4      	itt	gt
 8003088:	3b04      	subgt	r3, #4
 800308a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800308c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800308e:	bfc8      	it	gt
 8003090:	2600      	movgt	r6, #0
 8003092:	f1a3 0302 	sub.w	r3, r3, #2
 8003096:	bfd8      	it	le
 8003098:	2601      	movle	r6, #1
 800309a:	2b03      	cmp	r3, #3
 800309c:	f200 80b2 	bhi.w	8003204 <_dtoa_r+0x33c>
 80030a0:	e8df f003 	tbb	[pc, r3]
 80030a4:	782d8684 	.word	0x782d8684
 80030a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80030aa:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80030ac:	441d      	add	r5, r3
 80030ae:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80030b2:	2b20      	cmp	r3, #32
 80030b4:	dd11      	ble.n	80030da <_dtoa_r+0x212>
 80030b6:	9a02      	ldr	r2, [sp, #8]
 80030b8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80030bc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80030c0:	fa22 f000 	lsr.w	r0, r2, r0
 80030c4:	fa09 f303 	lsl.w	r3, r9, r3
 80030c8:	4318      	orrs	r0, r3
 80030ca:	f7fd f98b 	bl	80003e4 <__aeabi_ui2d>
 80030ce:	2301      	movs	r3, #1
 80030d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80030d4:	3d01      	subs	r5, #1
 80030d6:	9310      	str	r3, [sp, #64]	; 0x40
 80030d8:	e773      	b.n	8002fc2 <_dtoa_r+0xfa>
 80030da:	f1c3 0020 	rsb	r0, r3, #32
 80030de:	9b02      	ldr	r3, [sp, #8]
 80030e0:	fa03 f000 	lsl.w	r0, r3, r0
 80030e4:	e7f1      	b.n	80030ca <_dtoa_r+0x202>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e7b2      	b.n	8003050 <_dtoa_r+0x188>
 80030ea:	900d      	str	r0, [sp, #52]	; 0x34
 80030ec:	e7b1      	b.n	8003052 <_dtoa_r+0x18a>
 80030ee:	f1cb 0300 	rsb	r3, fp, #0
 80030f2:	9308      	str	r3, [sp, #32]
 80030f4:	2300      	movs	r3, #0
 80030f6:	eba8 080b 	sub.w	r8, r8, fp
 80030fa:	930c      	str	r3, [sp, #48]	; 0x30
 80030fc:	e7be      	b.n	800307c <_dtoa_r+0x1b4>
 80030fe:	2301      	movs	r3, #1
 8003100:	9309      	str	r3, [sp, #36]	; 0x24
 8003102:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003104:	2b00      	cmp	r3, #0
 8003106:	f340 8080 	ble.w	800320a <_dtoa_r+0x342>
 800310a:	4699      	mov	r9, r3
 800310c:	9304      	str	r3, [sp, #16]
 800310e:	2200      	movs	r2, #0
 8003110:	2104      	movs	r1, #4
 8003112:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003114:	606a      	str	r2, [r5, #4]
 8003116:	f101 0214 	add.w	r2, r1, #20
 800311a:	429a      	cmp	r2, r3
 800311c:	d97a      	bls.n	8003214 <_dtoa_r+0x34c>
 800311e:	6869      	ldr	r1, [r5, #4]
 8003120:	4620      	mov	r0, r4
 8003122:	f000 feed 	bl	8003f00 <_Balloc>
 8003126:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003128:	6028      	str	r0, [r5, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f1b9 0f0e 	cmp.w	r9, #14
 8003130:	9306      	str	r3, [sp, #24]
 8003132:	f200 80f0 	bhi.w	8003316 <_dtoa_r+0x44e>
 8003136:	2e00      	cmp	r6, #0
 8003138:	f000 80ed 	beq.w	8003316 <_dtoa_r+0x44e>
 800313c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003140:	f1bb 0f00 	cmp.w	fp, #0
 8003144:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003148:	dd79      	ble.n	800323e <_dtoa_r+0x376>
 800314a:	4a26      	ldr	r2, [pc, #152]	; (80031e4 <_dtoa_r+0x31c>)
 800314c:	f00b 030f 	and.w	r3, fp, #15
 8003150:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003154:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003158:	06f0      	lsls	r0, r6, #27
 800315a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003162:	d55c      	bpl.n	800321e <_dtoa_r+0x356>
 8003164:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003168:	4b1f      	ldr	r3, [pc, #124]	; (80031e8 <_dtoa_r+0x320>)
 800316a:	2503      	movs	r5, #3
 800316c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003170:	f7fd fad8 	bl	8000724 <__aeabi_ddiv>
 8003174:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003178:	f006 060f 	and.w	r6, r6, #15
 800317c:	4f1a      	ldr	r7, [pc, #104]	; (80031e8 <_dtoa_r+0x320>)
 800317e:	2e00      	cmp	r6, #0
 8003180:	d14f      	bne.n	8003222 <_dtoa_r+0x35a>
 8003182:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800318a:	f7fd facb 	bl	8000724 <__aeabi_ddiv>
 800318e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003192:	e06e      	b.n	8003272 <_dtoa_r+0x3aa>
 8003194:	2301      	movs	r3, #1
 8003196:	9309      	str	r3, [sp, #36]	; 0x24
 8003198:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800319a:	445b      	add	r3, fp
 800319c:	f103 0901 	add.w	r9, r3, #1
 80031a0:	9304      	str	r3, [sp, #16]
 80031a2:	464b      	mov	r3, r9
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	bfb8      	it	lt
 80031a8:	2301      	movlt	r3, #1
 80031aa:	e7b0      	b.n	800310e <_dtoa_r+0x246>
 80031ac:	2300      	movs	r3, #0
 80031ae:	e7a7      	b.n	8003100 <_dtoa_r+0x238>
 80031b0:	2300      	movs	r3, #0
 80031b2:	e7f0      	b.n	8003196 <_dtoa_r+0x2ce>
 80031b4:	f3af 8000 	nop.w
 80031b8:	636f4361 	.word	0x636f4361
 80031bc:	3fd287a7 	.word	0x3fd287a7
 80031c0:	8b60c8b3 	.word	0x8b60c8b3
 80031c4:	3fc68a28 	.word	0x3fc68a28
 80031c8:	509f79fb 	.word	0x509f79fb
 80031cc:	3fd34413 	.word	0x3fd34413
 80031d0:	7ff00000 	.word	0x7ff00000
 80031d4:	08004c6f 	.word	0x08004c6f
 80031d8:	08004c66 	.word	0x08004c66
 80031dc:	08004c45 	.word	0x08004c45
 80031e0:	3ff80000 	.word	0x3ff80000
 80031e4:	08004ca0 	.word	0x08004ca0
 80031e8:	08004c78 	.word	0x08004c78
 80031ec:	2601      	movs	r6, #1
 80031ee:	2300      	movs	r3, #0
 80031f0:	9609      	str	r6, [sp, #36]	; 0x24
 80031f2:	931e      	str	r3, [sp, #120]	; 0x78
 80031f4:	f04f 33ff 	mov.w	r3, #4294967295
 80031f8:	2200      	movs	r2, #0
 80031fa:	9304      	str	r3, [sp, #16]
 80031fc:	4699      	mov	r9, r3
 80031fe:	2312      	movs	r3, #18
 8003200:	921f      	str	r2, [sp, #124]	; 0x7c
 8003202:	e784      	b.n	800310e <_dtoa_r+0x246>
 8003204:	2301      	movs	r3, #1
 8003206:	9309      	str	r3, [sp, #36]	; 0x24
 8003208:	e7f4      	b.n	80031f4 <_dtoa_r+0x32c>
 800320a:	2301      	movs	r3, #1
 800320c:	9304      	str	r3, [sp, #16]
 800320e:	4699      	mov	r9, r3
 8003210:	461a      	mov	r2, r3
 8003212:	e7f5      	b.n	8003200 <_dtoa_r+0x338>
 8003214:	686a      	ldr	r2, [r5, #4]
 8003216:	0049      	lsls	r1, r1, #1
 8003218:	3201      	adds	r2, #1
 800321a:	606a      	str	r2, [r5, #4]
 800321c:	e77b      	b.n	8003116 <_dtoa_r+0x24e>
 800321e:	2502      	movs	r5, #2
 8003220:	e7ac      	b.n	800317c <_dtoa_r+0x2b4>
 8003222:	07f1      	lsls	r1, r6, #31
 8003224:	d508      	bpl.n	8003238 <_dtoa_r+0x370>
 8003226:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800322a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800322e:	f7fd f94f 	bl	80004d0 <__aeabi_dmul>
 8003232:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003236:	3501      	adds	r5, #1
 8003238:	1076      	asrs	r6, r6, #1
 800323a:	3708      	adds	r7, #8
 800323c:	e79f      	b.n	800317e <_dtoa_r+0x2b6>
 800323e:	f000 80a5 	beq.w	800338c <_dtoa_r+0x4c4>
 8003242:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003246:	f1cb 0600 	rsb	r6, fp, #0
 800324a:	4ba2      	ldr	r3, [pc, #648]	; (80034d4 <_dtoa_r+0x60c>)
 800324c:	f006 020f 	and.w	r2, r6, #15
 8003250:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003258:	f7fd f93a 	bl	80004d0 <__aeabi_dmul>
 800325c:	2502      	movs	r5, #2
 800325e:	2300      	movs	r3, #0
 8003260:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003264:	4f9c      	ldr	r7, [pc, #624]	; (80034d8 <_dtoa_r+0x610>)
 8003266:	1136      	asrs	r6, r6, #4
 8003268:	2e00      	cmp	r6, #0
 800326a:	f040 8084 	bne.w	8003376 <_dtoa_r+0x4ae>
 800326e:	2b00      	cmp	r3, #0
 8003270:	d18d      	bne.n	800318e <_dtoa_r+0x2c6>
 8003272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 808b 	beq.w	8003390 <_dtoa_r+0x4c8>
 800327a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800327e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003282:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003286:	2200      	movs	r2, #0
 8003288:	4b94      	ldr	r3, [pc, #592]	; (80034dc <_dtoa_r+0x614>)
 800328a:	f7fd fb93 	bl	80009b4 <__aeabi_dcmplt>
 800328e:	2800      	cmp	r0, #0
 8003290:	d07e      	beq.n	8003390 <_dtoa_r+0x4c8>
 8003292:	f1b9 0f00 	cmp.w	r9, #0
 8003296:	d07b      	beq.n	8003390 <_dtoa_r+0x4c8>
 8003298:	9b04      	ldr	r3, [sp, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	dd37      	ble.n	800330e <_dtoa_r+0x446>
 800329e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80032a2:	2200      	movs	r2, #0
 80032a4:	4b8e      	ldr	r3, [pc, #568]	; (80034e0 <_dtoa_r+0x618>)
 80032a6:	f7fd f913 	bl	80004d0 <__aeabi_dmul>
 80032aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032ae:	9e04      	ldr	r6, [sp, #16]
 80032b0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80032b4:	3501      	adds	r5, #1
 80032b6:	4628      	mov	r0, r5
 80032b8:	f7fd f8a4 	bl	8000404 <__aeabi_i2d>
 80032bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80032c0:	f7fd f906 	bl	80004d0 <__aeabi_dmul>
 80032c4:	4b87      	ldr	r3, [pc, #540]	; (80034e4 <_dtoa_r+0x61c>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	f7fc ff50 	bl	800016c <__adddf3>
 80032cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80032d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80032d2:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80032d6:	950b      	str	r5, [sp, #44]	; 0x2c
 80032d8:	2e00      	cmp	r6, #0
 80032da:	d15c      	bne.n	8003396 <_dtoa_r+0x4ce>
 80032dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032e0:	2200      	movs	r2, #0
 80032e2:	4b81      	ldr	r3, [pc, #516]	; (80034e8 <_dtoa_r+0x620>)
 80032e4:	f7fc ff40 	bl	8000168 <__aeabi_dsub>
 80032e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80032ea:	462b      	mov	r3, r5
 80032ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032f0:	f7fd fb7e 	bl	80009f0 <__aeabi_dcmpgt>
 80032f4:	2800      	cmp	r0, #0
 80032f6:	f040 82f7 	bne.w	80038e8 <_dtoa_r+0xa20>
 80032fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003300:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003304:	f7fd fb56 	bl	80009b4 <__aeabi_dcmplt>
 8003308:	2800      	cmp	r0, #0
 800330a:	f040 82eb 	bne.w	80038e4 <_dtoa_r+0xa1c>
 800330e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003312:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003316:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003318:	2b00      	cmp	r3, #0
 800331a:	f2c0 8150 	blt.w	80035be <_dtoa_r+0x6f6>
 800331e:	f1bb 0f0e 	cmp.w	fp, #14
 8003322:	f300 814c 	bgt.w	80035be <_dtoa_r+0x6f6>
 8003326:	4b6b      	ldr	r3, [pc, #428]	; (80034d4 <_dtoa_r+0x60c>)
 8003328:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800332c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003330:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003334:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003336:	2b00      	cmp	r3, #0
 8003338:	f280 80da 	bge.w	80034f0 <_dtoa_r+0x628>
 800333c:	f1b9 0f00 	cmp.w	r9, #0
 8003340:	f300 80d6 	bgt.w	80034f0 <_dtoa_r+0x628>
 8003344:	f040 82cd 	bne.w	80038e2 <_dtoa_r+0xa1a>
 8003348:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800334c:	2200      	movs	r2, #0
 800334e:	4b66      	ldr	r3, [pc, #408]	; (80034e8 <_dtoa_r+0x620>)
 8003350:	f7fd f8be 	bl	80004d0 <__aeabi_dmul>
 8003354:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003358:	f7fd fb40 	bl	80009dc <__aeabi_dcmpge>
 800335c:	464e      	mov	r6, r9
 800335e:	464f      	mov	r7, r9
 8003360:	2800      	cmp	r0, #0
 8003362:	f040 82a4 	bne.w	80038ae <_dtoa_r+0x9e6>
 8003366:	9b06      	ldr	r3, [sp, #24]
 8003368:	9a06      	ldr	r2, [sp, #24]
 800336a:	1c5d      	adds	r5, r3, #1
 800336c:	2331      	movs	r3, #49	; 0x31
 800336e:	f10b 0b01 	add.w	fp, fp, #1
 8003372:	7013      	strb	r3, [r2, #0]
 8003374:	e29f      	b.n	80038b6 <_dtoa_r+0x9ee>
 8003376:	07f2      	lsls	r2, r6, #31
 8003378:	d505      	bpl.n	8003386 <_dtoa_r+0x4be>
 800337a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800337e:	f7fd f8a7 	bl	80004d0 <__aeabi_dmul>
 8003382:	2301      	movs	r3, #1
 8003384:	3501      	adds	r5, #1
 8003386:	1076      	asrs	r6, r6, #1
 8003388:	3708      	adds	r7, #8
 800338a:	e76d      	b.n	8003268 <_dtoa_r+0x3a0>
 800338c:	2502      	movs	r5, #2
 800338e:	e770      	b.n	8003272 <_dtoa_r+0x3aa>
 8003390:	465f      	mov	r7, fp
 8003392:	464e      	mov	r6, r9
 8003394:	e78f      	b.n	80032b6 <_dtoa_r+0x3ee>
 8003396:	9a06      	ldr	r2, [sp, #24]
 8003398:	4b4e      	ldr	r3, [pc, #312]	; (80034d4 <_dtoa_r+0x60c>)
 800339a:	4432      	add	r2, r6
 800339c:	9211      	str	r2, [sp, #68]	; 0x44
 800339e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033a0:	1e71      	subs	r1, r6, #1
 80033a2:	2a00      	cmp	r2, #0
 80033a4:	d048      	beq.n	8003438 <_dtoa_r+0x570>
 80033a6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80033aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ae:	2000      	movs	r0, #0
 80033b0:	494e      	ldr	r1, [pc, #312]	; (80034ec <_dtoa_r+0x624>)
 80033b2:	f7fd f9b7 	bl	8000724 <__aeabi_ddiv>
 80033b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80033ba:	f7fc fed5 	bl	8000168 <__aeabi_dsub>
 80033be:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80033c2:	9d06      	ldr	r5, [sp, #24]
 80033c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033c8:	f7fd fb32 	bl	8000a30 <__aeabi_d2iz>
 80033cc:	4606      	mov	r6, r0
 80033ce:	f7fd f819 	bl	8000404 <__aeabi_i2d>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033da:	f7fc fec5 	bl	8000168 <__aeabi_dsub>
 80033de:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80033e2:	3630      	adds	r6, #48	; 0x30
 80033e4:	f805 6b01 	strb.w	r6, [r5], #1
 80033e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80033ec:	f7fd fae2 	bl	80009b4 <__aeabi_dcmplt>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	d164      	bne.n	80034be <_dtoa_r+0x5f6>
 80033f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80033f8:	2000      	movs	r0, #0
 80033fa:	4938      	ldr	r1, [pc, #224]	; (80034dc <_dtoa_r+0x614>)
 80033fc:	f7fc feb4 	bl	8000168 <__aeabi_dsub>
 8003400:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003404:	f7fd fad6 	bl	80009b4 <__aeabi_dcmplt>
 8003408:	2800      	cmp	r0, #0
 800340a:	f040 80b9 	bne.w	8003580 <_dtoa_r+0x6b8>
 800340e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003410:	429d      	cmp	r5, r3
 8003412:	f43f af7c 	beq.w	800330e <_dtoa_r+0x446>
 8003416:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800341a:	2200      	movs	r2, #0
 800341c:	4b30      	ldr	r3, [pc, #192]	; (80034e0 <_dtoa_r+0x618>)
 800341e:	f7fd f857 	bl	80004d0 <__aeabi_dmul>
 8003422:	2200      	movs	r2, #0
 8003424:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003428:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800342c:	4b2c      	ldr	r3, [pc, #176]	; (80034e0 <_dtoa_r+0x618>)
 800342e:	f7fd f84f 	bl	80004d0 <__aeabi_dmul>
 8003432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003436:	e7c5      	b.n	80033c4 <_dtoa_r+0x4fc>
 8003438:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800343c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003440:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003444:	f7fd f844 	bl	80004d0 <__aeabi_dmul>
 8003448:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800344c:	9d06      	ldr	r5, [sp, #24]
 800344e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003452:	f7fd faed 	bl	8000a30 <__aeabi_d2iz>
 8003456:	4606      	mov	r6, r0
 8003458:	f7fc ffd4 	bl	8000404 <__aeabi_i2d>
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003464:	f7fc fe80 	bl	8000168 <__aeabi_dsub>
 8003468:	3630      	adds	r6, #48	; 0x30
 800346a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800346c:	f805 6b01 	strb.w	r6, [r5], #1
 8003470:	42ab      	cmp	r3, r5
 8003472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	d124      	bne.n	80034c6 <_dtoa_r+0x5fe>
 800347c:	4b1b      	ldr	r3, [pc, #108]	; (80034ec <_dtoa_r+0x624>)
 800347e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003482:	f7fc fe73 	bl	800016c <__adddf3>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800348e:	f7fd faaf 	bl	80009f0 <__aeabi_dcmpgt>
 8003492:	2800      	cmp	r0, #0
 8003494:	d174      	bne.n	8003580 <_dtoa_r+0x6b8>
 8003496:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800349a:	2000      	movs	r0, #0
 800349c:	4913      	ldr	r1, [pc, #76]	; (80034ec <_dtoa_r+0x624>)
 800349e:	f7fc fe63 	bl	8000168 <__aeabi_dsub>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034aa:	f7fd fa83 	bl	80009b4 <__aeabi_dcmplt>
 80034ae:	2800      	cmp	r0, #0
 80034b0:	f43f af2d 	beq.w	800330e <_dtoa_r+0x446>
 80034b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80034b8:	1e6a      	subs	r2, r5, #1
 80034ba:	2b30      	cmp	r3, #48	; 0x30
 80034bc:	d001      	beq.n	80034c2 <_dtoa_r+0x5fa>
 80034be:	46bb      	mov	fp, r7
 80034c0:	e04d      	b.n	800355e <_dtoa_r+0x696>
 80034c2:	4615      	mov	r5, r2
 80034c4:	e7f6      	b.n	80034b4 <_dtoa_r+0x5ec>
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <_dtoa_r+0x618>)
 80034c8:	f7fd f802 	bl	80004d0 <__aeabi_dmul>
 80034cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80034d0:	e7bd      	b.n	800344e <_dtoa_r+0x586>
 80034d2:	bf00      	nop
 80034d4:	08004ca0 	.word	0x08004ca0
 80034d8:	08004c78 	.word	0x08004c78
 80034dc:	3ff00000 	.word	0x3ff00000
 80034e0:	40240000 	.word	0x40240000
 80034e4:	401c0000 	.word	0x401c0000
 80034e8:	40140000 	.word	0x40140000
 80034ec:	3fe00000 	.word	0x3fe00000
 80034f0:	9d06      	ldr	r5, [sp, #24]
 80034f2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80034f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034fa:	4630      	mov	r0, r6
 80034fc:	4639      	mov	r1, r7
 80034fe:	f7fd f911 	bl	8000724 <__aeabi_ddiv>
 8003502:	f7fd fa95 	bl	8000a30 <__aeabi_d2iz>
 8003506:	4680      	mov	r8, r0
 8003508:	f7fc ff7c 	bl	8000404 <__aeabi_i2d>
 800350c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003510:	f7fc ffde 	bl	80004d0 <__aeabi_dmul>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	4630      	mov	r0, r6
 800351a:	4639      	mov	r1, r7
 800351c:	f7fc fe24 	bl	8000168 <__aeabi_dsub>
 8003520:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8003524:	f805 6b01 	strb.w	r6, [r5], #1
 8003528:	9e06      	ldr	r6, [sp, #24]
 800352a:	4602      	mov	r2, r0
 800352c:	1bae      	subs	r6, r5, r6
 800352e:	45b1      	cmp	r9, r6
 8003530:	460b      	mov	r3, r1
 8003532:	d137      	bne.n	80035a4 <_dtoa_r+0x6dc>
 8003534:	f7fc fe1a 	bl	800016c <__adddf3>
 8003538:	4606      	mov	r6, r0
 800353a:	460f      	mov	r7, r1
 800353c:	4602      	mov	r2, r0
 800353e:	460b      	mov	r3, r1
 8003540:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003544:	f7fd fa36 	bl	80009b4 <__aeabi_dcmplt>
 8003548:	b9c8      	cbnz	r0, 800357e <_dtoa_r+0x6b6>
 800354a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800354e:	4632      	mov	r2, r6
 8003550:	463b      	mov	r3, r7
 8003552:	f7fd fa25 	bl	80009a0 <__aeabi_dcmpeq>
 8003556:	b110      	cbz	r0, 800355e <_dtoa_r+0x696>
 8003558:	f018 0f01 	tst.w	r8, #1
 800355c:	d10f      	bne.n	800357e <_dtoa_r+0x6b6>
 800355e:	4651      	mov	r1, sl
 8003560:	4620      	mov	r0, r4
 8003562:	f000 fd01 	bl	8003f68 <_Bfree>
 8003566:	2300      	movs	r3, #0
 8003568:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800356a:	702b      	strb	r3, [r5, #0]
 800356c:	f10b 0301 	add.w	r3, fp, #1
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003574:	2b00      	cmp	r3, #0
 8003576:	f43f acec 	beq.w	8002f52 <_dtoa_r+0x8a>
 800357a:	601d      	str	r5, [r3, #0]
 800357c:	e4e9      	b.n	8002f52 <_dtoa_r+0x8a>
 800357e:	465f      	mov	r7, fp
 8003580:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003584:	1e6b      	subs	r3, r5, #1
 8003586:	2a39      	cmp	r2, #57	; 0x39
 8003588:	d106      	bne.n	8003598 <_dtoa_r+0x6d0>
 800358a:	9a06      	ldr	r2, [sp, #24]
 800358c:	429a      	cmp	r2, r3
 800358e:	d107      	bne.n	80035a0 <_dtoa_r+0x6d8>
 8003590:	2330      	movs	r3, #48	; 0x30
 8003592:	7013      	strb	r3, [r2, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	3701      	adds	r7, #1
 8003598:	781a      	ldrb	r2, [r3, #0]
 800359a:	3201      	adds	r2, #1
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e78e      	b.n	80034be <_dtoa_r+0x5f6>
 80035a0:	461d      	mov	r5, r3
 80035a2:	e7ed      	b.n	8003580 <_dtoa_r+0x6b8>
 80035a4:	2200      	movs	r2, #0
 80035a6:	4bb5      	ldr	r3, [pc, #724]	; (800387c <_dtoa_r+0x9b4>)
 80035a8:	f7fc ff92 	bl	80004d0 <__aeabi_dmul>
 80035ac:	2200      	movs	r2, #0
 80035ae:	2300      	movs	r3, #0
 80035b0:	4606      	mov	r6, r0
 80035b2:	460f      	mov	r7, r1
 80035b4:	f7fd f9f4 	bl	80009a0 <__aeabi_dcmpeq>
 80035b8:	2800      	cmp	r0, #0
 80035ba:	d09c      	beq.n	80034f6 <_dtoa_r+0x62e>
 80035bc:	e7cf      	b.n	800355e <_dtoa_r+0x696>
 80035be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035c0:	2a00      	cmp	r2, #0
 80035c2:	f000 8129 	beq.w	8003818 <_dtoa_r+0x950>
 80035c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80035c8:	2a01      	cmp	r2, #1
 80035ca:	f300 810e 	bgt.w	80037ea <_dtoa_r+0x922>
 80035ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80035d0:	2a00      	cmp	r2, #0
 80035d2:	f000 8106 	beq.w	80037e2 <_dtoa_r+0x91a>
 80035d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80035da:	4645      	mov	r5, r8
 80035dc:	9e08      	ldr	r6, [sp, #32]
 80035de:	9a07      	ldr	r2, [sp, #28]
 80035e0:	2101      	movs	r1, #1
 80035e2:	441a      	add	r2, r3
 80035e4:	4620      	mov	r0, r4
 80035e6:	4498      	add	r8, r3
 80035e8:	9207      	str	r2, [sp, #28]
 80035ea:	f000 fd5d 	bl	80040a8 <__i2b>
 80035ee:	4607      	mov	r7, r0
 80035f0:	2d00      	cmp	r5, #0
 80035f2:	dd0b      	ble.n	800360c <_dtoa_r+0x744>
 80035f4:	9b07      	ldr	r3, [sp, #28]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	dd08      	ble.n	800360c <_dtoa_r+0x744>
 80035fa:	42ab      	cmp	r3, r5
 80035fc:	bfa8      	it	ge
 80035fe:	462b      	movge	r3, r5
 8003600:	9a07      	ldr	r2, [sp, #28]
 8003602:	eba8 0803 	sub.w	r8, r8, r3
 8003606:	1aed      	subs	r5, r5, r3
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	9307      	str	r3, [sp, #28]
 800360c:	9b08      	ldr	r3, [sp, #32]
 800360e:	b1fb      	cbz	r3, 8003650 <_dtoa_r+0x788>
 8003610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 8104 	beq.w	8003820 <_dtoa_r+0x958>
 8003618:	2e00      	cmp	r6, #0
 800361a:	dd11      	ble.n	8003640 <_dtoa_r+0x778>
 800361c:	4639      	mov	r1, r7
 800361e:	4632      	mov	r2, r6
 8003620:	4620      	mov	r0, r4
 8003622:	f000 fdd7 	bl	80041d4 <__pow5mult>
 8003626:	4652      	mov	r2, sl
 8003628:	4601      	mov	r1, r0
 800362a:	4607      	mov	r7, r0
 800362c:	4620      	mov	r0, r4
 800362e:	f000 fd44 	bl	80040ba <__multiply>
 8003632:	4651      	mov	r1, sl
 8003634:	900a      	str	r0, [sp, #40]	; 0x28
 8003636:	4620      	mov	r0, r4
 8003638:	f000 fc96 	bl	8003f68 <_Bfree>
 800363c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800363e:	469a      	mov	sl, r3
 8003640:	9b08      	ldr	r3, [sp, #32]
 8003642:	1b9a      	subs	r2, r3, r6
 8003644:	d004      	beq.n	8003650 <_dtoa_r+0x788>
 8003646:	4651      	mov	r1, sl
 8003648:	4620      	mov	r0, r4
 800364a:	f000 fdc3 	bl	80041d4 <__pow5mult>
 800364e:	4682      	mov	sl, r0
 8003650:	2101      	movs	r1, #1
 8003652:	4620      	mov	r0, r4
 8003654:	f000 fd28 	bl	80040a8 <__i2b>
 8003658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800365a:	4606      	mov	r6, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	f340 80e1 	ble.w	8003824 <_dtoa_r+0x95c>
 8003662:	461a      	mov	r2, r3
 8003664:	4601      	mov	r1, r0
 8003666:	4620      	mov	r0, r4
 8003668:	f000 fdb4 	bl	80041d4 <__pow5mult>
 800366c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800366e:	4606      	mov	r6, r0
 8003670:	2b01      	cmp	r3, #1
 8003672:	f340 80da 	ble.w	800382a <_dtoa_r+0x962>
 8003676:	2300      	movs	r3, #0
 8003678:	9308      	str	r3, [sp, #32]
 800367a:	6933      	ldr	r3, [r6, #16]
 800367c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003680:	6918      	ldr	r0, [r3, #16]
 8003682:	f000 fcc3 	bl	800400c <__hi0bits>
 8003686:	f1c0 0020 	rsb	r0, r0, #32
 800368a:	9b07      	ldr	r3, [sp, #28]
 800368c:	4418      	add	r0, r3
 800368e:	f010 001f 	ands.w	r0, r0, #31
 8003692:	f000 80f0 	beq.w	8003876 <_dtoa_r+0x9ae>
 8003696:	f1c0 0320 	rsb	r3, r0, #32
 800369a:	2b04      	cmp	r3, #4
 800369c:	f340 80e2 	ble.w	8003864 <_dtoa_r+0x99c>
 80036a0:	9b07      	ldr	r3, [sp, #28]
 80036a2:	f1c0 001c 	rsb	r0, r0, #28
 80036a6:	4480      	add	r8, r0
 80036a8:	4405      	add	r5, r0
 80036aa:	4403      	add	r3, r0
 80036ac:	9307      	str	r3, [sp, #28]
 80036ae:	f1b8 0f00 	cmp.w	r8, #0
 80036b2:	dd05      	ble.n	80036c0 <_dtoa_r+0x7f8>
 80036b4:	4651      	mov	r1, sl
 80036b6:	4642      	mov	r2, r8
 80036b8:	4620      	mov	r0, r4
 80036ba:	f000 fdd9 	bl	8004270 <__lshift>
 80036be:	4682      	mov	sl, r0
 80036c0:	9b07      	ldr	r3, [sp, #28]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	dd05      	ble.n	80036d2 <_dtoa_r+0x80a>
 80036c6:	4631      	mov	r1, r6
 80036c8:	461a      	mov	r2, r3
 80036ca:	4620      	mov	r0, r4
 80036cc:	f000 fdd0 	bl	8004270 <__lshift>
 80036d0:	4606      	mov	r6, r0
 80036d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	f000 80d3 	beq.w	8003880 <_dtoa_r+0x9b8>
 80036da:	4631      	mov	r1, r6
 80036dc:	4650      	mov	r0, sl
 80036de:	f000 fe18 	bl	8004312 <__mcmp>
 80036e2:	2800      	cmp	r0, #0
 80036e4:	f280 80cc 	bge.w	8003880 <_dtoa_r+0x9b8>
 80036e8:	2300      	movs	r3, #0
 80036ea:	4651      	mov	r1, sl
 80036ec:	220a      	movs	r2, #10
 80036ee:	4620      	mov	r0, r4
 80036f0:	f000 fc51 	bl	8003f96 <__multadd>
 80036f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036f6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80036fa:	4682      	mov	sl, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f000 81a9 	beq.w	8003a54 <_dtoa_r+0xb8c>
 8003702:	2300      	movs	r3, #0
 8003704:	4639      	mov	r1, r7
 8003706:	220a      	movs	r2, #10
 8003708:	4620      	mov	r0, r4
 800370a:	f000 fc44 	bl	8003f96 <__multadd>
 800370e:	9b04      	ldr	r3, [sp, #16]
 8003710:	4607      	mov	r7, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	dc03      	bgt.n	800371e <_dtoa_r+0x856>
 8003716:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003718:	2b02      	cmp	r3, #2
 800371a:	f300 80b9 	bgt.w	8003890 <_dtoa_r+0x9c8>
 800371e:	2d00      	cmp	r5, #0
 8003720:	dd05      	ble.n	800372e <_dtoa_r+0x866>
 8003722:	4639      	mov	r1, r7
 8003724:	462a      	mov	r2, r5
 8003726:	4620      	mov	r0, r4
 8003728:	f000 fda2 	bl	8004270 <__lshift>
 800372c:	4607      	mov	r7, r0
 800372e:	9b08      	ldr	r3, [sp, #32]
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 8110 	beq.w	8003956 <_dtoa_r+0xa8e>
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4620      	mov	r0, r4
 800373a:	f000 fbe1 	bl	8003f00 <_Balloc>
 800373e:	4605      	mov	r5, r0
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	f107 010c 	add.w	r1, r7, #12
 8003746:	3202      	adds	r2, #2
 8003748:	0092      	lsls	r2, r2, #2
 800374a:	300c      	adds	r0, #12
 800374c:	f000 fbc0 	bl	8003ed0 <memcpy>
 8003750:	2201      	movs	r2, #1
 8003752:	4629      	mov	r1, r5
 8003754:	4620      	mov	r0, r4
 8003756:	f000 fd8b 	bl	8004270 <__lshift>
 800375a:	9707      	str	r7, [sp, #28]
 800375c:	4607      	mov	r7, r0
 800375e:	9b02      	ldr	r3, [sp, #8]
 8003760:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	9308      	str	r3, [sp, #32]
 800376a:	4631      	mov	r1, r6
 800376c:	4650      	mov	r0, sl
 800376e:	f7ff fb1d 	bl	8002dac <quorem>
 8003772:	9907      	ldr	r1, [sp, #28]
 8003774:	4605      	mov	r5, r0
 8003776:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800377a:	4650      	mov	r0, sl
 800377c:	f000 fdc9 	bl	8004312 <__mcmp>
 8003780:	463a      	mov	r2, r7
 8003782:	9002      	str	r0, [sp, #8]
 8003784:	4631      	mov	r1, r6
 8003786:	4620      	mov	r0, r4
 8003788:	f000 fddd 	bl	8004346 <__mdiff>
 800378c:	68c3      	ldr	r3, [r0, #12]
 800378e:	4602      	mov	r2, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	f040 80e2 	bne.w	800395a <_dtoa_r+0xa92>
 8003796:	4601      	mov	r1, r0
 8003798:	9009      	str	r0, [sp, #36]	; 0x24
 800379a:	4650      	mov	r0, sl
 800379c:	f000 fdb9 	bl	8004312 <__mcmp>
 80037a0:	4603      	mov	r3, r0
 80037a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037a4:	4611      	mov	r1, r2
 80037a6:	4620      	mov	r0, r4
 80037a8:	9309      	str	r3, [sp, #36]	; 0x24
 80037aa:	f000 fbdd 	bl	8003f68 <_Bfree>
 80037ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f040 80d4 	bne.w	800395e <_dtoa_r+0xa96>
 80037b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80037b8:	2a00      	cmp	r2, #0
 80037ba:	f040 80d0 	bne.w	800395e <_dtoa_r+0xa96>
 80037be:	9a08      	ldr	r2, [sp, #32]
 80037c0:	2a00      	cmp	r2, #0
 80037c2:	f040 80cc 	bne.w	800395e <_dtoa_r+0xa96>
 80037c6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80037ca:	f000 80e8 	beq.w	800399e <_dtoa_r+0xad6>
 80037ce:	9b02      	ldr	r3, [sp, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	dd01      	ble.n	80037d8 <_dtoa_r+0x910>
 80037d4:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80037d8:	f108 0501 	add.w	r5, r8, #1
 80037dc:	f888 9000 	strb.w	r9, [r8]
 80037e0:	e06b      	b.n	80038ba <_dtoa_r+0x9f2>
 80037e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80037e4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80037e8:	e6f7      	b.n	80035da <_dtoa_r+0x712>
 80037ea:	9b08      	ldr	r3, [sp, #32]
 80037ec:	f109 36ff 	add.w	r6, r9, #4294967295
 80037f0:	42b3      	cmp	r3, r6
 80037f2:	bfb7      	itett	lt
 80037f4:	9b08      	ldrlt	r3, [sp, #32]
 80037f6:	1b9e      	subge	r6, r3, r6
 80037f8:	1af2      	sublt	r2, r6, r3
 80037fa:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80037fc:	bfbf      	itttt	lt
 80037fe:	9608      	strlt	r6, [sp, #32]
 8003800:	189b      	addlt	r3, r3, r2
 8003802:	930c      	strlt	r3, [sp, #48]	; 0x30
 8003804:	2600      	movlt	r6, #0
 8003806:	f1b9 0f00 	cmp.w	r9, #0
 800380a:	bfb9      	ittee	lt
 800380c:	eba8 0509 	sublt.w	r5, r8, r9
 8003810:	2300      	movlt	r3, #0
 8003812:	4645      	movge	r5, r8
 8003814:	464b      	movge	r3, r9
 8003816:	e6e2      	b.n	80035de <_dtoa_r+0x716>
 8003818:	9e08      	ldr	r6, [sp, #32]
 800381a:	4645      	mov	r5, r8
 800381c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800381e:	e6e7      	b.n	80035f0 <_dtoa_r+0x728>
 8003820:	9a08      	ldr	r2, [sp, #32]
 8003822:	e710      	b.n	8003646 <_dtoa_r+0x77e>
 8003824:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003826:	2b01      	cmp	r3, #1
 8003828:	dc18      	bgt.n	800385c <_dtoa_r+0x994>
 800382a:	9b02      	ldr	r3, [sp, #8]
 800382c:	b9b3      	cbnz	r3, 800385c <_dtoa_r+0x994>
 800382e:	9b03      	ldr	r3, [sp, #12]
 8003830:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003834:	b9a3      	cbnz	r3, 8003860 <_dtoa_r+0x998>
 8003836:	9b03      	ldr	r3, [sp, #12]
 8003838:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800383c:	0d1b      	lsrs	r3, r3, #20
 800383e:	051b      	lsls	r3, r3, #20
 8003840:	b12b      	cbz	r3, 800384e <_dtoa_r+0x986>
 8003842:	9b07      	ldr	r3, [sp, #28]
 8003844:	f108 0801 	add.w	r8, r8, #1
 8003848:	3301      	adds	r3, #1
 800384a:	9307      	str	r3, [sp, #28]
 800384c:	2301      	movs	r3, #1
 800384e:	9308      	str	r3, [sp, #32]
 8003850:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003852:	2b00      	cmp	r3, #0
 8003854:	f47f af11 	bne.w	800367a <_dtoa_r+0x7b2>
 8003858:	2001      	movs	r0, #1
 800385a:	e716      	b.n	800368a <_dtoa_r+0x7c2>
 800385c:	2300      	movs	r3, #0
 800385e:	e7f6      	b.n	800384e <_dtoa_r+0x986>
 8003860:	9b02      	ldr	r3, [sp, #8]
 8003862:	e7f4      	b.n	800384e <_dtoa_r+0x986>
 8003864:	f43f af23 	beq.w	80036ae <_dtoa_r+0x7e6>
 8003868:	9a07      	ldr	r2, [sp, #28]
 800386a:	331c      	adds	r3, #28
 800386c:	441a      	add	r2, r3
 800386e:	4498      	add	r8, r3
 8003870:	441d      	add	r5, r3
 8003872:	4613      	mov	r3, r2
 8003874:	e71a      	b.n	80036ac <_dtoa_r+0x7e4>
 8003876:	4603      	mov	r3, r0
 8003878:	e7f6      	b.n	8003868 <_dtoa_r+0x9a0>
 800387a:	bf00      	nop
 800387c:	40240000 	.word	0x40240000
 8003880:	f1b9 0f00 	cmp.w	r9, #0
 8003884:	dc33      	bgt.n	80038ee <_dtoa_r+0xa26>
 8003886:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003888:	2b02      	cmp	r3, #2
 800388a:	dd30      	ble.n	80038ee <_dtoa_r+0xa26>
 800388c:	f8cd 9010 	str.w	r9, [sp, #16]
 8003890:	9b04      	ldr	r3, [sp, #16]
 8003892:	b963      	cbnz	r3, 80038ae <_dtoa_r+0x9e6>
 8003894:	4631      	mov	r1, r6
 8003896:	2205      	movs	r2, #5
 8003898:	4620      	mov	r0, r4
 800389a:	f000 fb7c 	bl	8003f96 <__multadd>
 800389e:	4601      	mov	r1, r0
 80038a0:	4606      	mov	r6, r0
 80038a2:	4650      	mov	r0, sl
 80038a4:	f000 fd35 	bl	8004312 <__mcmp>
 80038a8:	2800      	cmp	r0, #0
 80038aa:	f73f ad5c 	bgt.w	8003366 <_dtoa_r+0x49e>
 80038ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80038b0:	9d06      	ldr	r5, [sp, #24]
 80038b2:	ea6f 0b03 	mvn.w	fp, r3
 80038b6:	2300      	movs	r3, #0
 80038b8:	9307      	str	r3, [sp, #28]
 80038ba:	4631      	mov	r1, r6
 80038bc:	4620      	mov	r0, r4
 80038be:	f000 fb53 	bl	8003f68 <_Bfree>
 80038c2:	2f00      	cmp	r7, #0
 80038c4:	f43f ae4b 	beq.w	800355e <_dtoa_r+0x696>
 80038c8:	9b07      	ldr	r3, [sp, #28]
 80038ca:	b12b      	cbz	r3, 80038d8 <_dtoa_r+0xa10>
 80038cc:	42bb      	cmp	r3, r7
 80038ce:	d003      	beq.n	80038d8 <_dtoa_r+0xa10>
 80038d0:	4619      	mov	r1, r3
 80038d2:	4620      	mov	r0, r4
 80038d4:	f000 fb48 	bl	8003f68 <_Bfree>
 80038d8:	4639      	mov	r1, r7
 80038da:	4620      	mov	r0, r4
 80038dc:	f000 fb44 	bl	8003f68 <_Bfree>
 80038e0:	e63d      	b.n	800355e <_dtoa_r+0x696>
 80038e2:	2600      	movs	r6, #0
 80038e4:	4637      	mov	r7, r6
 80038e6:	e7e2      	b.n	80038ae <_dtoa_r+0x9e6>
 80038e8:	46bb      	mov	fp, r7
 80038ea:	4637      	mov	r7, r6
 80038ec:	e53b      	b.n	8003366 <_dtoa_r+0x49e>
 80038ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038f0:	f8cd 9010 	str.w	r9, [sp, #16]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f47f af12 	bne.w	800371e <_dtoa_r+0x856>
 80038fa:	9d06      	ldr	r5, [sp, #24]
 80038fc:	4631      	mov	r1, r6
 80038fe:	4650      	mov	r0, sl
 8003900:	f7ff fa54 	bl	8002dac <quorem>
 8003904:	9b06      	ldr	r3, [sp, #24]
 8003906:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800390a:	f805 9b01 	strb.w	r9, [r5], #1
 800390e:	9a04      	ldr	r2, [sp, #16]
 8003910:	1aeb      	subs	r3, r5, r3
 8003912:	429a      	cmp	r2, r3
 8003914:	f300 8081 	bgt.w	8003a1a <_dtoa_r+0xb52>
 8003918:	9b06      	ldr	r3, [sp, #24]
 800391a:	2a01      	cmp	r2, #1
 800391c:	bfac      	ite	ge
 800391e:	189b      	addge	r3, r3, r2
 8003920:	3301      	addlt	r3, #1
 8003922:	4698      	mov	r8, r3
 8003924:	2300      	movs	r3, #0
 8003926:	9307      	str	r3, [sp, #28]
 8003928:	4651      	mov	r1, sl
 800392a:	2201      	movs	r2, #1
 800392c:	4620      	mov	r0, r4
 800392e:	f000 fc9f 	bl	8004270 <__lshift>
 8003932:	4631      	mov	r1, r6
 8003934:	4682      	mov	sl, r0
 8003936:	f000 fcec 	bl	8004312 <__mcmp>
 800393a:	2800      	cmp	r0, #0
 800393c:	dc34      	bgt.n	80039a8 <_dtoa_r+0xae0>
 800393e:	d102      	bne.n	8003946 <_dtoa_r+0xa7e>
 8003940:	f019 0f01 	tst.w	r9, #1
 8003944:	d130      	bne.n	80039a8 <_dtoa_r+0xae0>
 8003946:	4645      	mov	r5, r8
 8003948:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800394c:	1e6a      	subs	r2, r5, #1
 800394e:	2b30      	cmp	r3, #48	; 0x30
 8003950:	d1b3      	bne.n	80038ba <_dtoa_r+0x9f2>
 8003952:	4615      	mov	r5, r2
 8003954:	e7f8      	b.n	8003948 <_dtoa_r+0xa80>
 8003956:	4638      	mov	r0, r7
 8003958:	e6ff      	b.n	800375a <_dtoa_r+0x892>
 800395a:	2301      	movs	r3, #1
 800395c:	e722      	b.n	80037a4 <_dtoa_r+0x8dc>
 800395e:	9a02      	ldr	r2, [sp, #8]
 8003960:	2a00      	cmp	r2, #0
 8003962:	db04      	blt.n	800396e <_dtoa_r+0xaa6>
 8003964:	d128      	bne.n	80039b8 <_dtoa_r+0xaf0>
 8003966:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003968:	bb32      	cbnz	r2, 80039b8 <_dtoa_r+0xaf0>
 800396a:	9a08      	ldr	r2, [sp, #32]
 800396c:	bb22      	cbnz	r2, 80039b8 <_dtoa_r+0xaf0>
 800396e:	2b00      	cmp	r3, #0
 8003970:	f77f af32 	ble.w	80037d8 <_dtoa_r+0x910>
 8003974:	4651      	mov	r1, sl
 8003976:	2201      	movs	r2, #1
 8003978:	4620      	mov	r0, r4
 800397a:	f000 fc79 	bl	8004270 <__lshift>
 800397e:	4631      	mov	r1, r6
 8003980:	4682      	mov	sl, r0
 8003982:	f000 fcc6 	bl	8004312 <__mcmp>
 8003986:	2800      	cmp	r0, #0
 8003988:	dc05      	bgt.n	8003996 <_dtoa_r+0xace>
 800398a:	f47f af25 	bne.w	80037d8 <_dtoa_r+0x910>
 800398e:	f019 0f01 	tst.w	r9, #1
 8003992:	f43f af21 	beq.w	80037d8 <_dtoa_r+0x910>
 8003996:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800399a:	f47f af1b 	bne.w	80037d4 <_dtoa_r+0x90c>
 800399e:	2339      	movs	r3, #57	; 0x39
 80039a0:	f108 0801 	add.w	r8, r8, #1
 80039a4:	f808 3c01 	strb.w	r3, [r8, #-1]
 80039a8:	4645      	mov	r5, r8
 80039aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80039ae:	1e6a      	subs	r2, r5, #1
 80039b0:	2b39      	cmp	r3, #57	; 0x39
 80039b2:	d03a      	beq.n	8003a2a <_dtoa_r+0xb62>
 80039b4:	3301      	adds	r3, #1
 80039b6:	e03f      	b.n	8003a38 <_dtoa_r+0xb70>
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f108 0501 	add.w	r5, r8, #1
 80039be:	dd05      	ble.n	80039cc <_dtoa_r+0xb04>
 80039c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80039c4:	d0eb      	beq.n	800399e <_dtoa_r+0xad6>
 80039c6:	f109 0901 	add.w	r9, r9, #1
 80039ca:	e707      	b.n	80037dc <_dtoa_r+0x914>
 80039cc:	9b06      	ldr	r3, [sp, #24]
 80039ce:	9a04      	ldr	r2, [sp, #16]
 80039d0:	1aeb      	subs	r3, r5, r3
 80039d2:	4293      	cmp	r3, r2
 80039d4:	46a8      	mov	r8, r5
 80039d6:	f805 9c01 	strb.w	r9, [r5, #-1]
 80039da:	d0a5      	beq.n	8003928 <_dtoa_r+0xa60>
 80039dc:	4651      	mov	r1, sl
 80039de:	2300      	movs	r3, #0
 80039e0:	220a      	movs	r2, #10
 80039e2:	4620      	mov	r0, r4
 80039e4:	f000 fad7 	bl	8003f96 <__multadd>
 80039e8:	9b07      	ldr	r3, [sp, #28]
 80039ea:	4682      	mov	sl, r0
 80039ec:	42bb      	cmp	r3, r7
 80039ee:	f04f 020a 	mov.w	r2, #10
 80039f2:	f04f 0300 	mov.w	r3, #0
 80039f6:	9907      	ldr	r1, [sp, #28]
 80039f8:	4620      	mov	r0, r4
 80039fa:	d104      	bne.n	8003a06 <_dtoa_r+0xb3e>
 80039fc:	f000 facb 	bl	8003f96 <__multadd>
 8003a00:	9007      	str	r0, [sp, #28]
 8003a02:	4607      	mov	r7, r0
 8003a04:	e6b1      	b.n	800376a <_dtoa_r+0x8a2>
 8003a06:	f000 fac6 	bl	8003f96 <__multadd>
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	9007      	str	r0, [sp, #28]
 8003a0e:	220a      	movs	r2, #10
 8003a10:	4639      	mov	r1, r7
 8003a12:	4620      	mov	r0, r4
 8003a14:	f000 fabf 	bl	8003f96 <__multadd>
 8003a18:	e7f3      	b.n	8003a02 <_dtoa_r+0xb3a>
 8003a1a:	4651      	mov	r1, sl
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	220a      	movs	r2, #10
 8003a20:	4620      	mov	r0, r4
 8003a22:	f000 fab8 	bl	8003f96 <__multadd>
 8003a26:	4682      	mov	sl, r0
 8003a28:	e768      	b.n	80038fc <_dtoa_r+0xa34>
 8003a2a:	9b06      	ldr	r3, [sp, #24]
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d105      	bne.n	8003a3c <_dtoa_r+0xb74>
 8003a30:	2331      	movs	r3, #49	; 0x31
 8003a32:	9a06      	ldr	r2, [sp, #24]
 8003a34:	f10b 0b01 	add.w	fp, fp, #1
 8003a38:	7013      	strb	r3, [r2, #0]
 8003a3a:	e73e      	b.n	80038ba <_dtoa_r+0x9f2>
 8003a3c:	4615      	mov	r5, r2
 8003a3e:	e7b4      	b.n	80039aa <_dtoa_r+0xae2>
 8003a40:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <_dtoa_r+0xba0>)
 8003a42:	f7ff baa3 	b.w	8002f8c <_dtoa_r+0xc4>
 8003a46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f47f aa7d 	bne.w	8002f48 <_dtoa_r+0x80>
 8003a4e:	4b07      	ldr	r3, [pc, #28]	; (8003a6c <_dtoa_r+0xba4>)
 8003a50:	f7ff ba9c 	b.w	8002f8c <_dtoa_r+0xc4>
 8003a54:	9b04      	ldr	r3, [sp, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f73f af4f 	bgt.w	80038fa <_dtoa_r+0xa32>
 8003a5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	f77f af4b 	ble.w	80038fa <_dtoa_r+0xa32>
 8003a64:	e714      	b.n	8003890 <_dtoa_r+0x9c8>
 8003a66:	bf00      	nop
 8003a68:	08004c44 	.word	0x08004c44
 8003a6c:	08004c66 	.word	0x08004c66

08003a70 <_localeconv_r>:
 8003a70:	4b04      	ldr	r3, [pc, #16]	; (8003a84 <_localeconv_r+0x14>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6a18      	ldr	r0, [r3, #32]
 8003a76:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <_localeconv_r+0x18>)
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	bf08      	it	eq
 8003a7c:	4618      	moveq	r0, r3
 8003a7e:	30f0      	adds	r0, #240	; 0xf0
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	20000014 	.word	0x20000014
 8003a88:	20000518 	.word	0x20000518

08003a8c <malloc>:
 8003a8c:	4b02      	ldr	r3, [pc, #8]	; (8003a98 <malloc+0xc>)
 8003a8e:	4601      	mov	r1, r0
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	f000 b803 	b.w	8003a9c <_malloc_r>
 8003a96:	bf00      	nop
 8003a98:	20000014 	.word	0x20000014

08003a9c <_malloc_r>:
 8003a9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa0:	f101 040b 	add.w	r4, r1, #11
 8003aa4:	2c16      	cmp	r4, #22
 8003aa6:	4681      	mov	r9, r0
 8003aa8:	d907      	bls.n	8003aba <_malloc_r+0x1e>
 8003aaa:	f034 0407 	bics.w	r4, r4, #7
 8003aae:	d505      	bpl.n	8003abc <_malloc_r+0x20>
 8003ab0:	230c      	movs	r3, #12
 8003ab2:	f8c9 3000 	str.w	r3, [r9]
 8003ab6:	2600      	movs	r6, #0
 8003ab8:	e131      	b.n	8003d1e <_malloc_r+0x282>
 8003aba:	2410      	movs	r4, #16
 8003abc:	428c      	cmp	r4, r1
 8003abe:	d3f7      	bcc.n	8003ab0 <_malloc_r+0x14>
 8003ac0:	4648      	mov	r0, r9
 8003ac2:	f000 fa11 	bl	8003ee8 <__malloc_lock>
 8003ac6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003aca:	4d9b      	ldr	r5, [pc, #620]	; (8003d38 <_malloc_r+0x29c>)
 8003acc:	d236      	bcs.n	8003b3c <_malloc_r+0xa0>
 8003ace:	f104 0208 	add.w	r2, r4, #8
 8003ad2:	442a      	add	r2, r5
 8003ad4:	6856      	ldr	r6, [r2, #4]
 8003ad6:	f1a2 0108 	sub.w	r1, r2, #8
 8003ada:	428e      	cmp	r6, r1
 8003adc:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003ae0:	d102      	bne.n	8003ae8 <_malloc_r+0x4c>
 8003ae2:	68d6      	ldr	r6, [r2, #12]
 8003ae4:	42b2      	cmp	r2, r6
 8003ae6:	d010      	beq.n	8003b0a <_malloc_r+0x6e>
 8003ae8:	6873      	ldr	r3, [r6, #4]
 8003aea:	68f2      	ldr	r2, [r6, #12]
 8003aec:	68b1      	ldr	r1, [r6, #8]
 8003aee:	f023 0303 	bic.w	r3, r3, #3
 8003af2:	60ca      	str	r2, [r1, #12]
 8003af4:	4433      	add	r3, r6
 8003af6:	6091      	str	r1, [r2, #8]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	f042 0201 	orr.w	r2, r2, #1
 8003afe:	605a      	str	r2, [r3, #4]
 8003b00:	4648      	mov	r0, r9
 8003b02:	f000 f9f7 	bl	8003ef4 <__malloc_unlock>
 8003b06:	3608      	adds	r6, #8
 8003b08:	e109      	b.n	8003d1e <_malloc_r+0x282>
 8003b0a:	3302      	adds	r3, #2
 8003b0c:	4a8b      	ldr	r2, [pc, #556]	; (8003d3c <_malloc_r+0x2a0>)
 8003b0e:	692e      	ldr	r6, [r5, #16]
 8003b10:	4611      	mov	r1, r2
 8003b12:	4296      	cmp	r6, r2
 8003b14:	d06d      	beq.n	8003bf2 <_malloc_r+0x156>
 8003b16:	6870      	ldr	r0, [r6, #4]
 8003b18:	f020 0003 	bic.w	r0, r0, #3
 8003b1c:	1b07      	subs	r7, r0, r4
 8003b1e:	2f0f      	cmp	r7, #15
 8003b20:	dd47      	ble.n	8003bb2 <_malloc_r+0x116>
 8003b22:	1933      	adds	r3, r6, r4
 8003b24:	f044 0401 	orr.w	r4, r4, #1
 8003b28:	6074      	str	r4, [r6, #4]
 8003b2a:	616b      	str	r3, [r5, #20]
 8003b2c:	612b      	str	r3, [r5, #16]
 8003b2e:	60da      	str	r2, [r3, #12]
 8003b30:	609a      	str	r2, [r3, #8]
 8003b32:	f047 0201 	orr.w	r2, r7, #1
 8003b36:	605a      	str	r2, [r3, #4]
 8003b38:	5037      	str	r7, [r6, r0]
 8003b3a:	e7e1      	b.n	8003b00 <_malloc_r+0x64>
 8003b3c:	0a63      	lsrs	r3, r4, #9
 8003b3e:	d02a      	beq.n	8003b96 <_malloc_r+0xfa>
 8003b40:	2b04      	cmp	r3, #4
 8003b42:	d812      	bhi.n	8003b6a <_malloc_r+0xce>
 8003b44:	09a3      	lsrs	r3, r4, #6
 8003b46:	3338      	adds	r3, #56	; 0x38
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003b4e:	6856      	ldr	r6, [r2, #4]
 8003b50:	f1a2 0008 	sub.w	r0, r2, #8
 8003b54:	4286      	cmp	r6, r0
 8003b56:	d006      	beq.n	8003b66 <_malloc_r+0xca>
 8003b58:	6872      	ldr	r2, [r6, #4]
 8003b5a:	f022 0203 	bic.w	r2, r2, #3
 8003b5e:	1b11      	subs	r1, r2, r4
 8003b60:	290f      	cmp	r1, #15
 8003b62:	dd1c      	ble.n	8003b9e <_malloc_r+0x102>
 8003b64:	3b01      	subs	r3, #1
 8003b66:	3301      	adds	r3, #1
 8003b68:	e7d0      	b.n	8003b0c <_malloc_r+0x70>
 8003b6a:	2b14      	cmp	r3, #20
 8003b6c:	d801      	bhi.n	8003b72 <_malloc_r+0xd6>
 8003b6e:	335b      	adds	r3, #91	; 0x5b
 8003b70:	e7ea      	b.n	8003b48 <_malloc_r+0xac>
 8003b72:	2b54      	cmp	r3, #84	; 0x54
 8003b74:	d802      	bhi.n	8003b7c <_malloc_r+0xe0>
 8003b76:	0b23      	lsrs	r3, r4, #12
 8003b78:	336e      	adds	r3, #110	; 0x6e
 8003b7a:	e7e5      	b.n	8003b48 <_malloc_r+0xac>
 8003b7c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003b80:	d802      	bhi.n	8003b88 <_malloc_r+0xec>
 8003b82:	0be3      	lsrs	r3, r4, #15
 8003b84:	3377      	adds	r3, #119	; 0x77
 8003b86:	e7df      	b.n	8003b48 <_malloc_r+0xac>
 8003b88:	f240 5254 	movw	r2, #1364	; 0x554
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d804      	bhi.n	8003b9a <_malloc_r+0xfe>
 8003b90:	0ca3      	lsrs	r3, r4, #18
 8003b92:	337c      	adds	r3, #124	; 0x7c
 8003b94:	e7d8      	b.n	8003b48 <_malloc_r+0xac>
 8003b96:	233f      	movs	r3, #63	; 0x3f
 8003b98:	e7d6      	b.n	8003b48 <_malloc_r+0xac>
 8003b9a:	237e      	movs	r3, #126	; 0x7e
 8003b9c:	e7d4      	b.n	8003b48 <_malloc_r+0xac>
 8003b9e:	2900      	cmp	r1, #0
 8003ba0:	68f1      	ldr	r1, [r6, #12]
 8003ba2:	db04      	blt.n	8003bae <_malloc_r+0x112>
 8003ba4:	68b3      	ldr	r3, [r6, #8]
 8003ba6:	60d9      	str	r1, [r3, #12]
 8003ba8:	608b      	str	r3, [r1, #8]
 8003baa:	18b3      	adds	r3, r6, r2
 8003bac:	e7a4      	b.n	8003af8 <_malloc_r+0x5c>
 8003bae:	460e      	mov	r6, r1
 8003bb0:	e7d0      	b.n	8003b54 <_malloc_r+0xb8>
 8003bb2:	2f00      	cmp	r7, #0
 8003bb4:	616a      	str	r2, [r5, #20]
 8003bb6:	612a      	str	r2, [r5, #16]
 8003bb8:	db05      	blt.n	8003bc6 <_malloc_r+0x12a>
 8003bba:	4430      	add	r0, r6
 8003bbc:	6843      	ldr	r3, [r0, #4]
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	6043      	str	r3, [r0, #4]
 8003bc4:	e79c      	b.n	8003b00 <_malloc_r+0x64>
 8003bc6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003bca:	d244      	bcs.n	8003c56 <_malloc_r+0x1ba>
 8003bcc:	2201      	movs	r2, #1
 8003bce:	08c0      	lsrs	r0, r0, #3
 8003bd0:	1087      	asrs	r7, r0, #2
 8003bd2:	fa02 f707 	lsl.w	r7, r2, r7
 8003bd6:	686a      	ldr	r2, [r5, #4]
 8003bd8:	3001      	adds	r0, #1
 8003bda:	433a      	orrs	r2, r7
 8003bdc:	606a      	str	r2, [r5, #4]
 8003bde:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8003be2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8003be6:	3a08      	subs	r2, #8
 8003be8:	60f2      	str	r2, [r6, #12]
 8003bea:	60b7      	str	r7, [r6, #8]
 8003bec:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003bf0:	60fe      	str	r6, [r7, #12]
 8003bf2:	2001      	movs	r0, #1
 8003bf4:	109a      	asrs	r2, r3, #2
 8003bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bfa:	6868      	ldr	r0, [r5, #4]
 8003bfc:	4282      	cmp	r2, r0
 8003bfe:	f200 809f 	bhi.w	8003d40 <_malloc_r+0x2a4>
 8003c02:	4202      	tst	r2, r0
 8003c04:	d106      	bne.n	8003c14 <_malloc_r+0x178>
 8003c06:	f023 0303 	bic.w	r3, r3, #3
 8003c0a:	0052      	lsls	r2, r2, #1
 8003c0c:	4202      	tst	r2, r0
 8003c0e:	f103 0304 	add.w	r3, r3, #4
 8003c12:	d0fa      	beq.n	8003c0a <_malloc_r+0x16e>
 8003c14:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8003c18:	46e0      	mov	r8, ip
 8003c1a:	469e      	mov	lr, r3
 8003c1c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8003c20:	4546      	cmp	r6, r8
 8003c22:	d153      	bne.n	8003ccc <_malloc_r+0x230>
 8003c24:	f10e 0e01 	add.w	lr, lr, #1
 8003c28:	f01e 0f03 	tst.w	lr, #3
 8003c2c:	f108 0808 	add.w	r8, r8, #8
 8003c30:	d1f4      	bne.n	8003c1c <_malloc_r+0x180>
 8003c32:	0798      	lsls	r0, r3, #30
 8003c34:	d179      	bne.n	8003d2a <_malloc_r+0x28e>
 8003c36:	686b      	ldr	r3, [r5, #4]
 8003c38:	ea23 0302 	bic.w	r3, r3, r2
 8003c3c:	606b      	str	r3, [r5, #4]
 8003c3e:	6868      	ldr	r0, [r5, #4]
 8003c40:	0052      	lsls	r2, r2, #1
 8003c42:	4282      	cmp	r2, r0
 8003c44:	d87c      	bhi.n	8003d40 <_malloc_r+0x2a4>
 8003c46:	2a00      	cmp	r2, #0
 8003c48:	d07a      	beq.n	8003d40 <_malloc_r+0x2a4>
 8003c4a:	4673      	mov	r3, lr
 8003c4c:	4202      	tst	r2, r0
 8003c4e:	d1e1      	bne.n	8003c14 <_malloc_r+0x178>
 8003c50:	3304      	adds	r3, #4
 8003c52:	0052      	lsls	r2, r2, #1
 8003c54:	e7fa      	b.n	8003c4c <_malloc_r+0x1b0>
 8003c56:	0a42      	lsrs	r2, r0, #9
 8003c58:	2a04      	cmp	r2, #4
 8003c5a:	d815      	bhi.n	8003c88 <_malloc_r+0x1ec>
 8003c5c:	0982      	lsrs	r2, r0, #6
 8003c5e:	3238      	adds	r2, #56	; 0x38
 8003c60:	1c57      	adds	r7, r2, #1
 8003c62:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003c66:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003c6a:	45be      	cmp	lr, r7
 8003c6c:	d126      	bne.n	8003cbc <_malloc_r+0x220>
 8003c6e:	2001      	movs	r0, #1
 8003c70:	1092      	asrs	r2, r2, #2
 8003c72:	fa00 f202 	lsl.w	r2, r0, r2
 8003c76:	6868      	ldr	r0, [r5, #4]
 8003c78:	4310      	orrs	r0, r2
 8003c7a:	6068      	str	r0, [r5, #4]
 8003c7c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8003c80:	60b7      	str	r7, [r6, #8]
 8003c82:	f8ce 6008 	str.w	r6, [lr, #8]
 8003c86:	e7b3      	b.n	8003bf0 <_malloc_r+0x154>
 8003c88:	2a14      	cmp	r2, #20
 8003c8a:	d801      	bhi.n	8003c90 <_malloc_r+0x1f4>
 8003c8c:	325b      	adds	r2, #91	; 0x5b
 8003c8e:	e7e7      	b.n	8003c60 <_malloc_r+0x1c4>
 8003c90:	2a54      	cmp	r2, #84	; 0x54
 8003c92:	d802      	bhi.n	8003c9a <_malloc_r+0x1fe>
 8003c94:	0b02      	lsrs	r2, r0, #12
 8003c96:	326e      	adds	r2, #110	; 0x6e
 8003c98:	e7e2      	b.n	8003c60 <_malloc_r+0x1c4>
 8003c9a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003c9e:	d802      	bhi.n	8003ca6 <_malloc_r+0x20a>
 8003ca0:	0bc2      	lsrs	r2, r0, #15
 8003ca2:	3277      	adds	r2, #119	; 0x77
 8003ca4:	e7dc      	b.n	8003c60 <_malloc_r+0x1c4>
 8003ca6:	f240 5754 	movw	r7, #1364	; 0x554
 8003caa:	42ba      	cmp	r2, r7
 8003cac:	bf9a      	itte	ls
 8003cae:	0c82      	lsrls	r2, r0, #18
 8003cb0:	327c      	addls	r2, #124	; 0x7c
 8003cb2:	227e      	movhi	r2, #126	; 0x7e
 8003cb4:	e7d4      	b.n	8003c60 <_malloc_r+0x1c4>
 8003cb6:	68bf      	ldr	r7, [r7, #8]
 8003cb8:	45be      	cmp	lr, r7
 8003cba:	d004      	beq.n	8003cc6 <_malloc_r+0x22a>
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	f022 0203 	bic.w	r2, r2, #3
 8003cc2:	4290      	cmp	r0, r2
 8003cc4:	d3f7      	bcc.n	8003cb6 <_malloc_r+0x21a>
 8003cc6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8003cca:	e7d7      	b.n	8003c7c <_malloc_r+0x1e0>
 8003ccc:	6870      	ldr	r0, [r6, #4]
 8003cce:	68f7      	ldr	r7, [r6, #12]
 8003cd0:	f020 0003 	bic.w	r0, r0, #3
 8003cd4:	eba0 0a04 	sub.w	sl, r0, r4
 8003cd8:	f1ba 0f0f 	cmp.w	sl, #15
 8003cdc:	dd10      	ble.n	8003d00 <_malloc_r+0x264>
 8003cde:	68b2      	ldr	r2, [r6, #8]
 8003ce0:	1933      	adds	r3, r6, r4
 8003ce2:	f044 0401 	orr.w	r4, r4, #1
 8003ce6:	6074      	str	r4, [r6, #4]
 8003ce8:	60d7      	str	r7, [r2, #12]
 8003cea:	60ba      	str	r2, [r7, #8]
 8003cec:	f04a 0201 	orr.w	r2, sl, #1
 8003cf0:	616b      	str	r3, [r5, #20]
 8003cf2:	612b      	str	r3, [r5, #16]
 8003cf4:	60d9      	str	r1, [r3, #12]
 8003cf6:	6099      	str	r1, [r3, #8]
 8003cf8:	605a      	str	r2, [r3, #4]
 8003cfa:	f846 a000 	str.w	sl, [r6, r0]
 8003cfe:	e6ff      	b.n	8003b00 <_malloc_r+0x64>
 8003d00:	f1ba 0f00 	cmp.w	sl, #0
 8003d04:	db0f      	blt.n	8003d26 <_malloc_r+0x28a>
 8003d06:	4430      	add	r0, r6
 8003d08:	6843      	ldr	r3, [r0, #4]
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6043      	str	r3, [r0, #4]
 8003d10:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003d14:	4648      	mov	r0, r9
 8003d16:	60df      	str	r7, [r3, #12]
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	f000 f8eb 	bl	8003ef4 <__malloc_unlock>
 8003d1e:	4630      	mov	r0, r6
 8003d20:	b003      	add	sp, #12
 8003d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d26:	463e      	mov	r6, r7
 8003d28:	e77a      	b.n	8003c20 <_malloc_r+0x184>
 8003d2a:	f85c 0908 	ldr.w	r0, [ip], #-8
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	4584      	cmp	ip, r0
 8003d32:	f43f af7e 	beq.w	8003c32 <_malloc_r+0x196>
 8003d36:	e782      	b.n	8003c3e <_malloc_r+0x1a2>
 8003d38:	20000108 	.word	0x20000108
 8003d3c:	20000110 	.word	0x20000110
 8003d40:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8003d44:	f8db 6004 	ldr.w	r6, [fp, #4]
 8003d48:	f026 0603 	bic.w	r6, r6, #3
 8003d4c:	42b4      	cmp	r4, r6
 8003d4e:	d803      	bhi.n	8003d58 <_malloc_r+0x2bc>
 8003d50:	1b33      	subs	r3, r6, r4
 8003d52:	2b0f      	cmp	r3, #15
 8003d54:	f300 8095 	bgt.w	8003e82 <_malloc_r+0x3e6>
 8003d58:	4a4f      	ldr	r2, [pc, #316]	; (8003e98 <_malloc_r+0x3fc>)
 8003d5a:	eb0b 0306 	add.w	r3, fp, r6
 8003d5e:	6817      	ldr	r7, [r2, #0]
 8003d60:	4a4e      	ldr	r2, [pc, #312]	; (8003e9c <_malloc_r+0x400>)
 8003d62:	3710      	adds	r7, #16
 8003d64:	6811      	ldr	r1, [r2, #0]
 8003d66:	4427      	add	r7, r4
 8003d68:	3101      	adds	r1, #1
 8003d6a:	d005      	beq.n	8003d78 <_malloc_r+0x2dc>
 8003d6c:	494c      	ldr	r1, [pc, #304]	; (8003ea0 <_malloc_r+0x404>)
 8003d6e:	3901      	subs	r1, #1
 8003d70:	440f      	add	r7, r1
 8003d72:	3101      	adds	r1, #1
 8003d74:	4249      	negs	r1, r1
 8003d76:	400f      	ands	r7, r1
 8003d78:	4639      	mov	r1, r7
 8003d7a:	4648      	mov	r0, r9
 8003d7c:	9201      	str	r2, [sp, #4]
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	f000 fb90 	bl	80044a4 <_sbrk_r>
 8003d84:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003d88:	4680      	mov	r8, r0
 8003d8a:	d055      	beq.n	8003e38 <_malloc_r+0x39c>
 8003d8c:	9b00      	ldr	r3, [sp, #0]
 8003d8e:	9a01      	ldr	r2, [sp, #4]
 8003d90:	4283      	cmp	r3, r0
 8003d92:	d901      	bls.n	8003d98 <_malloc_r+0x2fc>
 8003d94:	45ab      	cmp	fp, r5
 8003d96:	d14f      	bne.n	8003e38 <_malloc_r+0x39c>
 8003d98:	4842      	ldr	r0, [pc, #264]	; (8003ea4 <_malloc_r+0x408>)
 8003d9a:	4543      	cmp	r3, r8
 8003d9c:	6801      	ldr	r1, [r0, #0]
 8003d9e:	4682      	mov	sl, r0
 8003da0:	eb07 0e01 	add.w	lr, r7, r1
 8003da4:	f8c0 e000 	str.w	lr, [r0]
 8003da8:	493f      	ldr	r1, [pc, #252]	; (8003ea8 <_malloc_r+0x40c>)
 8003daa:	d113      	bne.n	8003dd4 <_malloc_r+0x338>
 8003dac:	420b      	tst	r3, r1
 8003dae:	d111      	bne.n	8003dd4 <_malloc_r+0x338>
 8003db0:	68ab      	ldr	r3, [r5, #8]
 8003db2:	443e      	add	r6, r7
 8003db4:	f046 0601 	orr.w	r6, r6, #1
 8003db8:	605e      	str	r6, [r3, #4]
 8003dba:	4a3c      	ldr	r2, [pc, #240]	; (8003eac <_malloc_r+0x410>)
 8003dbc:	f8da 3000 	ldr.w	r3, [sl]
 8003dc0:	6811      	ldr	r1, [r2, #0]
 8003dc2:	428b      	cmp	r3, r1
 8003dc4:	bf88      	it	hi
 8003dc6:	6013      	strhi	r3, [r2, #0]
 8003dc8:	4a39      	ldr	r2, [pc, #228]	; (8003eb0 <_malloc_r+0x414>)
 8003dca:	6811      	ldr	r1, [r2, #0]
 8003dcc:	428b      	cmp	r3, r1
 8003dce:	bf88      	it	hi
 8003dd0:	6013      	strhi	r3, [r2, #0]
 8003dd2:	e031      	b.n	8003e38 <_malloc_r+0x39c>
 8003dd4:	6810      	ldr	r0, [r2, #0]
 8003dd6:	3001      	adds	r0, #1
 8003dd8:	bf1b      	ittet	ne
 8003dda:	eba8 0303 	subne.w	r3, r8, r3
 8003dde:	4473      	addne	r3, lr
 8003de0:	f8c2 8000 	streq.w	r8, [r2]
 8003de4:	f8ca 3000 	strne.w	r3, [sl]
 8003de8:	f018 0007 	ands.w	r0, r8, #7
 8003dec:	bf1c      	itt	ne
 8003dee:	f1c0 0008 	rsbne	r0, r0, #8
 8003df2:	4480      	addne	r8, r0
 8003df4:	4b2a      	ldr	r3, [pc, #168]	; (8003ea0 <_malloc_r+0x404>)
 8003df6:	4447      	add	r7, r8
 8003df8:	4418      	add	r0, r3
 8003dfa:	400f      	ands	r7, r1
 8003dfc:	1bc7      	subs	r7, r0, r7
 8003dfe:	4639      	mov	r1, r7
 8003e00:	4648      	mov	r0, r9
 8003e02:	f000 fb4f 	bl	80044a4 <_sbrk_r>
 8003e06:	1c43      	adds	r3, r0, #1
 8003e08:	bf04      	itt	eq
 8003e0a:	4640      	moveq	r0, r8
 8003e0c:	2700      	moveq	r7, #0
 8003e0e:	f8da 3000 	ldr.w	r3, [sl]
 8003e12:	eba0 0008 	sub.w	r0, r0, r8
 8003e16:	443b      	add	r3, r7
 8003e18:	4407      	add	r7, r0
 8003e1a:	f047 0701 	orr.w	r7, r7, #1
 8003e1e:	45ab      	cmp	fp, r5
 8003e20:	f8c5 8008 	str.w	r8, [r5, #8]
 8003e24:	f8ca 3000 	str.w	r3, [sl]
 8003e28:	f8c8 7004 	str.w	r7, [r8, #4]
 8003e2c:	d0c5      	beq.n	8003dba <_malloc_r+0x31e>
 8003e2e:	2e0f      	cmp	r6, #15
 8003e30:	d810      	bhi.n	8003e54 <_malloc_r+0x3b8>
 8003e32:	2301      	movs	r3, #1
 8003e34:	f8c8 3004 	str.w	r3, [r8, #4]
 8003e38:	68ab      	ldr	r3, [r5, #8]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	f022 0203 	bic.w	r2, r2, #3
 8003e40:	4294      	cmp	r4, r2
 8003e42:	eba2 0304 	sub.w	r3, r2, r4
 8003e46:	d801      	bhi.n	8003e4c <_malloc_r+0x3b0>
 8003e48:	2b0f      	cmp	r3, #15
 8003e4a:	dc1a      	bgt.n	8003e82 <_malloc_r+0x3e6>
 8003e4c:	4648      	mov	r0, r9
 8003e4e:	f000 f851 	bl	8003ef4 <__malloc_unlock>
 8003e52:	e630      	b.n	8003ab6 <_malloc_r+0x1a>
 8003e54:	2205      	movs	r2, #5
 8003e56:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003e5a:	3e0c      	subs	r6, #12
 8003e5c:	f026 0607 	bic.w	r6, r6, #7
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	4333      	orrs	r3, r6
 8003e66:	f8cb 3004 	str.w	r3, [fp, #4]
 8003e6a:	2e0f      	cmp	r6, #15
 8003e6c:	eb0b 0306 	add.w	r3, fp, r6
 8003e70:	605a      	str	r2, [r3, #4]
 8003e72:	609a      	str	r2, [r3, #8]
 8003e74:	d9a1      	bls.n	8003dba <_malloc_r+0x31e>
 8003e76:	f10b 0108 	add.w	r1, fp, #8
 8003e7a:	4648      	mov	r0, r9
 8003e7c:	f000 fc20 	bl	80046c0 <_free_r>
 8003e80:	e79b      	b.n	8003dba <_malloc_r+0x31e>
 8003e82:	68ae      	ldr	r6, [r5, #8]
 8003e84:	f044 0201 	orr.w	r2, r4, #1
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	4434      	add	r4, r6
 8003e8e:	6072      	str	r2, [r6, #4]
 8003e90:	60ac      	str	r4, [r5, #8]
 8003e92:	6063      	str	r3, [r4, #4]
 8003e94:	e634      	b.n	8003b00 <_malloc_r+0x64>
 8003e96:	bf00      	nop
 8003e98:	200006d4 	.word	0x200006d4
 8003e9c:	20000510 	.word	0x20000510
 8003ea0:	00000080 	.word	0x00000080
 8003ea4:	200006a4 	.word	0x200006a4
 8003ea8:	0000007f 	.word	0x0000007f
 8003eac:	200006cc 	.word	0x200006cc
 8003eb0:	200006d0 	.word	0x200006d0

08003eb4 <memchr>:
 8003eb4:	b510      	push	{r4, lr}
 8003eb6:	b2c9      	uxtb	r1, r1
 8003eb8:	4402      	add	r2, r0
 8003eba:	4290      	cmp	r0, r2
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	d101      	bne.n	8003ec4 <memchr+0x10>
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	bd10      	pop	{r4, pc}
 8003ec4:	781c      	ldrb	r4, [r3, #0]
 8003ec6:	3001      	adds	r0, #1
 8003ec8:	428c      	cmp	r4, r1
 8003eca:	d1f6      	bne.n	8003eba <memchr+0x6>
 8003ecc:	4618      	mov	r0, r3
 8003ece:	bd10      	pop	{r4, pc}

08003ed0 <memcpy>:
 8003ed0:	b510      	push	{r4, lr}
 8003ed2:	1e43      	subs	r3, r0, #1
 8003ed4:	440a      	add	r2, r1
 8003ed6:	4291      	cmp	r1, r2
 8003ed8:	d100      	bne.n	8003edc <memcpy+0xc>
 8003eda:	bd10      	pop	{r4, pc}
 8003edc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ee4:	e7f7      	b.n	8003ed6 <memcpy+0x6>
	...

08003ee8 <__malloc_lock>:
 8003ee8:	4801      	ldr	r0, [pc, #4]	; (8003ef0 <__malloc_lock+0x8>)
 8003eea:	f000 bca5 	b.w	8004838 <__retarget_lock_acquire_recursive>
 8003eee:	bf00      	nop
 8003ef0:	20000712 	.word	0x20000712

08003ef4 <__malloc_unlock>:
 8003ef4:	4801      	ldr	r0, [pc, #4]	; (8003efc <__malloc_unlock+0x8>)
 8003ef6:	f000 bca0 	b.w	800483a <__retarget_lock_release_recursive>
 8003efa:	bf00      	nop
 8003efc:	20000712 	.word	0x20000712

08003f00 <_Balloc>:
 8003f00:	b570      	push	{r4, r5, r6, lr}
 8003f02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003f04:	4604      	mov	r4, r0
 8003f06:	460e      	mov	r6, r1
 8003f08:	b93d      	cbnz	r5, 8003f1a <_Balloc+0x1a>
 8003f0a:	2010      	movs	r0, #16
 8003f0c:	f7ff fdbe 	bl	8003a8c <malloc>
 8003f10:	6260      	str	r0, [r4, #36]	; 0x24
 8003f12:	6045      	str	r5, [r0, #4]
 8003f14:	6085      	str	r5, [r0, #8]
 8003f16:	6005      	str	r5, [r0, #0]
 8003f18:	60c5      	str	r5, [r0, #12]
 8003f1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003f1c:	68eb      	ldr	r3, [r5, #12]
 8003f1e:	b183      	cbz	r3, 8003f42 <_Balloc+0x42>
 8003f20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003f28:	b9b8      	cbnz	r0, 8003f5a <_Balloc+0x5a>
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	fa01 f506 	lsl.w	r5, r1, r6
 8003f30:	1d6a      	adds	r2, r5, #5
 8003f32:	0092      	lsls	r2, r2, #2
 8003f34:	4620      	mov	r0, r4
 8003f36:	f000 fb3f 	bl	80045b8 <_calloc_r>
 8003f3a:	b160      	cbz	r0, 8003f56 <_Balloc+0x56>
 8003f3c:	6046      	str	r6, [r0, #4]
 8003f3e:	6085      	str	r5, [r0, #8]
 8003f40:	e00e      	b.n	8003f60 <_Balloc+0x60>
 8003f42:	2221      	movs	r2, #33	; 0x21
 8003f44:	2104      	movs	r1, #4
 8003f46:	4620      	mov	r0, r4
 8003f48:	f000 fb36 	bl	80045b8 <_calloc_r>
 8003f4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f4e:	60e8      	str	r0, [r5, #12]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1e4      	bne.n	8003f20 <_Balloc+0x20>
 8003f56:	2000      	movs	r0, #0
 8003f58:	bd70      	pop	{r4, r5, r6, pc}
 8003f5a:	6802      	ldr	r2, [r0, #0]
 8003f5c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8003f60:	2300      	movs	r3, #0
 8003f62:	6103      	str	r3, [r0, #16]
 8003f64:	60c3      	str	r3, [r0, #12]
 8003f66:	bd70      	pop	{r4, r5, r6, pc}

08003f68 <_Bfree>:
 8003f68:	b570      	push	{r4, r5, r6, lr}
 8003f6a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003f6c:	4606      	mov	r6, r0
 8003f6e:	460d      	mov	r5, r1
 8003f70:	b93c      	cbnz	r4, 8003f82 <_Bfree+0x1a>
 8003f72:	2010      	movs	r0, #16
 8003f74:	f7ff fd8a 	bl	8003a8c <malloc>
 8003f78:	6270      	str	r0, [r6, #36]	; 0x24
 8003f7a:	6044      	str	r4, [r0, #4]
 8003f7c:	6084      	str	r4, [r0, #8]
 8003f7e:	6004      	str	r4, [r0, #0]
 8003f80:	60c4      	str	r4, [r0, #12]
 8003f82:	b13d      	cbz	r5, 8003f94 <_Bfree+0x2c>
 8003f84:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003f86:	686a      	ldr	r2, [r5, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f8e:	6029      	str	r1, [r5, #0]
 8003f90:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8003f94:	bd70      	pop	{r4, r5, r6, pc}

08003f96 <__multadd>:
 8003f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f9a:	461f      	mov	r7, r3
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	460c      	mov	r4, r1
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	690d      	ldr	r5, [r1, #16]
 8003fa4:	f101 0e14 	add.w	lr, r1, #20
 8003fa8:	f8de 0000 	ldr.w	r0, [lr]
 8003fac:	3301      	adds	r3, #1
 8003fae:	b281      	uxth	r1, r0
 8003fb0:	fb02 7101 	mla	r1, r2, r1, r7
 8003fb4:	0c00      	lsrs	r0, r0, #16
 8003fb6:	0c0f      	lsrs	r7, r1, #16
 8003fb8:	fb02 7000 	mla	r0, r2, r0, r7
 8003fbc:	b289      	uxth	r1, r1
 8003fbe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8003fc2:	429d      	cmp	r5, r3
 8003fc4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8003fc8:	f84e 1b04 	str.w	r1, [lr], #4
 8003fcc:	dcec      	bgt.n	8003fa8 <__multadd+0x12>
 8003fce:	b1d7      	cbz	r7, 8004006 <__multadd+0x70>
 8003fd0:	68a3      	ldr	r3, [r4, #8]
 8003fd2:	429d      	cmp	r5, r3
 8003fd4:	db12      	blt.n	8003ffc <__multadd+0x66>
 8003fd6:	6861      	ldr	r1, [r4, #4]
 8003fd8:	4630      	mov	r0, r6
 8003fda:	3101      	adds	r1, #1
 8003fdc:	f7ff ff90 	bl	8003f00 <_Balloc>
 8003fe0:	4680      	mov	r8, r0
 8003fe2:	6922      	ldr	r2, [r4, #16]
 8003fe4:	f104 010c 	add.w	r1, r4, #12
 8003fe8:	3202      	adds	r2, #2
 8003fea:	0092      	lsls	r2, r2, #2
 8003fec:	300c      	adds	r0, #12
 8003fee:	f7ff ff6f 	bl	8003ed0 <memcpy>
 8003ff2:	4621      	mov	r1, r4
 8003ff4:	4630      	mov	r0, r6
 8003ff6:	f7ff ffb7 	bl	8003f68 <_Bfree>
 8003ffa:	4644      	mov	r4, r8
 8003ffc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004000:	3501      	adds	r5, #1
 8004002:	615f      	str	r7, [r3, #20]
 8004004:	6125      	str	r5, [r4, #16]
 8004006:	4620      	mov	r0, r4
 8004008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800400c <__hi0bits>:
 800400c:	0c02      	lsrs	r2, r0, #16
 800400e:	0412      	lsls	r2, r2, #16
 8004010:	4603      	mov	r3, r0
 8004012:	b9b2      	cbnz	r2, 8004042 <__hi0bits+0x36>
 8004014:	0403      	lsls	r3, r0, #16
 8004016:	2010      	movs	r0, #16
 8004018:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800401c:	bf04      	itt	eq
 800401e:	021b      	lsleq	r3, r3, #8
 8004020:	3008      	addeq	r0, #8
 8004022:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004026:	bf04      	itt	eq
 8004028:	011b      	lsleq	r3, r3, #4
 800402a:	3004      	addeq	r0, #4
 800402c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004030:	bf04      	itt	eq
 8004032:	009b      	lsleq	r3, r3, #2
 8004034:	3002      	addeq	r0, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	db06      	blt.n	8004048 <__hi0bits+0x3c>
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	d503      	bpl.n	8004046 <__hi0bits+0x3a>
 800403e:	3001      	adds	r0, #1
 8004040:	4770      	bx	lr
 8004042:	2000      	movs	r0, #0
 8004044:	e7e8      	b.n	8004018 <__hi0bits+0xc>
 8004046:	2020      	movs	r0, #32
 8004048:	4770      	bx	lr

0800404a <__lo0bits>:
 800404a:	6803      	ldr	r3, [r0, #0]
 800404c:	4601      	mov	r1, r0
 800404e:	f013 0207 	ands.w	r2, r3, #7
 8004052:	d00b      	beq.n	800406c <__lo0bits+0x22>
 8004054:	07da      	lsls	r2, r3, #31
 8004056:	d423      	bmi.n	80040a0 <__lo0bits+0x56>
 8004058:	0798      	lsls	r0, r3, #30
 800405a:	bf49      	itett	mi
 800405c:	085b      	lsrmi	r3, r3, #1
 800405e:	089b      	lsrpl	r3, r3, #2
 8004060:	2001      	movmi	r0, #1
 8004062:	600b      	strmi	r3, [r1, #0]
 8004064:	bf5c      	itt	pl
 8004066:	600b      	strpl	r3, [r1, #0]
 8004068:	2002      	movpl	r0, #2
 800406a:	4770      	bx	lr
 800406c:	b298      	uxth	r0, r3
 800406e:	b9a8      	cbnz	r0, 800409c <__lo0bits+0x52>
 8004070:	2010      	movs	r0, #16
 8004072:	0c1b      	lsrs	r3, r3, #16
 8004074:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004078:	bf04      	itt	eq
 800407a:	0a1b      	lsreq	r3, r3, #8
 800407c:	3008      	addeq	r0, #8
 800407e:	071a      	lsls	r2, r3, #28
 8004080:	bf04      	itt	eq
 8004082:	091b      	lsreq	r3, r3, #4
 8004084:	3004      	addeq	r0, #4
 8004086:	079a      	lsls	r2, r3, #30
 8004088:	bf04      	itt	eq
 800408a:	089b      	lsreq	r3, r3, #2
 800408c:	3002      	addeq	r0, #2
 800408e:	07da      	lsls	r2, r3, #31
 8004090:	d402      	bmi.n	8004098 <__lo0bits+0x4e>
 8004092:	085b      	lsrs	r3, r3, #1
 8004094:	d006      	beq.n	80040a4 <__lo0bits+0x5a>
 8004096:	3001      	adds	r0, #1
 8004098:	600b      	str	r3, [r1, #0]
 800409a:	4770      	bx	lr
 800409c:	4610      	mov	r0, r2
 800409e:	e7e9      	b.n	8004074 <__lo0bits+0x2a>
 80040a0:	2000      	movs	r0, #0
 80040a2:	4770      	bx	lr
 80040a4:	2020      	movs	r0, #32
 80040a6:	4770      	bx	lr

080040a8 <__i2b>:
 80040a8:	b510      	push	{r4, lr}
 80040aa:	460c      	mov	r4, r1
 80040ac:	2101      	movs	r1, #1
 80040ae:	f7ff ff27 	bl	8003f00 <_Balloc>
 80040b2:	2201      	movs	r2, #1
 80040b4:	6144      	str	r4, [r0, #20]
 80040b6:	6102      	str	r2, [r0, #16]
 80040b8:	bd10      	pop	{r4, pc}

080040ba <__multiply>:
 80040ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040be:	4614      	mov	r4, r2
 80040c0:	690a      	ldr	r2, [r1, #16]
 80040c2:	6923      	ldr	r3, [r4, #16]
 80040c4:	4689      	mov	r9, r1
 80040c6:	429a      	cmp	r2, r3
 80040c8:	bfbe      	ittt	lt
 80040ca:	460b      	movlt	r3, r1
 80040cc:	46a1      	movlt	r9, r4
 80040ce:	461c      	movlt	r4, r3
 80040d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80040d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80040d8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80040dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80040e0:	eb07 060a 	add.w	r6, r7, sl
 80040e4:	429e      	cmp	r6, r3
 80040e6:	bfc8      	it	gt
 80040e8:	3101      	addgt	r1, #1
 80040ea:	f7ff ff09 	bl	8003f00 <_Balloc>
 80040ee:	f100 0514 	add.w	r5, r0, #20
 80040f2:	462b      	mov	r3, r5
 80040f4:	2200      	movs	r2, #0
 80040f6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80040fa:	4543      	cmp	r3, r8
 80040fc:	d316      	bcc.n	800412c <__multiply+0x72>
 80040fe:	f104 0214 	add.w	r2, r4, #20
 8004102:	f109 0114 	add.w	r1, r9, #20
 8004106:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800410a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800410e:	9301      	str	r3, [sp, #4]
 8004110:	9c01      	ldr	r4, [sp, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	4294      	cmp	r4, r2
 8004116:	d80c      	bhi.n	8004132 <__multiply+0x78>
 8004118:	2e00      	cmp	r6, #0
 800411a:	dd03      	ble.n	8004124 <__multiply+0x6a>
 800411c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004120:	2b00      	cmp	r3, #0
 8004122:	d054      	beq.n	80041ce <__multiply+0x114>
 8004124:	6106      	str	r6, [r0, #16]
 8004126:	b003      	add	sp, #12
 8004128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800412c:	f843 2b04 	str.w	r2, [r3], #4
 8004130:	e7e3      	b.n	80040fa <__multiply+0x40>
 8004132:	f8b3 a000 	ldrh.w	sl, [r3]
 8004136:	3204      	adds	r2, #4
 8004138:	f1ba 0f00 	cmp.w	sl, #0
 800413c:	d020      	beq.n	8004180 <__multiply+0xc6>
 800413e:	46ae      	mov	lr, r5
 8004140:	4689      	mov	r9, r1
 8004142:	f04f 0c00 	mov.w	ip, #0
 8004146:	f859 4b04 	ldr.w	r4, [r9], #4
 800414a:	f8be b000 	ldrh.w	fp, [lr]
 800414e:	b2a3      	uxth	r3, r4
 8004150:	fb0a b303 	mla	r3, sl, r3, fp
 8004154:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004158:	f8de 4000 	ldr.w	r4, [lr]
 800415c:	4463      	add	r3, ip
 800415e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004162:	fb0a c40b 	mla	r4, sl, fp, ip
 8004166:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800416a:	b29b      	uxth	r3, r3
 800416c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004170:	454f      	cmp	r7, r9
 8004172:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004176:	f84e 3b04 	str.w	r3, [lr], #4
 800417a:	d8e4      	bhi.n	8004146 <__multiply+0x8c>
 800417c:	f8ce c000 	str.w	ip, [lr]
 8004180:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8004184:	f1b9 0f00 	cmp.w	r9, #0
 8004188:	d01f      	beq.n	80041ca <__multiply+0x110>
 800418a:	46ae      	mov	lr, r5
 800418c:	468c      	mov	ip, r1
 800418e:	f04f 0a00 	mov.w	sl, #0
 8004192:	682b      	ldr	r3, [r5, #0]
 8004194:	f8bc 4000 	ldrh.w	r4, [ip]
 8004198:	f8be b002 	ldrh.w	fp, [lr, #2]
 800419c:	b29b      	uxth	r3, r3
 800419e:	fb09 b404 	mla	r4, r9, r4, fp
 80041a2:	44a2      	add	sl, r4
 80041a4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80041a8:	f84e 3b04 	str.w	r3, [lr], #4
 80041ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80041b0:	f8be 4000 	ldrh.w	r4, [lr]
 80041b4:	0c1b      	lsrs	r3, r3, #16
 80041b6:	fb09 4303 	mla	r3, r9, r3, r4
 80041ba:	4567      	cmp	r7, ip
 80041bc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80041c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80041c4:	d8e6      	bhi.n	8004194 <__multiply+0xda>
 80041c6:	f8ce 3000 	str.w	r3, [lr]
 80041ca:	3504      	adds	r5, #4
 80041cc:	e7a0      	b.n	8004110 <__multiply+0x56>
 80041ce:	3e01      	subs	r6, #1
 80041d0:	e7a2      	b.n	8004118 <__multiply+0x5e>
	...

080041d4 <__pow5mult>:
 80041d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041d8:	4615      	mov	r5, r2
 80041da:	f012 0203 	ands.w	r2, r2, #3
 80041de:	4606      	mov	r6, r0
 80041e0:	460f      	mov	r7, r1
 80041e2:	d007      	beq.n	80041f4 <__pow5mult+0x20>
 80041e4:	4c21      	ldr	r4, [pc, #132]	; (800426c <__pow5mult+0x98>)
 80041e6:	3a01      	subs	r2, #1
 80041e8:	2300      	movs	r3, #0
 80041ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80041ee:	f7ff fed2 	bl	8003f96 <__multadd>
 80041f2:	4607      	mov	r7, r0
 80041f4:	10ad      	asrs	r5, r5, #2
 80041f6:	d035      	beq.n	8004264 <__pow5mult+0x90>
 80041f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80041fa:	b93c      	cbnz	r4, 800420c <__pow5mult+0x38>
 80041fc:	2010      	movs	r0, #16
 80041fe:	f7ff fc45 	bl	8003a8c <malloc>
 8004202:	6270      	str	r0, [r6, #36]	; 0x24
 8004204:	6044      	str	r4, [r0, #4]
 8004206:	6084      	str	r4, [r0, #8]
 8004208:	6004      	str	r4, [r0, #0]
 800420a:	60c4      	str	r4, [r0, #12]
 800420c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004210:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004214:	b94c      	cbnz	r4, 800422a <__pow5mult+0x56>
 8004216:	f240 2171 	movw	r1, #625	; 0x271
 800421a:	4630      	mov	r0, r6
 800421c:	f7ff ff44 	bl	80040a8 <__i2b>
 8004220:	2300      	movs	r3, #0
 8004222:	4604      	mov	r4, r0
 8004224:	f8c8 0008 	str.w	r0, [r8, #8]
 8004228:	6003      	str	r3, [r0, #0]
 800422a:	f04f 0800 	mov.w	r8, #0
 800422e:	07eb      	lsls	r3, r5, #31
 8004230:	d50a      	bpl.n	8004248 <__pow5mult+0x74>
 8004232:	4639      	mov	r1, r7
 8004234:	4622      	mov	r2, r4
 8004236:	4630      	mov	r0, r6
 8004238:	f7ff ff3f 	bl	80040ba <__multiply>
 800423c:	4681      	mov	r9, r0
 800423e:	4639      	mov	r1, r7
 8004240:	4630      	mov	r0, r6
 8004242:	f7ff fe91 	bl	8003f68 <_Bfree>
 8004246:	464f      	mov	r7, r9
 8004248:	106d      	asrs	r5, r5, #1
 800424a:	d00b      	beq.n	8004264 <__pow5mult+0x90>
 800424c:	6820      	ldr	r0, [r4, #0]
 800424e:	b938      	cbnz	r0, 8004260 <__pow5mult+0x8c>
 8004250:	4622      	mov	r2, r4
 8004252:	4621      	mov	r1, r4
 8004254:	4630      	mov	r0, r6
 8004256:	f7ff ff30 	bl	80040ba <__multiply>
 800425a:	6020      	str	r0, [r4, #0]
 800425c:	f8c0 8000 	str.w	r8, [r0]
 8004260:	4604      	mov	r4, r0
 8004262:	e7e4      	b.n	800422e <__pow5mult+0x5a>
 8004264:	4638      	mov	r0, r7
 8004266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800426a:	bf00      	nop
 800426c:	08004d68 	.word	0x08004d68

08004270 <__lshift>:
 8004270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004274:	460c      	mov	r4, r1
 8004276:	4607      	mov	r7, r0
 8004278:	4616      	mov	r6, r2
 800427a:	6923      	ldr	r3, [r4, #16]
 800427c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004280:	eb0a 0903 	add.w	r9, sl, r3
 8004284:	6849      	ldr	r1, [r1, #4]
 8004286:	68a3      	ldr	r3, [r4, #8]
 8004288:	f109 0501 	add.w	r5, r9, #1
 800428c:	42ab      	cmp	r3, r5
 800428e:	db31      	blt.n	80042f4 <__lshift+0x84>
 8004290:	4638      	mov	r0, r7
 8004292:	f7ff fe35 	bl	8003f00 <_Balloc>
 8004296:	2200      	movs	r2, #0
 8004298:	4680      	mov	r8, r0
 800429a:	4611      	mov	r1, r2
 800429c:	f100 0314 	add.w	r3, r0, #20
 80042a0:	4552      	cmp	r2, sl
 80042a2:	db2a      	blt.n	80042fa <__lshift+0x8a>
 80042a4:	6920      	ldr	r0, [r4, #16]
 80042a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80042aa:	f104 0114 	add.w	r1, r4, #20
 80042ae:	f016 021f 	ands.w	r2, r6, #31
 80042b2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80042b6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80042ba:	d022      	beq.n	8004302 <__lshift+0x92>
 80042bc:	2000      	movs	r0, #0
 80042be:	f1c2 0c20 	rsb	ip, r2, #32
 80042c2:	680e      	ldr	r6, [r1, #0]
 80042c4:	4096      	lsls	r6, r2
 80042c6:	4330      	orrs	r0, r6
 80042c8:	f843 0b04 	str.w	r0, [r3], #4
 80042cc:	f851 0b04 	ldr.w	r0, [r1], #4
 80042d0:	458e      	cmp	lr, r1
 80042d2:	fa20 f00c 	lsr.w	r0, r0, ip
 80042d6:	d8f4      	bhi.n	80042c2 <__lshift+0x52>
 80042d8:	6018      	str	r0, [r3, #0]
 80042da:	b108      	cbz	r0, 80042e0 <__lshift+0x70>
 80042dc:	f109 0502 	add.w	r5, r9, #2
 80042e0:	3d01      	subs	r5, #1
 80042e2:	4638      	mov	r0, r7
 80042e4:	f8c8 5010 	str.w	r5, [r8, #16]
 80042e8:	4621      	mov	r1, r4
 80042ea:	f7ff fe3d 	bl	8003f68 <_Bfree>
 80042ee:	4640      	mov	r0, r8
 80042f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f4:	3101      	adds	r1, #1
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	e7c8      	b.n	800428c <__lshift+0x1c>
 80042fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80042fe:	3201      	adds	r2, #1
 8004300:	e7ce      	b.n	80042a0 <__lshift+0x30>
 8004302:	3b04      	subs	r3, #4
 8004304:	f851 2b04 	ldr.w	r2, [r1], #4
 8004308:	458e      	cmp	lr, r1
 800430a:	f843 2f04 	str.w	r2, [r3, #4]!
 800430e:	d8f9      	bhi.n	8004304 <__lshift+0x94>
 8004310:	e7e6      	b.n	80042e0 <__lshift+0x70>

08004312 <__mcmp>:
 8004312:	6903      	ldr	r3, [r0, #16]
 8004314:	690a      	ldr	r2, [r1, #16]
 8004316:	b530      	push	{r4, r5, lr}
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	d10c      	bne.n	8004336 <__mcmp+0x24>
 800431c:	0092      	lsls	r2, r2, #2
 800431e:	3014      	adds	r0, #20
 8004320:	3114      	adds	r1, #20
 8004322:	1884      	adds	r4, r0, r2
 8004324:	4411      	add	r1, r2
 8004326:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800432a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800432e:	4295      	cmp	r5, r2
 8004330:	d003      	beq.n	800433a <__mcmp+0x28>
 8004332:	d305      	bcc.n	8004340 <__mcmp+0x2e>
 8004334:	2301      	movs	r3, #1
 8004336:	4618      	mov	r0, r3
 8004338:	bd30      	pop	{r4, r5, pc}
 800433a:	42a0      	cmp	r0, r4
 800433c:	d3f3      	bcc.n	8004326 <__mcmp+0x14>
 800433e:	e7fa      	b.n	8004336 <__mcmp+0x24>
 8004340:	f04f 33ff 	mov.w	r3, #4294967295
 8004344:	e7f7      	b.n	8004336 <__mcmp+0x24>

08004346 <__mdiff>:
 8004346:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800434a:	460d      	mov	r5, r1
 800434c:	4607      	mov	r7, r0
 800434e:	4611      	mov	r1, r2
 8004350:	4628      	mov	r0, r5
 8004352:	4614      	mov	r4, r2
 8004354:	f7ff ffdd 	bl	8004312 <__mcmp>
 8004358:	1e06      	subs	r6, r0, #0
 800435a:	d108      	bne.n	800436e <__mdiff+0x28>
 800435c:	4631      	mov	r1, r6
 800435e:	4638      	mov	r0, r7
 8004360:	f7ff fdce 	bl	8003f00 <_Balloc>
 8004364:	2301      	movs	r3, #1
 8004366:	6146      	str	r6, [r0, #20]
 8004368:	6103      	str	r3, [r0, #16]
 800436a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436e:	bfa4      	itt	ge
 8004370:	4623      	movge	r3, r4
 8004372:	462c      	movge	r4, r5
 8004374:	4638      	mov	r0, r7
 8004376:	6861      	ldr	r1, [r4, #4]
 8004378:	bfa6      	itte	ge
 800437a:	461d      	movge	r5, r3
 800437c:	2600      	movge	r6, #0
 800437e:	2601      	movlt	r6, #1
 8004380:	f7ff fdbe 	bl	8003f00 <_Balloc>
 8004384:	f04f 0c00 	mov.w	ip, #0
 8004388:	60c6      	str	r6, [r0, #12]
 800438a:	692b      	ldr	r3, [r5, #16]
 800438c:	6926      	ldr	r6, [r4, #16]
 800438e:	f104 0214 	add.w	r2, r4, #20
 8004392:	f105 0914 	add.w	r9, r5, #20
 8004396:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800439a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800439e:	f100 0114 	add.w	r1, r0, #20
 80043a2:	f852 ab04 	ldr.w	sl, [r2], #4
 80043a6:	f859 5b04 	ldr.w	r5, [r9], #4
 80043aa:	fa1f f38a 	uxth.w	r3, sl
 80043ae:	4463      	add	r3, ip
 80043b0:	b2ac      	uxth	r4, r5
 80043b2:	1b1b      	subs	r3, r3, r4
 80043b4:	0c2c      	lsrs	r4, r5, #16
 80043b6:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80043ba:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80043be:	b29b      	uxth	r3, r3
 80043c0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80043c4:	45c8      	cmp	r8, r9
 80043c6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80043ca:	4696      	mov	lr, r2
 80043cc:	f841 4b04 	str.w	r4, [r1], #4
 80043d0:	d8e7      	bhi.n	80043a2 <__mdiff+0x5c>
 80043d2:	45be      	cmp	lr, r7
 80043d4:	d305      	bcc.n	80043e2 <__mdiff+0x9c>
 80043d6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80043da:	b18b      	cbz	r3, 8004400 <__mdiff+0xba>
 80043dc:	6106      	str	r6, [r0, #16]
 80043de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80043e6:	b2a2      	uxth	r2, r4
 80043e8:	4462      	add	r2, ip
 80043ea:	1413      	asrs	r3, r2, #16
 80043ec:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80043f0:	b292      	uxth	r2, r2
 80043f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80043f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80043fa:	f841 2b04 	str.w	r2, [r1], #4
 80043fe:	e7e8      	b.n	80043d2 <__mdiff+0x8c>
 8004400:	3e01      	subs	r6, #1
 8004402:	e7e8      	b.n	80043d6 <__mdiff+0x90>

08004404 <__d2b>:
 8004404:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004408:	461c      	mov	r4, r3
 800440a:	2101      	movs	r1, #1
 800440c:	4690      	mov	r8, r2
 800440e:	9e08      	ldr	r6, [sp, #32]
 8004410:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004412:	f7ff fd75 	bl	8003f00 <_Balloc>
 8004416:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800441a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800441e:	4607      	mov	r7, r0
 8004420:	bb34      	cbnz	r4, 8004470 <__d2b+0x6c>
 8004422:	9201      	str	r2, [sp, #4]
 8004424:	f1b8 0f00 	cmp.w	r8, #0
 8004428:	d027      	beq.n	800447a <__d2b+0x76>
 800442a:	a802      	add	r0, sp, #8
 800442c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004430:	f7ff fe0b 	bl	800404a <__lo0bits>
 8004434:	9900      	ldr	r1, [sp, #0]
 8004436:	b1f0      	cbz	r0, 8004476 <__d2b+0x72>
 8004438:	9a01      	ldr	r2, [sp, #4]
 800443a:	f1c0 0320 	rsb	r3, r0, #32
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	430b      	orrs	r3, r1
 8004444:	40c2      	lsrs	r2, r0
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	9201      	str	r2, [sp, #4]
 800444a:	9b01      	ldr	r3, [sp, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	bf14      	ite	ne
 8004450:	2102      	movne	r1, #2
 8004452:	2101      	moveq	r1, #1
 8004454:	61bb      	str	r3, [r7, #24]
 8004456:	6139      	str	r1, [r7, #16]
 8004458:	b1c4      	cbz	r4, 800448c <__d2b+0x88>
 800445a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800445e:	4404      	add	r4, r0
 8004460:	6034      	str	r4, [r6, #0]
 8004462:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004466:	6028      	str	r0, [r5, #0]
 8004468:	4638      	mov	r0, r7
 800446a:	b002      	add	sp, #8
 800446c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004470:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004474:	e7d5      	b.n	8004422 <__d2b+0x1e>
 8004476:	6179      	str	r1, [r7, #20]
 8004478:	e7e7      	b.n	800444a <__d2b+0x46>
 800447a:	a801      	add	r0, sp, #4
 800447c:	f7ff fde5 	bl	800404a <__lo0bits>
 8004480:	2101      	movs	r1, #1
 8004482:	9b01      	ldr	r3, [sp, #4]
 8004484:	6139      	str	r1, [r7, #16]
 8004486:	617b      	str	r3, [r7, #20]
 8004488:	3020      	adds	r0, #32
 800448a:	e7e5      	b.n	8004458 <__d2b+0x54>
 800448c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004490:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004494:	6030      	str	r0, [r6, #0]
 8004496:	6918      	ldr	r0, [r3, #16]
 8004498:	f7ff fdb8 	bl	800400c <__hi0bits>
 800449c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80044a0:	e7e1      	b.n	8004466 <__d2b+0x62>
	...

080044a4 <_sbrk_r>:
 80044a4:	b538      	push	{r3, r4, r5, lr}
 80044a6:	2300      	movs	r3, #0
 80044a8:	4c05      	ldr	r4, [pc, #20]	; (80044c0 <_sbrk_r+0x1c>)
 80044aa:	4605      	mov	r5, r0
 80044ac:	4608      	mov	r0, r1
 80044ae:	6023      	str	r3, [r4, #0]
 80044b0:	f000 fb88 	bl	8004bc4 <_sbrk>
 80044b4:	1c43      	adds	r3, r0, #1
 80044b6:	d102      	bne.n	80044be <_sbrk_r+0x1a>
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	b103      	cbz	r3, 80044be <_sbrk_r+0x1a>
 80044bc:	602b      	str	r3, [r5, #0]
 80044be:	bd38      	pop	{r3, r4, r5, pc}
 80044c0:	20000718 	.word	0x20000718

080044c4 <__ssprint_r>:
 80044c4:	6893      	ldr	r3, [r2, #8]
 80044c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044ca:	4681      	mov	r9, r0
 80044cc:	460c      	mov	r4, r1
 80044ce:	4617      	mov	r7, r2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d060      	beq.n	8004596 <__ssprint_r+0xd2>
 80044d4:	f04f 0b00 	mov.w	fp, #0
 80044d8:	465e      	mov	r6, fp
 80044da:	f8d2 a000 	ldr.w	sl, [r2]
 80044de:	b356      	cbz	r6, 8004536 <__ssprint_r+0x72>
 80044e0:	68a3      	ldr	r3, [r4, #8]
 80044e2:	429e      	cmp	r6, r3
 80044e4:	d344      	bcc.n	8004570 <__ssprint_r+0xac>
 80044e6:	89a2      	ldrh	r2, [r4, #12]
 80044e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80044ec:	d03e      	beq.n	800456c <__ssprint_r+0xa8>
 80044ee:	2302      	movs	r3, #2
 80044f0:	6825      	ldr	r5, [r4, #0]
 80044f2:	6921      	ldr	r1, [r4, #16]
 80044f4:	eba5 0801 	sub.w	r8, r5, r1
 80044f8:	6965      	ldr	r5, [r4, #20]
 80044fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044fe:	fb95 f5f3 	sdiv	r5, r5, r3
 8004502:	f108 0301 	add.w	r3, r8, #1
 8004506:	4433      	add	r3, r6
 8004508:	429d      	cmp	r5, r3
 800450a:	bf38      	it	cc
 800450c:	461d      	movcc	r5, r3
 800450e:	0553      	lsls	r3, r2, #21
 8004510:	d546      	bpl.n	80045a0 <__ssprint_r+0xdc>
 8004512:	4629      	mov	r1, r5
 8004514:	4648      	mov	r0, r9
 8004516:	f7ff fac1 	bl	8003a9c <_malloc_r>
 800451a:	b998      	cbnz	r0, 8004544 <__ssprint_r+0x80>
 800451c:	230c      	movs	r3, #12
 800451e:	f8c9 3000 	str.w	r3, [r9]
 8004522:	89a3      	ldrh	r3, [r4, #12]
 8004524:	f04f 30ff 	mov.w	r0, #4294967295
 8004528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800452c:	81a3      	strh	r3, [r4, #12]
 800452e:	2300      	movs	r3, #0
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	607b      	str	r3, [r7, #4]
 8004534:	e031      	b.n	800459a <__ssprint_r+0xd6>
 8004536:	f8da b000 	ldr.w	fp, [sl]
 800453a:	f8da 6004 	ldr.w	r6, [sl, #4]
 800453e:	f10a 0a08 	add.w	sl, sl, #8
 8004542:	e7cc      	b.n	80044de <__ssprint_r+0x1a>
 8004544:	4642      	mov	r2, r8
 8004546:	6921      	ldr	r1, [r4, #16]
 8004548:	9001      	str	r0, [sp, #4]
 800454a:	f7ff fcc1 	bl	8003ed0 <memcpy>
 800454e:	89a2      	ldrh	r2, [r4, #12]
 8004550:	9b01      	ldr	r3, [sp, #4]
 8004552:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8004556:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800455a:	81a2      	strh	r2, [r4, #12]
 800455c:	6123      	str	r3, [r4, #16]
 800455e:	4443      	add	r3, r8
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	4633      	mov	r3, r6
 8004564:	6165      	str	r5, [r4, #20]
 8004566:	eba5 0508 	sub.w	r5, r5, r8
 800456a:	60a5      	str	r5, [r4, #8]
 800456c:	429e      	cmp	r6, r3
 800456e:	d200      	bcs.n	8004572 <__ssprint_r+0xae>
 8004570:	4633      	mov	r3, r6
 8004572:	461a      	mov	r2, r3
 8004574:	4659      	mov	r1, fp
 8004576:	6820      	ldr	r0, [r4, #0]
 8004578:	9301      	str	r3, [sp, #4]
 800457a:	f000 f971 	bl	8004860 <memmove>
 800457e:	68a2      	ldr	r2, [r4, #8]
 8004580:	9b01      	ldr	r3, [sp, #4]
 8004582:	1ad2      	subs	r2, r2, r3
 8004584:	60a2      	str	r2, [r4, #8]
 8004586:	6822      	ldr	r2, [r4, #0]
 8004588:	4413      	add	r3, r2
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	1b9e      	subs	r6, r3, r6
 8004590:	60be      	str	r6, [r7, #8]
 8004592:	2e00      	cmp	r6, #0
 8004594:	d1cf      	bne.n	8004536 <__ssprint_r+0x72>
 8004596:	2000      	movs	r0, #0
 8004598:	6078      	str	r0, [r7, #4]
 800459a:	b003      	add	sp, #12
 800459c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045a0:	462a      	mov	r2, r5
 80045a2:	4648      	mov	r0, r9
 80045a4:	f000 f97e 	bl	80048a4 <_realloc_r>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2800      	cmp	r0, #0
 80045ac:	d1d6      	bne.n	800455c <__ssprint_r+0x98>
 80045ae:	6921      	ldr	r1, [r4, #16]
 80045b0:	4648      	mov	r0, r9
 80045b2:	f000 f885 	bl	80046c0 <_free_r>
 80045b6:	e7b1      	b.n	800451c <__ssprint_r+0x58>

080045b8 <_calloc_r>:
 80045b8:	b510      	push	{r4, lr}
 80045ba:	4351      	muls	r1, r2
 80045bc:	f7ff fa6e 	bl	8003a9c <_malloc_r>
 80045c0:	4604      	mov	r4, r0
 80045c2:	b198      	cbz	r0, 80045ec <_calloc_r+0x34>
 80045c4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80045c8:	f022 0203 	bic.w	r2, r2, #3
 80045cc:	3a04      	subs	r2, #4
 80045ce:	2a24      	cmp	r2, #36	; 0x24
 80045d0:	d81b      	bhi.n	800460a <_calloc_r+0x52>
 80045d2:	2a13      	cmp	r2, #19
 80045d4:	d917      	bls.n	8004606 <_calloc_r+0x4e>
 80045d6:	2100      	movs	r1, #0
 80045d8:	2a1b      	cmp	r2, #27
 80045da:	6001      	str	r1, [r0, #0]
 80045dc:	6041      	str	r1, [r0, #4]
 80045de:	d807      	bhi.n	80045f0 <_calloc_r+0x38>
 80045e0:	f100 0308 	add.w	r3, r0, #8
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	605a      	str	r2, [r3, #4]
 80045ea:	609a      	str	r2, [r3, #8]
 80045ec:	4620      	mov	r0, r4
 80045ee:	bd10      	pop	{r4, pc}
 80045f0:	2a24      	cmp	r2, #36	; 0x24
 80045f2:	6081      	str	r1, [r0, #8]
 80045f4:	60c1      	str	r1, [r0, #12]
 80045f6:	bf11      	iteee	ne
 80045f8:	f100 0310 	addne.w	r3, r0, #16
 80045fc:	6101      	streq	r1, [r0, #16]
 80045fe:	f100 0318 	addeq.w	r3, r0, #24
 8004602:	6141      	streq	r1, [r0, #20]
 8004604:	e7ee      	b.n	80045e4 <_calloc_r+0x2c>
 8004606:	4603      	mov	r3, r0
 8004608:	e7ec      	b.n	80045e4 <_calloc_r+0x2c>
 800460a:	2100      	movs	r1, #0
 800460c:	f000 f942 	bl	8004894 <memset>
 8004610:	e7ec      	b.n	80045ec <_calloc_r+0x34>
	...

08004614 <_malloc_trim_r>:
 8004614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004618:	4689      	mov	r9, r1
 800461a:	4f25      	ldr	r7, [pc, #148]	; (80046b0 <_malloc_trim_r+0x9c>)
 800461c:	4606      	mov	r6, r0
 800461e:	f7ff fc63 	bl	8003ee8 <__malloc_lock>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80046bc <_malloc_trim_r+0xa8>
 8004628:	685d      	ldr	r5, [r3, #4]
 800462a:	f1a8 0411 	sub.w	r4, r8, #17
 800462e:	f025 0503 	bic.w	r5, r5, #3
 8004632:	eba4 0409 	sub.w	r4, r4, r9
 8004636:	442c      	add	r4, r5
 8004638:	fbb4 f4f8 	udiv	r4, r4, r8
 800463c:	3c01      	subs	r4, #1
 800463e:	fb08 f404 	mul.w	r4, r8, r4
 8004642:	4544      	cmp	r4, r8
 8004644:	da05      	bge.n	8004652 <_malloc_trim_r+0x3e>
 8004646:	4630      	mov	r0, r6
 8004648:	f7ff fc54 	bl	8003ef4 <__malloc_unlock>
 800464c:	2000      	movs	r0, #0
 800464e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004652:	2100      	movs	r1, #0
 8004654:	4630      	mov	r0, r6
 8004656:	f7ff ff25 	bl	80044a4 <_sbrk_r>
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	442b      	add	r3, r5
 800465e:	4298      	cmp	r0, r3
 8004660:	d1f1      	bne.n	8004646 <_malloc_trim_r+0x32>
 8004662:	4261      	negs	r1, r4
 8004664:	4630      	mov	r0, r6
 8004666:	f7ff ff1d 	bl	80044a4 <_sbrk_r>
 800466a:	3001      	adds	r0, #1
 800466c:	d110      	bne.n	8004690 <_malloc_trim_r+0x7c>
 800466e:	2100      	movs	r1, #0
 8004670:	4630      	mov	r0, r6
 8004672:	f7ff ff17 	bl	80044a4 <_sbrk_r>
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	1a83      	subs	r3, r0, r2
 800467a:	2b0f      	cmp	r3, #15
 800467c:	dde3      	ble.n	8004646 <_malloc_trim_r+0x32>
 800467e:	490d      	ldr	r1, [pc, #52]	; (80046b4 <_malloc_trim_r+0xa0>)
 8004680:	f043 0301 	orr.w	r3, r3, #1
 8004684:	6809      	ldr	r1, [r1, #0]
 8004686:	6053      	str	r3, [r2, #4]
 8004688:	1a40      	subs	r0, r0, r1
 800468a:	490b      	ldr	r1, [pc, #44]	; (80046b8 <_malloc_trim_r+0xa4>)
 800468c:	6008      	str	r0, [r1, #0]
 800468e:	e7da      	b.n	8004646 <_malloc_trim_r+0x32>
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4a09      	ldr	r2, [pc, #36]	; (80046b8 <_malloc_trim_r+0xa4>)
 8004694:	1b2d      	subs	r5, r5, r4
 8004696:	f045 0501 	orr.w	r5, r5, #1
 800469a:	605d      	str	r5, [r3, #4]
 800469c:	6813      	ldr	r3, [r2, #0]
 800469e:	4630      	mov	r0, r6
 80046a0:	1b1c      	subs	r4, r3, r4
 80046a2:	6014      	str	r4, [r2, #0]
 80046a4:	f7ff fc26 	bl	8003ef4 <__malloc_unlock>
 80046a8:	2001      	movs	r0, #1
 80046aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046ae:	bf00      	nop
 80046b0:	20000108 	.word	0x20000108
 80046b4:	20000510 	.word	0x20000510
 80046b8:	200006a4 	.word	0x200006a4
 80046bc:	00000080 	.word	0x00000080

080046c0 <_free_r>:
 80046c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046c4:	4604      	mov	r4, r0
 80046c6:	4688      	mov	r8, r1
 80046c8:	2900      	cmp	r1, #0
 80046ca:	f000 80ab 	beq.w	8004824 <_free_r+0x164>
 80046ce:	f7ff fc0b 	bl	8003ee8 <__malloc_lock>
 80046d2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80046d6:	4d54      	ldr	r5, [pc, #336]	; (8004828 <_free_r+0x168>)
 80046d8:	f022 0001 	bic.w	r0, r2, #1
 80046dc:	f1a8 0308 	sub.w	r3, r8, #8
 80046e0:	181f      	adds	r7, r3, r0
 80046e2:	68a9      	ldr	r1, [r5, #8]
 80046e4:	687e      	ldr	r6, [r7, #4]
 80046e6:	428f      	cmp	r7, r1
 80046e8:	f026 0603 	bic.w	r6, r6, #3
 80046ec:	f002 0201 	and.w	r2, r2, #1
 80046f0:	d11b      	bne.n	800472a <_free_r+0x6a>
 80046f2:	4430      	add	r0, r6
 80046f4:	b93a      	cbnz	r2, 8004706 <_free_r+0x46>
 80046f6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80046fa:	1a9b      	subs	r3, r3, r2
 80046fc:	6899      	ldr	r1, [r3, #8]
 80046fe:	4410      	add	r0, r2
 8004700:	68da      	ldr	r2, [r3, #12]
 8004702:	60ca      	str	r2, [r1, #12]
 8004704:	6091      	str	r1, [r2, #8]
 8004706:	f040 0201 	orr.w	r2, r0, #1
 800470a:	605a      	str	r2, [r3, #4]
 800470c:	60ab      	str	r3, [r5, #8]
 800470e:	4b47      	ldr	r3, [pc, #284]	; (800482c <_free_r+0x16c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4298      	cmp	r0, r3
 8004714:	d304      	bcc.n	8004720 <_free_r+0x60>
 8004716:	4b46      	ldr	r3, [pc, #280]	; (8004830 <_free_r+0x170>)
 8004718:	4620      	mov	r0, r4
 800471a:	6819      	ldr	r1, [r3, #0]
 800471c:	f7ff ff7a 	bl	8004614 <_malloc_trim_r>
 8004720:	4620      	mov	r0, r4
 8004722:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004726:	f7ff bbe5 	b.w	8003ef4 <__malloc_unlock>
 800472a:	607e      	str	r6, [r7, #4]
 800472c:	2a00      	cmp	r2, #0
 800472e:	d139      	bne.n	80047a4 <_free_r+0xe4>
 8004730:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004734:	f105 0e08 	add.w	lr, r5, #8
 8004738:	1a5b      	subs	r3, r3, r1
 800473a:	4408      	add	r0, r1
 800473c:	6899      	ldr	r1, [r3, #8]
 800473e:	4571      	cmp	r1, lr
 8004740:	d032      	beq.n	80047a8 <_free_r+0xe8>
 8004742:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004746:	f8c1 e00c 	str.w	lr, [r1, #12]
 800474a:	f8ce 1008 	str.w	r1, [lr, #8]
 800474e:	19b9      	adds	r1, r7, r6
 8004750:	6849      	ldr	r1, [r1, #4]
 8004752:	07c9      	lsls	r1, r1, #31
 8004754:	d40a      	bmi.n	800476c <_free_r+0xac>
 8004756:	4430      	add	r0, r6
 8004758:	68b9      	ldr	r1, [r7, #8]
 800475a:	bb3a      	cbnz	r2, 80047ac <_free_r+0xec>
 800475c:	4e35      	ldr	r6, [pc, #212]	; (8004834 <_free_r+0x174>)
 800475e:	42b1      	cmp	r1, r6
 8004760:	d124      	bne.n	80047ac <_free_r+0xec>
 8004762:	2201      	movs	r2, #1
 8004764:	616b      	str	r3, [r5, #20]
 8004766:	612b      	str	r3, [r5, #16]
 8004768:	60d9      	str	r1, [r3, #12]
 800476a:	6099      	str	r1, [r3, #8]
 800476c:	f040 0101 	orr.w	r1, r0, #1
 8004770:	6059      	str	r1, [r3, #4]
 8004772:	5018      	str	r0, [r3, r0]
 8004774:	2a00      	cmp	r2, #0
 8004776:	d1d3      	bne.n	8004720 <_free_r+0x60>
 8004778:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800477c:	d21a      	bcs.n	80047b4 <_free_r+0xf4>
 800477e:	2201      	movs	r2, #1
 8004780:	08c0      	lsrs	r0, r0, #3
 8004782:	1081      	asrs	r1, r0, #2
 8004784:	408a      	lsls	r2, r1
 8004786:	6869      	ldr	r1, [r5, #4]
 8004788:	3001      	adds	r0, #1
 800478a:	430a      	orrs	r2, r1
 800478c:	606a      	str	r2, [r5, #4]
 800478e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004792:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004796:	3a08      	subs	r2, #8
 8004798:	60da      	str	r2, [r3, #12]
 800479a:	6099      	str	r1, [r3, #8]
 800479c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80047a0:	60cb      	str	r3, [r1, #12]
 80047a2:	e7bd      	b.n	8004720 <_free_r+0x60>
 80047a4:	2200      	movs	r2, #0
 80047a6:	e7d2      	b.n	800474e <_free_r+0x8e>
 80047a8:	2201      	movs	r2, #1
 80047aa:	e7d0      	b.n	800474e <_free_r+0x8e>
 80047ac:	68fe      	ldr	r6, [r7, #12]
 80047ae:	60ce      	str	r6, [r1, #12]
 80047b0:	60b1      	str	r1, [r6, #8]
 80047b2:	e7db      	b.n	800476c <_free_r+0xac>
 80047b4:	0a42      	lsrs	r2, r0, #9
 80047b6:	2a04      	cmp	r2, #4
 80047b8:	d813      	bhi.n	80047e2 <_free_r+0x122>
 80047ba:	0982      	lsrs	r2, r0, #6
 80047bc:	3238      	adds	r2, #56	; 0x38
 80047be:	1c51      	adds	r1, r2, #1
 80047c0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80047c4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80047c8:	428e      	cmp	r6, r1
 80047ca:	d124      	bne.n	8004816 <_free_r+0x156>
 80047cc:	2001      	movs	r0, #1
 80047ce:	1092      	asrs	r2, r2, #2
 80047d0:	fa00 f202 	lsl.w	r2, r0, r2
 80047d4:	6868      	ldr	r0, [r5, #4]
 80047d6:	4302      	orrs	r2, r0
 80047d8:	606a      	str	r2, [r5, #4]
 80047da:	60de      	str	r6, [r3, #12]
 80047dc:	6099      	str	r1, [r3, #8]
 80047de:	60b3      	str	r3, [r6, #8]
 80047e0:	e7de      	b.n	80047a0 <_free_r+0xe0>
 80047e2:	2a14      	cmp	r2, #20
 80047e4:	d801      	bhi.n	80047ea <_free_r+0x12a>
 80047e6:	325b      	adds	r2, #91	; 0x5b
 80047e8:	e7e9      	b.n	80047be <_free_r+0xfe>
 80047ea:	2a54      	cmp	r2, #84	; 0x54
 80047ec:	d802      	bhi.n	80047f4 <_free_r+0x134>
 80047ee:	0b02      	lsrs	r2, r0, #12
 80047f0:	326e      	adds	r2, #110	; 0x6e
 80047f2:	e7e4      	b.n	80047be <_free_r+0xfe>
 80047f4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80047f8:	d802      	bhi.n	8004800 <_free_r+0x140>
 80047fa:	0bc2      	lsrs	r2, r0, #15
 80047fc:	3277      	adds	r2, #119	; 0x77
 80047fe:	e7de      	b.n	80047be <_free_r+0xfe>
 8004800:	f240 5154 	movw	r1, #1364	; 0x554
 8004804:	428a      	cmp	r2, r1
 8004806:	bf9a      	itte	ls
 8004808:	0c82      	lsrls	r2, r0, #18
 800480a:	327c      	addls	r2, #124	; 0x7c
 800480c:	227e      	movhi	r2, #126	; 0x7e
 800480e:	e7d6      	b.n	80047be <_free_r+0xfe>
 8004810:	6889      	ldr	r1, [r1, #8]
 8004812:	428e      	cmp	r6, r1
 8004814:	d004      	beq.n	8004820 <_free_r+0x160>
 8004816:	684a      	ldr	r2, [r1, #4]
 8004818:	f022 0203 	bic.w	r2, r2, #3
 800481c:	4290      	cmp	r0, r2
 800481e:	d3f7      	bcc.n	8004810 <_free_r+0x150>
 8004820:	68ce      	ldr	r6, [r1, #12]
 8004822:	e7da      	b.n	80047da <_free_r+0x11a>
 8004824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004828:	20000108 	.word	0x20000108
 800482c:	20000514 	.word	0x20000514
 8004830:	200006d4 	.word	0x200006d4
 8004834:	20000110 	.word	0x20000110

08004838 <__retarget_lock_acquire_recursive>:
 8004838:	4770      	bx	lr

0800483a <__retarget_lock_release_recursive>:
 800483a:	4770      	bx	lr

0800483c <__ascii_mbtowc>:
 800483c:	b082      	sub	sp, #8
 800483e:	b901      	cbnz	r1, 8004842 <__ascii_mbtowc+0x6>
 8004840:	a901      	add	r1, sp, #4
 8004842:	b142      	cbz	r2, 8004856 <__ascii_mbtowc+0x1a>
 8004844:	b14b      	cbz	r3, 800485a <__ascii_mbtowc+0x1e>
 8004846:	7813      	ldrb	r3, [r2, #0]
 8004848:	600b      	str	r3, [r1, #0]
 800484a:	7812      	ldrb	r2, [r2, #0]
 800484c:	1c10      	adds	r0, r2, #0
 800484e:	bf18      	it	ne
 8004850:	2001      	movne	r0, #1
 8004852:	b002      	add	sp, #8
 8004854:	4770      	bx	lr
 8004856:	4610      	mov	r0, r2
 8004858:	e7fb      	b.n	8004852 <__ascii_mbtowc+0x16>
 800485a:	f06f 0001 	mvn.w	r0, #1
 800485e:	e7f8      	b.n	8004852 <__ascii_mbtowc+0x16>

08004860 <memmove>:
 8004860:	4288      	cmp	r0, r1
 8004862:	b510      	push	{r4, lr}
 8004864:	eb01 0302 	add.w	r3, r1, r2
 8004868:	d803      	bhi.n	8004872 <memmove+0x12>
 800486a:	1e42      	subs	r2, r0, #1
 800486c:	4299      	cmp	r1, r3
 800486e:	d10c      	bne.n	800488a <memmove+0x2a>
 8004870:	bd10      	pop	{r4, pc}
 8004872:	4298      	cmp	r0, r3
 8004874:	d2f9      	bcs.n	800486a <memmove+0xa>
 8004876:	1881      	adds	r1, r0, r2
 8004878:	1ad2      	subs	r2, r2, r3
 800487a:	42d3      	cmn	r3, r2
 800487c:	d100      	bne.n	8004880 <memmove+0x20>
 800487e:	bd10      	pop	{r4, pc}
 8004880:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004884:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004888:	e7f7      	b.n	800487a <memmove+0x1a>
 800488a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800488e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004892:	e7eb      	b.n	800486c <memmove+0xc>

08004894 <memset>:
 8004894:	4603      	mov	r3, r0
 8004896:	4402      	add	r2, r0
 8004898:	4293      	cmp	r3, r2
 800489a:	d100      	bne.n	800489e <memset+0xa>
 800489c:	4770      	bx	lr
 800489e:	f803 1b01 	strb.w	r1, [r3], #1
 80048a2:	e7f9      	b.n	8004898 <memset+0x4>

080048a4 <_realloc_r>:
 80048a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048a8:	4682      	mov	sl, r0
 80048aa:	460c      	mov	r4, r1
 80048ac:	b929      	cbnz	r1, 80048ba <_realloc_r+0x16>
 80048ae:	4611      	mov	r1, r2
 80048b0:	b003      	add	sp, #12
 80048b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b6:	f7ff b8f1 	b.w	8003a9c <_malloc_r>
 80048ba:	9201      	str	r2, [sp, #4]
 80048bc:	f7ff fb14 	bl	8003ee8 <__malloc_lock>
 80048c0:	9a01      	ldr	r2, [sp, #4]
 80048c2:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80048c6:	f102 080b 	add.w	r8, r2, #11
 80048ca:	f1b8 0f16 	cmp.w	r8, #22
 80048ce:	f1a4 0908 	sub.w	r9, r4, #8
 80048d2:	f025 0603 	bic.w	r6, r5, #3
 80048d6:	d90a      	bls.n	80048ee <_realloc_r+0x4a>
 80048d8:	f038 0807 	bics.w	r8, r8, #7
 80048dc:	d509      	bpl.n	80048f2 <_realloc_r+0x4e>
 80048de:	230c      	movs	r3, #12
 80048e0:	2700      	movs	r7, #0
 80048e2:	f8ca 3000 	str.w	r3, [sl]
 80048e6:	4638      	mov	r0, r7
 80048e8:	b003      	add	sp, #12
 80048ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ee:	f04f 0810 	mov.w	r8, #16
 80048f2:	4590      	cmp	r8, r2
 80048f4:	d3f3      	bcc.n	80048de <_realloc_r+0x3a>
 80048f6:	45b0      	cmp	r8, r6
 80048f8:	f340 8148 	ble.w	8004b8c <_realloc_r+0x2e8>
 80048fc:	4ba9      	ldr	r3, [pc, #676]	; (8004ba4 <_realloc_r+0x300>)
 80048fe:	eb09 0106 	add.w	r1, r9, r6
 8004902:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8004906:	469b      	mov	fp, r3
 8004908:	4571      	cmp	r1, lr
 800490a:	684b      	ldr	r3, [r1, #4]
 800490c:	d005      	beq.n	800491a <_realloc_r+0x76>
 800490e:	f023 0001 	bic.w	r0, r3, #1
 8004912:	4408      	add	r0, r1
 8004914:	6840      	ldr	r0, [r0, #4]
 8004916:	07c7      	lsls	r7, r0, #31
 8004918:	d447      	bmi.n	80049aa <_realloc_r+0x106>
 800491a:	f023 0303 	bic.w	r3, r3, #3
 800491e:	4571      	cmp	r1, lr
 8004920:	eb06 0703 	add.w	r7, r6, r3
 8004924:	d119      	bne.n	800495a <_realloc_r+0xb6>
 8004926:	f108 0010 	add.w	r0, r8, #16
 800492a:	4287      	cmp	r7, r0
 800492c:	db3f      	blt.n	80049ae <_realloc_r+0x10a>
 800492e:	eba7 0708 	sub.w	r7, r7, r8
 8004932:	eb09 0308 	add.w	r3, r9, r8
 8004936:	f047 0701 	orr.w	r7, r7, #1
 800493a:	f8cb 3008 	str.w	r3, [fp, #8]
 800493e:	605f      	str	r7, [r3, #4]
 8004940:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004944:	4650      	mov	r0, sl
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	ea43 0308 	orr.w	r3, r3, r8
 800494e:	f844 3c04 	str.w	r3, [r4, #-4]
 8004952:	f7ff facf 	bl	8003ef4 <__malloc_unlock>
 8004956:	4627      	mov	r7, r4
 8004958:	e7c5      	b.n	80048e6 <_realloc_r+0x42>
 800495a:	45b8      	cmp	r8, r7
 800495c:	dc27      	bgt.n	80049ae <_realloc_r+0x10a>
 800495e:	68cb      	ldr	r3, [r1, #12]
 8004960:	688a      	ldr	r2, [r1, #8]
 8004962:	60d3      	str	r3, [r2, #12]
 8004964:	609a      	str	r2, [r3, #8]
 8004966:	eba7 0008 	sub.w	r0, r7, r8
 800496a:	280f      	cmp	r0, #15
 800496c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004970:	eb09 0207 	add.w	r2, r9, r7
 8004974:	f240 810c 	bls.w	8004b90 <_realloc_r+0x2ec>
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	eb09 0108 	add.w	r1, r9, r8
 8004980:	ea43 0308 	orr.w	r3, r3, r8
 8004984:	f040 0001 	orr.w	r0, r0, #1
 8004988:	f8c9 3004 	str.w	r3, [r9, #4]
 800498c:	6048      	str	r0, [r1, #4]
 800498e:	6853      	ldr	r3, [r2, #4]
 8004990:	3108      	adds	r1, #8
 8004992:	f043 0301 	orr.w	r3, r3, #1
 8004996:	6053      	str	r3, [r2, #4]
 8004998:	4650      	mov	r0, sl
 800499a:	f7ff fe91 	bl	80046c0 <_free_r>
 800499e:	4650      	mov	r0, sl
 80049a0:	f7ff faa8 	bl	8003ef4 <__malloc_unlock>
 80049a4:	f109 0708 	add.w	r7, r9, #8
 80049a8:	e79d      	b.n	80048e6 <_realloc_r+0x42>
 80049aa:	2300      	movs	r3, #0
 80049ac:	4619      	mov	r1, r3
 80049ae:	07e8      	lsls	r0, r5, #31
 80049b0:	f100 8085 	bmi.w	8004abe <_realloc_r+0x21a>
 80049b4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80049b8:	eba9 0505 	sub.w	r5, r9, r5
 80049bc:	6868      	ldr	r0, [r5, #4]
 80049be:	f020 0003 	bic.w	r0, r0, #3
 80049c2:	4430      	add	r0, r6
 80049c4:	2900      	cmp	r1, #0
 80049c6:	d077      	beq.n	8004ab8 <_realloc_r+0x214>
 80049c8:	4571      	cmp	r1, lr
 80049ca:	d151      	bne.n	8004a70 <_realloc_r+0x1cc>
 80049cc:	4403      	add	r3, r0
 80049ce:	f108 0110 	add.w	r1, r8, #16
 80049d2:	428b      	cmp	r3, r1
 80049d4:	db70      	blt.n	8004ab8 <_realloc_r+0x214>
 80049d6:	462f      	mov	r7, r5
 80049d8:	68ea      	ldr	r2, [r5, #12]
 80049da:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80049de:	60ca      	str	r2, [r1, #12]
 80049e0:	6091      	str	r1, [r2, #8]
 80049e2:	1f32      	subs	r2, r6, #4
 80049e4:	2a24      	cmp	r2, #36	; 0x24
 80049e6:	d83c      	bhi.n	8004a62 <_realloc_r+0x1be>
 80049e8:	2a13      	cmp	r2, #19
 80049ea:	d937      	bls.n	8004a5c <_realloc_r+0x1b8>
 80049ec:	6821      	ldr	r1, [r4, #0]
 80049ee:	2a1b      	cmp	r2, #27
 80049f0:	60a9      	str	r1, [r5, #8]
 80049f2:	6861      	ldr	r1, [r4, #4]
 80049f4:	60e9      	str	r1, [r5, #12]
 80049f6:	d81c      	bhi.n	8004a32 <_realloc_r+0x18e>
 80049f8:	f105 0210 	add.w	r2, r5, #16
 80049fc:	f104 0108 	add.w	r1, r4, #8
 8004a00:	6808      	ldr	r0, [r1, #0]
 8004a02:	6010      	str	r0, [r2, #0]
 8004a04:	6848      	ldr	r0, [r1, #4]
 8004a06:	6050      	str	r0, [r2, #4]
 8004a08:	6889      	ldr	r1, [r1, #8]
 8004a0a:	6091      	str	r1, [r2, #8]
 8004a0c:	eba3 0308 	sub.w	r3, r3, r8
 8004a10:	eb05 0208 	add.w	r2, r5, r8
 8004a14:	f043 0301 	orr.w	r3, r3, #1
 8004a18:	f8cb 2008 	str.w	r2, [fp, #8]
 8004a1c:	6053      	str	r3, [r2, #4]
 8004a1e:	686b      	ldr	r3, [r5, #4]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	ea43 0308 	orr.w	r3, r3, r8
 8004a28:	606b      	str	r3, [r5, #4]
 8004a2a:	4650      	mov	r0, sl
 8004a2c:	f7ff fa62 	bl	8003ef4 <__malloc_unlock>
 8004a30:	e759      	b.n	80048e6 <_realloc_r+0x42>
 8004a32:	68a1      	ldr	r1, [r4, #8]
 8004a34:	2a24      	cmp	r2, #36	; 0x24
 8004a36:	6129      	str	r1, [r5, #16]
 8004a38:	68e1      	ldr	r1, [r4, #12]
 8004a3a:	bf18      	it	ne
 8004a3c:	f105 0218 	addne.w	r2, r5, #24
 8004a40:	6169      	str	r1, [r5, #20]
 8004a42:	bf09      	itett	eq
 8004a44:	6922      	ldreq	r2, [r4, #16]
 8004a46:	f104 0110 	addne.w	r1, r4, #16
 8004a4a:	61aa      	streq	r2, [r5, #24]
 8004a4c:	6960      	ldreq	r0, [r4, #20]
 8004a4e:	bf02      	ittt	eq
 8004a50:	f105 0220 	addeq.w	r2, r5, #32
 8004a54:	f104 0118 	addeq.w	r1, r4, #24
 8004a58:	61e8      	streq	r0, [r5, #28]
 8004a5a:	e7d1      	b.n	8004a00 <_realloc_r+0x15c>
 8004a5c:	463a      	mov	r2, r7
 8004a5e:	4621      	mov	r1, r4
 8004a60:	e7ce      	b.n	8004a00 <_realloc_r+0x15c>
 8004a62:	4621      	mov	r1, r4
 8004a64:	4638      	mov	r0, r7
 8004a66:	9301      	str	r3, [sp, #4]
 8004a68:	f7ff fefa 	bl	8004860 <memmove>
 8004a6c:	9b01      	ldr	r3, [sp, #4]
 8004a6e:	e7cd      	b.n	8004a0c <_realloc_r+0x168>
 8004a70:	18c7      	adds	r7, r0, r3
 8004a72:	45b8      	cmp	r8, r7
 8004a74:	dc20      	bgt.n	8004ab8 <_realloc_r+0x214>
 8004a76:	68cb      	ldr	r3, [r1, #12]
 8004a78:	688a      	ldr	r2, [r1, #8]
 8004a7a:	60d3      	str	r3, [r2, #12]
 8004a7c:	609a      	str	r2, [r3, #8]
 8004a7e:	4628      	mov	r0, r5
 8004a80:	68eb      	ldr	r3, [r5, #12]
 8004a82:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8004a86:	60d3      	str	r3, [r2, #12]
 8004a88:	609a      	str	r2, [r3, #8]
 8004a8a:	1f32      	subs	r2, r6, #4
 8004a8c:	2a24      	cmp	r2, #36	; 0x24
 8004a8e:	d843      	bhi.n	8004b18 <_realloc_r+0x274>
 8004a90:	2a13      	cmp	r2, #19
 8004a92:	d93f      	bls.n	8004b14 <_realloc_r+0x270>
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	2a1b      	cmp	r2, #27
 8004a98:	60ab      	str	r3, [r5, #8]
 8004a9a:	6863      	ldr	r3, [r4, #4]
 8004a9c:	60eb      	str	r3, [r5, #12]
 8004a9e:	d824      	bhi.n	8004aea <_realloc_r+0x246>
 8004aa0:	f105 0010 	add.w	r0, r5, #16
 8004aa4:	f104 0308 	add.w	r3, r4, #8
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	6002      	str	r2, [r0, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	6042      	str	r2, [r0, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	6083      	str	r3, [r0, #8]
 8004ab4:	46a9      	mov	r9, r5
 8004ab6:	e756      	b.n	8004966 <_realloc_r+0xc2>
 8004ab8:	4580      	cmp	r8, r0
 8004aba:	4607      	mov	r7, r0
 8004abc:	dddf      	ble.n	8004a7e <_realloc_r+0x1da>
 8004abe:	4611      	mov	r1, r2
 8004ac0:	4650      	mov	r0, sl
 8004ac2:	f7fe ffeb 	bl	8003a9c <_malloc_r>
 8004ac6:	4607      	mov	r7, r0
 8004ac8:	2800      	cmp	r0, #0
 8004aca:	d0ae      	beq.n	8004a2a <_realloc_r+0x186>
 8004acc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004ad0:	f1a0 0208 	sub.w	r2, r0, #8
 8004ad4:	f023 0301 	bic.w	r3, r3, #1
 8004ad8:	444b      	add	r3, r9
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d120      	bne.n	8004b20 <_realloc_r+0x27c>
 8004ade:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8004ae2:	f027 0703 	bic.w	r7, r7, #3
 8004ae6:	4437      	add	r7, r6
 8004ae8:	e73d      	b.n	8004966 <_realloc_r+0xc2>
 8004aea:	68a3      	ldr	r3, [r4, #8]
 8004aec:	2a24      	cmp	r2, #36	; 0x24
 8004aee:	612b      	str	r3, [r5, #16]
 8004af0:	68e3      	ldr	r3, [r4, #12]
 8004af2:	bf18      	it	ne
 8004af4:	f105 0018 	addne.w	r0, r5, #24
 8004af8:	616b      	str	r3, [r5, #20]
 8004afa:	bf09      	itett	eq
 8004afc:	6923      	ldreq	r3, [r4, #16]
 8004afe:	f104 0310 	addne.w	r3, r4, #16
 8004b02:	61ab      	streq	r3, [r5, #24]
 8004b04:	6962      	ldreq	r2, [r4, #20]
 8004b06:	bf02      	ittt	eq
 8004b08:	f105 0020 	addeq.w	r0, r5, #32
 8004b0c:	f104 0318 	addeq.w	r3, r4, #24
 8004b10:	61ea      	streq	r2, [r5, #28]
 8004b12:	e7c9      	b.n	8004aa8 <_realloc_r+0x204>
 8004b14:	4623      	mov	r3, r4
 8004b16:	e7c7      	b.n	8004aa8 <_realloc_r+0x204>
 8004b18:	4621      	mov	r1, r4
 8004b1a:	f7ff fea1 	bl	8004860 <memmove>
 8004b1e:	e7c9      	b.n	8004ab4 <_realloc_r+0x210>
 8004b20:	1f32      	subs	r2, r6, #4
 8004b22:	2a24      	cmp	r2, #36	; 0x24
 8004b24:	d82e      	bhi.n	8004b84 <_realloc_r+0x2e0>
 8004b26:	2a13      	cmp	r2, #19
 8004b28:	d929      	bls.n	8004b7e <_realloc_r+0x2da>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	2a1b      	cmp	r2, #27
 8004b2e:	6003      	str	r3, [r0, #0]
 8004b30:	6863      	ldr	r3, [r4, #4]
 8004b32:	6043      	str	r3, [r0, #4]
 8004b34:	d80e      	bhi.n	8004b54 <_realloc_r+0x2b0>
 8004b36:	f100 0308 	add.w	r3, r0, #8
 8004b3a:	f104 0208 	add.w	r2, r4, #8
 8004b3e:	6811      	ldr	r1, [r2, #0]
 8004b40:	6019      	str	r1, [r3, #0]
 8004b42:	6851      	ldr	r1, [r2, #4]
 8004b44:	6059      	str	r1, [r3, #4]
 8004b46:	6892      	ldr	r2, [r2, #8]
 8004b48:	609a      	str	r2, [r3, #8]
 8004b4a:	4621      	mov	r1, r4
 8004b4c:	4650      	mov	r0, sl
 8004b4e:	f7ff fdb7 	bl	80046c0 <_free_r>
 8004b52:	e76a      	b.n	8004a2a <_realloc_r+0x186>
 8004b54:	68a3      	ldr	r3, [r4, #8]
 8004b56:	2a24      	cmp	r2, #36	; 0x24
 8004b58:	6083      	str	r3, [r0, #8]
 8004b5a:	68e3      	ldr	r3, [r4, #12]
 8004b5c:	bf18      	it	ne
 8004b5e:	f104 0210 	addne.w	r2, r4, #16
 8004b62:	60c3      	str	r3, [r0, #12]
 8004b64:	bf09      	itett	eq
 8004b66:	6923      	ldreq	r3, [r4, #16]
 8004b68:	f100 0310 	addne.w	r3, r0, #16
 8004b6c:	6103      	streq	r3, [r0, #16]
 8004b6e:	6961      	ldreq	r1, [r4, #20]
 8004b70:	bf02      	ittt	eq
 8004b72:	f100 0318 	addeq.w	r3, r0, #24
 8004b76:	f104 0218 	addeq.w	r2, r4, #24
 8004b7a:	6141      	streq	r1, [r0, #20]
 8004b7c:	e7df      	b.n	8004b3e <_realloc_r+0x29a>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4622      	mov	r2, r4
 8004b82:	e7dc      	b.n	8004b3e <_realloc_r+0x29a>
 8004b84:	4621      	mov	r1, r4
 8004b86:	f7ff fe6b 	bl	8004860 <memmove>
 8004b8a:	e7de      	b.n	8004b4a <_realloc_r+0x2a6>
 8004b8c:	4637      	mov	r7, r6
 8004b8e:	e6ea      	b.n	8004966 <_realloc_r+0xc2>
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	431f      	orrs	r7, r3
 8004b96:	f8c9 7004 	str.w	r7, [r9, #4]
 8004b9a:	6853      	ldr	r3, [r2, #4]
 8004b9c:	f043 0301 	orr.w	r3, r3, #1
 8004ba0:	6053      	str	r3, [r2, #4]
 8004ba2:	e6fc      	b.n	800499e <_realloc_r+0xfa>
 8004ba4:	20000108 	.word	0x20000108

08004ba8 <__ascii_wctomb>:
 8004ba8:	b149      	cbz	r1, 8004bbe <__ascii_wctomb+0x16>
 8004baa:	2aff      	cmp	r2, #255	; 0xff
 8004bac:	bf8b      	itete	hi
 8004bae:	238a      	movhi	r3, #138	; 0x8a
 8004bb0:	700a      	strbls	r2, [r1, #0]
 8004bb2:	6003      	strhi	r3, [r0, #0]
 8004bb4:	2001      	movls	r0, #1
 8004bb6:	bf88      	it	hi
 8004bb8:	f04f 30ff 	movhi.w	r0, #4294967295
 8004bbc:	4770      	bx	lr
 8004bbe:	4608      	mov	r0, r1
 8004bc0:	4770      	bx	lr
	...

08004bc4 <_sbrk>:
 8004bc4:	4b04      	ldr	r3, [pc, #16]	; (8004bd8 <_sbrk+0x14>)
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	6819      	ldr	r1, [r3, #0]
 8004bca:	b909      	cbnz	r1, 8004bd0 <_sbrk+0xc>
 8004bcc:	4903      	ldr	r1, [pc, #12]	; (8004bdc <_sbrk+0x18>)
 8004bce:	6019      	str	r1, [r3, #0]
 8004bd0:	6818      	ldr	r0, [r3, #0]
 8004bd2:	4402      	add	r2, r0
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	4770      	bx	lr
 8004bd8:	200006d8 	.word	0x200006d8
 8004bdc:	2000071c 	.word	0x2000071c

08004be0 <_init>:
 8004be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be2:	bf00      	nop
 8004be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be6:	bc08      	pop	{r3}
 8004be8:	469e      	mov	lr, r3
 8004bea:	4770      	bx	lr

08004bec <_fini>:
 8004bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bee:	bf00      	nop
 8004bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bf2:	bc08      	pop	{r3}
 8004bf4:	469e      	mov	lr, r3
 8004bf6:	4770      	bx	lr
