<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
time_elapsed: 0.104s
ram usage: 11632 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>: Operator ADD expects 8 bits on the LHS, but LHS&#39;s VARREF &#39;a_in&#39; generates 1 bits.
                                                                                                                                : ... In instance v2k_reg
    adder = a_in + b_in + c_in + data_in;
                 ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;b_in&#39; generates 1 bits.
                                                                                                                                : ... In instance v2k_reg
    adder = a_in + b_in + c_in + data_in;
                 ^
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:20</a>: Operator ADD expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;c_in&#39; generates 1 bits.
                                                                                                                                : ... In instance v2k_reg
    adder = a_in + b_in + c_in + data_in;
                        ^

</pre>
</body>