	(primitive_def BITSLICE_COMPONENT_RX_TX 198 224
		(pin CLB2PHY_FIFO_CLK CLB2PHY_FIFO_CLK input)
		(pin CLB2PHY_FIFO_RDEN CLB2PHY_FIFO_RDEN input)
		(pin CTL2BS_DYNAMIC_MODE_EN CTL2BS_DYNAMIC_MODE_EN input)
		(pin CTL2BS_FIFO_BYPASS CTL2BS_FIFO_BYPASS input)
		(pin CTL2BS_RX_RECALIBRATE_EN CTL2BS_RX_RECALIBRATE_EN input)
		(pin CTL2BS_TX_DDR_PHASE_SEL CTL2BS_TX_DDR_PHASE_SEL input)
		(pin RX2TX_CASC_RETURN_IN RX2TX_CASC_RETURN_IN input)
		(pin RX_BS_RESET RX_BS_RESET input)
		(pin RX_CE_IDELAY RX_CE_IDELAY input)
		(pin RX_CE_IFD RX_CE_IFD input)
		(pin RX_CLK RX_CLK input)
		(pin RX_CLKDIV RX_CLKDIV input)
		(pin RX_CLK_C RX_CLK_C input)
		(pin RX_CLK_C_B RX_CLK_C_B input)
		(pin RX_CLK_N RX_CLK_N input)
		(pin RX_CLK_P RX_CLK_P input)
		(pin RX_CNTVALUEIN0 RX_CNTVALUEIN0 input)
		(pin RX_CNTVALUEIN1 RX_CNTVALUEIN1 input)
		(pin RX_CNTVALUEIN2 RX_CNTVALUEIN2 input)
		(pin RX_CNTVALUEIN3 RX_CNTVALUEIN3 input)
		(pin RX_CNTVALUEIN4 RX_CNTVALUEIN4 input)
		(pin RX_CNTVALUEIN5 RX_CNTVALUEIN5 input)
		(pin RX_CNTVALUEIN6 RX_CNTVALUEIN6 input)
		(pin RX_CNTVALUEIN7 RX_CNTVALUEIN7 input)
		(pin RX_CNTVALUEIN8 RX_CNTVALUEIN8 input)
		(pin RX_CTRL_CE RX_CTRL_CE input)
		(pin RX_CTRL_CLK RX_CTRL_CLK input)
		(pin RX_CTRL_DLY0 RX_CTRL_DLY0 input)
		(pin RX_CTRL_DLY1 RX_CTRL_DLY1 input)
		(pin RX_CTRL_DLY2 RX_CTRL_DLY2 input)
		(pin RX_CTRL_DLY3 RX_CTRL_DLY3 input)
		(pin RX_CTRL_DLY4 RX_CTRL_DLY4 input)
		(pin RX_CTRL_DLY5 RX_CTRL_DLY5 input)
		(pin RX_CTRL_DLY6 RX_CTRL_DLY6 input)
		(pin RX_CTRL_DLY7 RX_CTRL_DLY7 input)
		(pin RX_CTRL_DLY8 RX_CTRL_DLY8 input)
		(pin RX_CTRL_INC RX_CTRL_INC input)
		(pin RX_CTRL_LD RX_CTRL_LD input)
		(pin RX_D RX_D input)
		(pin RX_DATAIN1 RX_DATAIN1 input)
		(pin RX_DCC0 RX_DCC0 input)
		(pin RX_DCC1 RX_DCC1 input)
		(pin RX_DCC2 RX_DCC2 input)
		(pin RX_DCC3 RX_DCC3 input)
		(pin RX_EN_VTC RX_EN_VTC input)
		(pin RX_INC RX_INC input)
		(pin RX_LD RX_LD input)
		(pin RX_RESET RX_RESET input)
		(pin RX_RST RX_RST input)
		(pin TX2RX_CASC_IN TX2RX_CASC_IN input)
		(pin TX_BS_RESET TX_BS_RESET input)
		(pin TX_CE_ODELAY TX_CE_ODELAY input)
		(pin TX_CE_OFD TX_CE_OFD input)
		(pin TX_CLK TX_CLK input)
		(pin TX_CNTVALUEIN0 TX_CNTVALUEIN0 input)
		(pin TX_CNTVALUEIN1 TX_CNTVALUEIN1 input)
		(pin TX_CNTVALUEIN2 TX_CNTVALUEIN2 input)
		(pin TX_CNTVALUEIN3 TX_CNTVALUEIN3 input)
		(pin TX_CNTVALUEIN4 TX_CNTVALUEIN4 input)
		(pin TX_CNTVALUEIN5 TX_CNTVALUEIN5 input)
		(pin TX_CNTVALUEIN6 TX_CNTVALUEIN6 input)
		(pin TX_CNTVALUEIN7 TX_CNTVALUEIN7 input)
		(pin TX_CNTVALUEIN8 TX_CNTVALUEIN8 input)
		(pin TX_CTRL_CE TX_CTRL_CE input)
		(pin TX_CTRL_CLK TX_CTRL_CLK input)
		(pin TX_CTRL_DLY0 TX_CTRL_DLY0 input)
		(pin TX_CTRL_DLY1 TX_CTRL_DLY1 input)
		(pin TX_CTRL_DLY2 TX_CTRL_DLY2 input)
		(pin TX_CTRL_DLY3 TX_CTRL_DLY3 input)
		(pin TX_CTRL_DLY4 TX_CTRL_DLY4 input)
		(pin TX_CTRL_DLY5 TX_CTRL_DLY5 input)
		(pin TX_CTRL_DLY6 TX_CTRL_DLY6 input)
		(pin TX_CTRL_DLY7 TX_CTRL_DLY7 input)
		(pin TX_CTRL_DLY8 TX_CTRL_DLY8 input)
		(pin TX_CTRL_INC TX_CTRL_INC input)
		(pin TX_CTRL_LD TX_CTRL_LD input)
		(pin TX_D0 TX_D0 input)
		(pin TX_D1 TX_D1 input)
		(pin TX_D2 TX_D2 input)
		(pin TX_D3 TX_D3 input)
		(pin TX_D4 TX_D4 input)
		(pin TX_D5 TX_D5 input)
		(pin TX_D6 TX_D6 input)
		(pin TX_D7 TX_D7 input)
		(pin TX_DDR_CLK TX_DDR_CLK input)
		(pin TX_DIV2_CLK TX_DIV2_CLK input)
		(pin TX_DIV4_CLK TX_DIV4_CLK input)
		(pin TX_EN_VTC TX_EN_VTC input)
		(pin TX_INC TX_INC input)
		(pin TX_LD TX_LD input)
		(pin TX_MUX_360_N_SEL TX_MUX_360_N_SEL input)
		(pin TX_MUX_360_P_SEL TX_MUX_360_P_SEL input)
		(pin TX_MUX_720_P0_SEL TX_MUX_720_P0_SEL input)
		(pin TX_MUX_720_P1_SEL TX_MUX_720_P1_SEL input)
		(pin TX_MUX_720_P2_SEL TX_MUX_720_P2_SEL input)
		(pin TX_MUX_720_P3_SEL TX_MUX_720_P3_SEL input)
		(pin TX_OCLK TX_OCLK input)
		(pin TX_OCLKDIV TX_OCLKDIV input)
		(pin TX_REGRST TX_REGRST input)
		(pin TX_RST TX_RST input)
		(pin TX_T TX_T input)
		(pin TX_TBYTE_IN TX_TBYTE_IN input)
		(pin TX_TOGGLE_DIV2_SEL TX_TOGGLE_DIV2_SEL input)
		(pin TX_WL_TRAIN TX_WL_TRAIN input)
		(pin BS2CTL_IDELAY_DELAY_FORMAT BS2CTL_IDELAY_DELAY_FORMAT output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO0 BS2CTL_IDELAY_FIXED_DLY_RATIO0 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO1 BS2CTL_IDELAY_FIXED_DLY_RATIO1 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO10 BS2CTL_IDELAY_FIXED_DLY_RATIO10 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO11 BS2CTL_IDELAY_FIXED_DLY_RATIO11 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO12 BS2CTL_IDELAY_FIXED_DLY_RATIO12 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO13 BS2CTL_IDELAY_FIXED_DLY_RATIO13 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO14 BS2CTL_IDELAY_FIXED_DLY_RATIO14 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO15 BS2CTL_IDELAY_FIXED_DLY_RATIO15 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO16 BS2CTL_IDELAY_FIXED_DLY_RATIO16 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO17 BS2CTL_IDELAY_FIXED_DLY_RATIO17 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO2 BS2CTL_IDELAY_FIXED_DLY_RATIO2 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO3 BS2CTL_IDELAY_FIXED_DLY_RATIO3 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO4 BS2CTL_IDELAY_FIXED_DLY_RATIO4 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO5 BS2CTL_IDELAY_FIXED_DLY_RATIO5 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO6 BS2CTL_IDELAY_FIXED_DLY_RATIO6 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO7 BS2CTL_IDELAY_FIXED_DLY_RATIO7 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO8 BS2CTL_IDELAY_FIXED_DLY_RATIO8 output)
		(pin BS2CTL_IDELAY_FIXED_DLY_RATIO9 BS2CTL_IDELAY_FIXED_DLY_RATIO9 output)
		(pin BS2CTL_ODELAY_DELAY_FORMAT BS2CTL_ODELAY_DELAY_FORMAT output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO0 BS2CTL_ODELAY_FIXED_DLY_RATIO0 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO1 BS2CTL_ODELAY_FIXED_DLY_RATIO1 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO10 BS2CTL_ODELAY_FIXED_DLY_RATIO10 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO11 BS2CTL_ODELAY_FIXED_DLY_RATIO11 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO12 BS2CTL_ODELAY_FIXED_DLY_RATIO12 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO13 BS2CTL_ODELAY_FIXED_DLY_RATIO13 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO14 BS2CTL_ODELAY_FIXED_DLY_RATIO14 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO15 BS2CTL_ODELAY_FIXED_DLY_RATIO15 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO16 BS2CTL_ODELAY_FIXED_DLY_RATIO16 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO17 BS2CTL_ODELAY_FIXED_DLY_RATIO17 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO2 BS2CTL_ODELAY_FIXED_DLY_RATIO2 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO3 BS2CTL_ODELAY_FIXED_DLY_RATIO3 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO4 BS2CTL_ODELAY_FIXED_DLY_RATIO4 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO5 BS2CTL_ODELAY_FIXED_DLY_RATIO5 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO6 BS2CTL_ODELAY_FIXED_DLY_RATIO6 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO7 BS2CTL_ODELAY_FIXED_DLY_RATIO7 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO8 BS2CTL_ODELAY_FIXED_DLY_RATIO8 output)
		(pin BS2CTL_ODELAY_FIXED_DLY_RATIO9 BS2CTL_ODELAY_FIXED_DLY_RATIO9 output)
		(pin BS2CTL_RX_CNTVALUEOUT0 BS2CTL_RX_CNTVALUEOUT0 output)
		(pin BS2CTL_RX_CNTVALUEOUT1 BS2CTL_RX_CNTVALUEOUT1 output)
		(pin BS2CTL_RX_CNTVALUEOUT2 BS2CTL_RX_CNTVALUEOUT2 output)
		(pin BS2CTL_RX_CNTVALUEOUT3 BS2CTL_RX_CNTVALUEOUT3 output)
		(pin BS2CTL_RX_CNTVALUEOUT4 BS2CTL_RX_CNTVALUEOUT4 output)
		(pin BS2CTL_RX_CNTVALUEOUT5 BS2CTL_RX_CNTVALUEOUT5 output)
		(pin BS2CTL_RX_CNTVALUEOUT6 BS2CTL_RX_CNTVALUEOUT6 output)
		(pin BS2CTL_RX_CNTVALUEOUT7 BS2CTL_RX_CNTVALUEOUT7 output)
		(pin BS2CTL_RX_CNTVALUEOUT8 BS2CTL_RX_CNTVALUEOUT8 output)
		(pin BS2CTL_RX_DDR_EN_DQS BS2CTL_RX_DDR_EN_DQS output)
		(pin BS2CTL_RX_N0_DQ_OUT BS2CTL_RX_N0_DQ_OUT output)
		(pin BS2CTL_RX_P0_DQ_OUT BS2CTL_RX_P0_DQ_OUT output)
		(pin BS2CTL_TX_CNTVALUEOUT0 BS2CTL_TX_CNTVALUEOUT0 output)
		(pin BS2CTL_TX_CNTVALUEOUT1 BS2CTL_TX_CNTVALUEOUT1 output)
		(pin BS2CTL_TX_CNTVALUEOUT2 BS2CTL_TX_CNTVALUEOUT2 output)
		(pin BS2CTL_TX_CNTVALUEOUT3 BS2CTL_TX_CNTVALUEOUT3 output)
		(pin BS2CTL_TX_CNTVALUEOUT4 BS2CTL_TX_CNTVALUEOUT4 output)
		(pin BS2CTL_TX_CNTVALUEOUT5 BS2CTL_TX_CNTVALUEOUT5 output)
		(pin BS2CTL_TX_CNTVALUEOUT6 BS2CTL_TX_CNTVALUEOUT6 output)
		(pin BS2CTL_TX_CNTVALUEOUT7 BS2CTL_TX_CNTVALUEOUT7 output)
		(pin BS2CTL_TX_CNTVALUEOUT8 BS2CTL_TX_CNTVALUEOUT8 output)
		(pin BS2CTL_TX_DDR_PHASE_SEL BS2CTL_TX_DDR_PHASE_SEL output)
		(pin PHY2CLB_FIFO_EMPTY PHY2CLB_FIFO_EMPTY output)
		(pin PHY2CLB_FIFO_WRCLK PHY2CLB_FIFO_WRCLK output)
		(pin RX_CNTVALUEOUT0 RX_CNTVALUEOUT0 output)
		(pin RX_CNTVALUEOUT1 RX_CNTVALUEOUT1 output)
		(pin RX_CNTVALUEOUT2 RX_CNTVALUEOUT2 output)
		(pin RX_CNTVALUEOUT3 RX_CNTVALUEOUT3 output)
		(pin RX_CNTVALUEOUT4 RX_CNTVALUEOUT4 output)
		(pin RX_CNTVALUEOUT5 RX_CNTVALUEOUT5 output)
		(pin RX_CNTVALUEOUT6 RX_CNTVALUEOUT6 output)
		(pin RX_CNTVALUEOUT7 RX_CNTVALUEOUT7 output)
		(pin RX_CNTVALUEOUT8 RX_CNTVALUEOUT8 output)
		(pin RX_DQS_OUT RX_DQS_OUT output)
		(pin RX_Q0 RX_Q0 output)
		(pin RX_Q1 RX_Q1 output)
		(pin RX_Q2 RX_Q2 output)
		(pin RX_Q3 RX_Q3 output)
		(pin RX_Q4 RX_Q4 output)
		(pin RX_Q5 RX_Q5 output)
		(pin RX_Q6 RX_Q6 output)
		(pin RX_Q7 RX_Q7 output)
		(pin RX_VTC_READY RX_VTC_READY output)
		(pin TX2RX_CASC_OUT TX2RX_CASC_OUT output)
		(pin TX_CNTVALUEOUT0 TX_CNTVALUEOUT0 output)
		(pin TX_CNTVALUEOUT1 TX_CNTVALUEOUT1 output)
		(pin TX_CNTVALUEOUT2 TX_CNTVALUEOUT2 output)
		(pin TX_CNTVALUEOUT3 TX_CNTVALUEOUT3 output)
		(pin TX_CNTVALUEOUT4 TX_CNTVALUEOUT4 output)
		(pin TX_CNTVALUEOUT5 TX_CNTVALUEOUT5 output)
		(pin TX_CNTVALUEOUT6 TX_CNTVALUEOUT6 output)
		(pin TX_CNTVALUEOUT7 TX_CNTVALUEOUT7 output)
		(pin TX_CNTVALUEOUT8 TX_CNTVALUEOUT8 output)
		(pin TX_Q TX_Q output)
		(pin TX_T_OUT TX_T_OUT output)
		(pin TX_VTC_READY TX_VTC_READY output)
		(element CLB2PHY_FIFO_CLK 1
			(pin CLB2PHY_FIFO_CLK output)
			(conn CLB2PHY_FIFO_CLK CLB2PHY_FIFO_CLK ==> ISERDES FIFO_RD_CLK)
		)
		(element CLB2PHY_FIFO_RDEN 1
			(pin CLB2PHY_FIFO_RDEN output)
			(conn CLB2PHY_FIFO_RDEN CLB2PHY_FIFO_RDEN ==> IN_FF FIFO_RD_EN)
			(conn CLB2PHY_FIFO_RDEN CLB2PHY_FIFO_RDEN ==> ISERDES FIFO_RD_EN)
		)
		(element CTL2BS_DYNAMIC_MODE_EN 1
			(pin CTL2BS_DYNAMIC_MODE_EN output)
		)
		(element CTL2BS_FIFO_BYPASS 1
			(pin CTL2BS_FIFO_BYPASS output)
		)
		(element CTL2BS_RX_RECALIBRATE_EN 1
			(pin CTL2BS_RX_RECALIBRATE_EN output)
		)
		(element CTL2BS_TX_DDR_PHASE_SEL 1
			(pin CTL2BS_TX_DDR_PHASE_SEL output)
		)
		(element RX2TX_CASC_RETURN_IN 1
			(pin RX2TX_CASC_RETURN_IN output)
			(conn RX2TX_CASC_RETURN_IN RX2TX_CASC_RETURN_IN ==> ODELAY CASC_RETURN)
		)
		(element RX_BS_RESET 1
			(pin RX_BS_RESET output)
		)
		(element RX_CE_IDELAY 1
			(pin RX_CE_IDELAY output)
			(conn RX_CE_IDELAY RX_CE_IDELAY ==> IDELAY CE)
		)
		(element RX_CE_IFD 1
			(pin RX_CE_IFD output)
			(conn RX_CE_IFD RX_CE_IFD ==> IN_FF CE)
			(conn RX_CE_IFD RX_CE_IFD ==> ISERDES IFD_CE)
		)
		(element RX_CLK 1
			(pin RX_CLK output)
			(conn RX_CLK RX_CLK ==> XIPHY_IDELAY_CLK_OPTINV CLK)
		)
		(element RX_CLKDIV 1
			(pin RX_CLKDIV output)
			(conn RX_CLKDIV RX_CLKDIV ==> XIPHY_RX_CLKDIV_OPTINV CLK)
		)
		(element RX_CLK_C 1
			(pin RX_CLK_C output)
			(conn RX_CLK_C RX_CLK_C ==> XIPHY_C_OPTINV CLK)
		)
		(element RX_CLK_C_B 1
			(pin RX_CLK_C_B output)
			(conn RX_CLK_C_B RX_CLK_C_B ==> XIPHY_C_B_OPTINV CLK)
		)
		(element RX_CLK_N 1
			(pin RX_CLK_N output)
		)
		(element RX_CLK_P 1
			(pin RX_CLK_P output)
		)
		(element RX_CNTVALUEIN0 1
			(pin RX_CNTVALUEIN0 output)
			(conn RX_CNTVALUEIN0 RX_CNTVALUEIN0 ==> IDELAY CNTVALUEIN0)
		)
		(element RX_CNTVALUEIN1 1
			(pin RX_CNTVALUEIN1 output)
			(conn RX_CNTVALUEIN1 RX_CNTVALUEIN1 ==> IDELAY CNTVALUEIN1)
		)
		(element RX_CNTVALUEIN2 1
			(pin RX_CNTVALUEIN2 output)
			(conn RX_CNTVALUEIN2 RX_CNTVALUEIN2 ==> IDELAY CNTVALUEIN2)
		)
		(element RX_CNTVALUEIN3 1
			(pin RX_CNTVALUEIN3 output)
			(conn RX_CNTVALUEIN3 RX_CNTVALUEIN3 ==> IDELAY CNTVALUEIN3)
		)
		(element RX_CNTVALUEIN4 1
			(pin RX_CNTVALUEIN4 output)
			(conn RX_CNTVALUEIN4 RX_CNTVALUEIN4 ==> IDELAY CNTVALUEIN4)
		)
		(element RX_CNTVALUEIN5 1
			(pin RX_CNTVALUEIN5 output)
			(conn RX_CNTVALUEIN5 RX_CNTVALUEIN5 ==> IDELAY CNTVALUEIN5)
		)
		(element RX_CNTVALUEIN6 1
			(pin RX_CNTVALUEIN6 output)
			(conn RX_CNTVALUEIN6 RX_CNTVALUEIN6 ==> IDELAY CNTVALUEIN6)
		)
		(element RX_CNTVALUEIN7 1
			(pin RX_CNTVALUEIN7 output)
			(conn RX_CNTVALUEIN7 RX_CNTVALUEIN7 ==> IDELAY CNTVALUEIN7)
		)
		(element RX_CNTVALUEIN8 1
			(pin RX_CNTVALUEIN8 output)
			(conn RX_CNTVALUEIN8 RX_CNTVALUEIN8 ==> IDELAY CNTVALUEIN8)
		)
		(element RX_CTRL_CE 1
			(pin RX_CTRL_CE output)
		)
		(element RX_CTRL_CLK 1
			(pin RX_CTRL_CLK output)
		)
		(element RX_CTRL_DLY0 1
			(pin RX_CTRL_DLY0 output)
		)
		(element RX_CTRL_DLY1 1
			(pin RX_CTRL_DLY1 output)
		)
		(element RX_CTRL_DLY2 1
			(pin RX_CTRL_DLY2 output)
		)
		(element RX_CTRL_DLY3 1
			(pin RX_CTRL_DLY3 output)
		)
		(element RX_CTRL_DLY4 1
			(pin RX_CTRL_DLY4 output)
		)
		(element RX_CTRL_DLY5 1
			(pin RX_CTRL_DLY5 output)
		)
		(element RX_CTRL_DLY6 1
			(pin RX_CTRL_DLY6 output)
		)
		(element RX_CTRL_DLY7 1
			(pin RX_CTRL_DLY7 output)
		)
		(element RX_CTRL_DLY8 1
			(pin RX_CTRL_DLY8 output)
		)
		(element RX_CTRL_INC 1
			(pin RX_CTRL_INC output)
		)
		(element RX_CTRL_LD 1
			(pin RX_CTRL_LD output)
		)
		(element RX_D 1
			(pin RX_D output)
			(conn RX_D RX_D ==> XIPHY_FEEDTHRU_MUX D0)
			(conn RX_D RX_D ==> XIPHY_INT_MUX D0)
		)
		(element RX_DATAIN1 1
			(pin RX_DATAIN1 output)
			(conn RX_DATAIN1 RX_DATAIN1 ==> IDELAY DATAIN)
		)
		(element RX_DCC0 1
			(pin RX_DCC0 output)
		)
		(element RX_DCC1 1
			(pin RX_DCC1 output)
		)
		(element RX_DCC2 1
			(pin RX_DCC2 output)
		)
		(element RX_DCC3 1
			(pin RX_DCC3 output)
		)
		(element RX_EN_VTC 1
			(pin RX_EN_VTC output)
			(conn RX_EN_VTC RX_EN_VTC ==> IDELAY EN_VTC)
		)
		(element RX_INC 1
			(pin RX_INC output)
			(conn RX_INC RX_INC ==> IDELAY INC)
		)
		(element RX_LD 1
			(pin RX_LD output)
			(conn RX_LD RX_LD ==> IDELAY LOAD)
		)
		(element RX_RESET 1
			(pin RX_RESET output)
			(conn RX_RESET RX_RESET ==> XIPHY_IDELAY_RST_OPTINV CLK)
		)
		(element RX_RST 1
			(pin RX_RST output)
			(conn RX_RST RX_RST ==> XIPHY_ISERDES_RST_OPTINV CLK)
		)
		(element TX2RX_CASC_IN 1
			(pin TX2RX_CASC_IN output)
			(conn TX2RX_CASC_IN TX2RX_CASC_IN ==> IDELAY CASC_IN)
		)
		(element TX_BS_RESET 1
			(pin TX_BS_RESET output)
		)
		(element TX_CE_ODELAY 1
			(pin TX_CE_ODELAY output)
			(conn TX_CE_ODELAY TX_CE_ODELAY ==> ODELAY CE)
		)
		(element TX_CE_OFD 1
			(pin TX_CE_OFD output)
			(conn TX_CE_OFD TX_CE_OFD ==> OUT_FF CE)
			(conn TX_CE_OFD TX_CE_OFD ==> OSERDES OFD_CE)
		)
		(element TX_CLK 1
			(pin TX_CLK output)
			(conn TX_CLK TX_CLK ==> XIPHY_ODELAY_CLK_OPTINV CLK)
		)
		(element TX_CNTVALUEIN0 1
			(pin TX_CNTVALUEIN0 output)
			(conn TX_CNTVALUEIN0 TX_CNTVALUEIN0 ==> ODELAY CNTVALUEIN0)
		)
		(element TX_CNTVALUEIN1 1
			(pin TX_CNTVALUEIN1 output)
			(conn TX_CNTVALUEIN1 TX_CNTVALUEIN1 ==> ODELAY CNTVALUEIN1)
		)
		(element TX_CNTVALUEIN2 1
			(pin TX_CNTVALUEIN2 output)
			(conn TX_CNTVALUEIN2 TX_CNTVALUEIN2 ==> ODELAY CNTVALUEIN2)
		)
		(element TX_CNTVALUEIN3 1
			(pin TX_CNTVALUEIN3 output)
			(conn TX_CNTVALUEIN3 TX_CNTVALUEIN3 ==> ODELAY CNTVALUEIN3)
		)
		(element TX_CNTVALUEIN4 1
			(pin TX_CNTVALUEIN4 output)
			(conn TX_CNTVALUEIN4 TX_CNTVALUEIN4 ==> ODELAY CNTVALUEIN4)
		)
		(element TX_CNTVALUEIN5 1
			(pin TX_CNTVALUEIN5 output)
			(conn TX_CNTVALUEIN5 TX_CNTVALUEIN5 ==> ODELAY CNTVALUEIN5)
		)
		(element TX_CNTVALUEIN6 1
			(pin TX_CNTVALUEIN6 output)
			(conn TX_CNTVALUEIN6 TX_CNTVALUEIN6 ==> ODELAY CNTVALUEIN6)
		)
		(element TX_CNTVALUEIN7 1
			(pin TX_CNTVALUEIN7 output)
			(conn TX_CNTVALUEIN7 TX_CNTVALUEIN7 ==> ODELAY CNTVALUEIN7)
		)
		(element TX_CNTVALUEIN8 1
			(pin TX_CNTVALUEIN8 output)
			(conn TX_CNTVALUEIN8 TX_CNTVALUEIN8 ==> ODELAY CNTVALUEIN8)
		)
		(element TX_CTRL_CE 1
			(pin TX_CTRL_CE output)
		)
		(element TX_CTRL_CLK 1
			(pin TX_CTRL_CLK output)
		)
		(element TX_CTRL_DLY0 1
			(pin TX_CTRL_DLY0 output)
		)
		(element TX_CTRL_DLY1 1
			(pin TX_CTRL_DLY1 output)
		)
		(element TX_CTRL_DLY2 1
			(pin TX_CTRL_DLY2 output)
		)
		(element TX_CTRL_DLY3 1
			(pin TX_CTRL_DLY3 output)
		)
		(element TX_CTRL_DLY4 1
			(pin TX_CTRL_DLY4 output)
		)
		(element TX_CTRL_DLY5 1
			(pin TX_CTRL_DLY5 output)
		)
		(element TX_CTRL_DLY6 1
			(pin TX_CTRL_DLY6 output)
		)
		(element TX_CTRL_DLY7 1
			(pin TX_CTRL_DLY7 output)
		)
		(element TX_CTRL_DLY8 1
			(pin TX_CTRL_DLY8 output)
		)
		(element TX_CTRL_INC 1
			(pin TX_CTRL_INC output)
		)
		(element TX_CTRL_LD 1
			(pin TX_CTRL_LD output)
		)
		(element TX_D0 1
			(pin TX_D0 output)
			(conn TX_D0 TX_D0 ==> OUT_FF D)
			(conn TX_D0 TX_D0 ==> OSERDES D0)
		)
		(element TX_D1 1
			(pin TX_D1 output)
			(conn TX_D1 TX_D1 ==> OUT_FF DATA1)
			(conn TX_D1 TX_D1 ==> OSERDES D1)
		)
		(element TX_D2 1
			(pin TX_D2 output)
			(conn TX_D2 TX_D2 ==> OUT_FF DATA2)
			(conn TX_D2 TX_D2 ==> OSERDES D2)
		)
		(element TX_D3 1
			(pin TX_D3 output)
			(conn TX_D3 TX_D3 ==> OUT_FF DATA3)
			(conn TX_D3 TX_D3 ==> OSERDES D3)
		)
		(element TX_D4 1
			(pin TX_D4 output)
			(conn TX_D4 TX_D4 ==> OUT_FF DATA4)
			(conn TX_D4 TX_D4 ==> OSERDES D4)
		)
		(element TX_D5 1
			(pin TX_D5 output)
			(conn TX_D5 TX_D5 ==> OUT_FF DATA5)
			(conn TX_D5 TX_D5 ==> OSERDES D5)
		)
		(element TX_D6 1
			(pin TX_D6 output)
			(conn TX_D6 TX_D6 ==> OUT_FF DATA6)
			(conn TX_D6 TX_D6 ==> OSERDES D6)
		)
		(element TX_D7 1
			(pin TX_D7 output)
			(conn TX_D7 TX_D7 ==> OUT_FF DATA7)
			(conn TX_D7 TX_D7 ==> OSERDES D7)
		)
		(element TX_DDR_CLK 1
			(pin TX_DDR_CLK output)
		)
		(element TX_DIV2_CLK 1
			(pin TX_DIV2_CLK output)
		)
		(element TX_DIV4_CLK 1
			(pin TX_DIV4_CLK output)
		)
		(element TX_EN_VTC 1
			(pin TX_EN_VTC output)
			(conn TX_EN_VTC TX_EN_VTC ==> ODELAY EN_VTC)
		)
		(element TX_INC 1
			(pin TX_INC output)
			(conn TX_INC TX_INC ==> ODELAY INC)
		)
		(element TX_LD 1
			(pin TX_LD output)
			(conn TX_LD TX_LD ==> ODELAY LOAD)
		)
		(element TX_MUX_360_N_SEL 1
			(pin TX_MUX_360_N_SEL output)
		)
		(element TX_MUX_360_P_SEL 1
			(pin TX_MUX_360_P_SEL output)
		)
		(element TX_MUX_720_P0_SEL 1
			(pin TX_MUX_720_P0_SEL output)
		)
		(element TX_MUX_720_P1_SEL 1
			(pin TX_MUX_720_P1_SEL output)
		)
		(element TX_MUX_720_P2_SEL 1
			(pin TX_MUX_720_P2_SEL output)
		)
		(element TX_MUX_720_P3_SEL 1
			(pin TX_MUX_720_P3_SEL output)
		)
		(element TX_OCLK 1
			(pin TX_OCLK output)
			(conn TX_OCLK TX_OCLK ==> XIPHY_OCLK_OPTINV CLK)
		)
		(element TX_OCLKDIV 1
			(pin TX_OCLKDIV output)
			(conn TX_OCLKDIV TX_OCLKDIV ==> XIPHY_OCLKDIV_OPTINV CLK)
		)
		(element TX_REGRST 1
			(pin TX_REGRST output)
			(conn TX_REGRST TX_REGRST ==> XIPHY_ODELAY_RST_OPTINV CLK)
		)
		(element TX_RST 1
			(pin TX_RST output)
			(conn TX_RST TX_RST ==> XIPHY_OSERDES_RST_OPTINV CLK)
		)
		(element TX_T 1
			(pin TX_T output)
			(conn TX_T TX_T ==> OUT_FF T)
			(conn TX_T TX_T ==> OSERDES T)
		)
		(element TX_TBYTE_IN 1
			(pin TX_TBYTE_IN output)
		)
		(element TX_TOGGLE_DIV2_SEL 1
			(pin TX_TOGGLE_DIV2_SEL output)
		)
		(element TX_WL_TRAIN 1
			(pin TX_WL_TRAIN output)
		)
		(element BS2CTL_IDELAY_DELAY_FORMAT 1
			(pin BS2CTL_IDELAY_DELAY_FORMAT input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO0 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO0 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO1 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO1 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO10 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO10 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO11 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO11 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO12 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO12 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO13 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO13 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO14 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO14 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO15 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO15 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO16 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO16 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO17 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO17 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO2 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO2 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO3 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO3 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO4 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO4 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO5 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO5 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO6 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO6 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO7 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO7 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO8 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO8 input)
		)
		(element BS2CTL_IDELAY_FIXED_DLY_RATIO9 1
			(pin BS2CTL_IDELAY_FIXED_DLY_RATIO9 input)
		)
		(element BS2CTL_ODELAY_DELAY_FORMAT 1
			(pin BS2CTL_ODELAY_DELAY_FORMAT input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO0 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO0 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO1 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO1 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO10 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO10 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO11 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO11 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO12 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO12 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO13 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO13 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO14 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO14 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO15 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO15 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO16 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO16 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO17 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO17 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO2 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO2 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO3 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO3 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO4 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO4 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO5 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO5 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO6 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO6 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO7 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO7 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO8 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO8 input)
		)
		(element BS2CTL_ODELAY_FIXED_DLY_RATIO9 1
			(pin BS2CTL_ODELAY_FIXED_DLY_RATIO9 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT0 1
			(pin BS2CTL_RX_CNTVALUEOUT0 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT1 1
			(pin BS2CTL_RX_CNTVALUEOUT1 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT2 1
			(pin BS2CTL_RX_CNTVALUEOUT2 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT3 1
			(pin BS2CTL_RX_CNTVALUEOUT3 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT4 1
			(pin BS2CTL_RX_CNTVALUEOUT4 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT5 1
			(pin BS2CTL_RX_CNTVALUEOUT5 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT6 1
			(pin BS2CTL_RX_CNTVALUEOUT6 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT7 1
			(pin BS2CTL_RX_CNTVALUEOUT7 input)
		)
		(element BS2CTL_RX_CNTVALUEOUT8 1
			(pin BS2CTL_RX_CNTVALUEOUT8 input)
		)
		(element BS2CTL_RX_DDR_EN_DQS 1
			(pin BS2CTL_RX_DDR_EN_DQS input)
		)
		(element BS2CTL_RX_N0_DQ_OUT 1
			(pin BS2CTL_RX_N0_DQ_OUT input)
		)
		(element BS2CTL_RX_P0_DQ_OUT 1
			(pin BS2CTL_RX_P0_DQ_OUT input)
		)
		(element BS2CTL_TX_CNTVALUEOUT0 1
			(pin BS2CTL_TX_CNTVALUEOUT0 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT1 1
			(pin BS2CTL_TX_CNTVALUEOUT1 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT2 1
			(pin BS2CTL_TX_CNTVALUEOUT2 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT3 1
			(pin BS2CTL_TX_CNTVALUEOUT3 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT4 1
			(pin BS2CTL_TX_CNTVALUEOUT4 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT5 1
			(pin BS2CTL_TX_CNTVALUEOUT5 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT6 1
			(pin BS2CTL_TX_CNTVALUEOUT6 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT7 1
			(pin BS2CTL_TX_CNTVALUEOUT7 input)
		)
		(element BS2CTL_TX_CNTVALUEOUT8 1
			(pin BS2CTL_TX_CNTVALUEOUT8 input)
		)
		(element BS2CTL_TX_DDR_PHASE_SEL 1
			(pin BS2CTL_TX_DDR_PHASE_SEL input)
		)
		(element PHY2CLB_FIFO_EMPTY 1
			(pin PHY2CLB_FIFO_EMPTY input)
			(conn PHY2CLB_FIFO_EMPTY PHY2CLB_FIFO_EMPTY <== ISERDES FIFO_EMPTY)
		)
		(element PHY2CLB_FIFO_WRCLK 1
			(pin PHY2CLB_FIFO_WRCLK input)
			(conn PHY2CLB_FIFO_WRCLK PHY2CLB_FIFO_WRCLK <== ISERDES INTERNAL_DIVCLK)
		)
		(element RX_CNTVALUEOUT0 1
			(pin RX_CNTVALUEOUT0 input)
			(conn RX_CNTVALUEOUT0 RX_CNTVALUEOUT0 <== IDELAY CNTVALUEOUT0)
		)
		(element RX_CNTVALUEOUT1 1
			(pin RX_CNTVALUEOUT1 input)
			(conn RX_CNTVALUEOUT1 RX_CNTVALUEOUT1 <== IDELAY CNTVALUEOUT1)
		)
		(element RX_CNTVALUEOUT2 1
			(pin RX_CNTVALUEOUT2 input)
			(conn RX_CNTVALUEOUT2 RX_CNTVALUEOUT2 <== IDELAY CNTVALUEOUT2)
		)
		(element RX_CNTVALUEOUT3 1
			(pin RX_CNTVALUEOUT3 input)
			(conn RX_CNTVALUEOUT3 RX_CNTVALUEOUT3 <== IDELAY CNTVALUEOUT3)
		)
		(element RX_CNTVALUEOUT4 1
			(pin RX_CNTVALUEOUT4 input)
			(conn RX_CNTVALUEOUT4 RX_CNTVALUEOUT4 <== IDELAY CNTVALUEOUT4)
		)
		(element RX_CNTVALUEOUT5 1
			(pin RX_CNTVALUEOUT5 input)
			(conn RX_CNTVALUEOUT5 RX_CNTVALUEOUT5 <== IDELAY CNTVALUEOUT5)
		)
		(element RX_CNTVALUEOUT6 1
			(pin RX_CNTVALUEOUT6 input)
			(conn RX_CNTVALUEOUT6 RX_CNTVALUEOUT6 <== IDELAY CNTVALUEOUT6)
		)
		(element RX_CNTVALUEOUT7 1
			(pin RX_CNTVALUEOUT7 input)
			(conn RX_CNTVALUEOUT7 RX_CNTVALUEOUT7 <== IDELAY CNTVALUEOUT7)
		)
		(element RX_CNTVALUEOUT8 1
			(pin RX_CNTVALUEOUT8 input)
			(conn RX_CNTVALUEOUT8 RX_CNTVALUEOUT8 <== IDELAY CNTVALUEOUT8)
		)
		(element RX_DQS_OUT 1
			(pin RX_DQS_OUT input)
			(conn RX_DQS_OUT RX_DQS_OUT <== XIPHY_FEEDTHRU_MUX DQS_OUT)
		)
		(element RX_Q0 1
			(pin RX_Q0 input)
			(conn RX_Q0 RX_Q0 <== ISERDES Q0)
		)
		(element RX_Q1 1
			(pin RX_Q1 input)
			(conn RX_Q1 RX_Q1 <== ISERDES Q1)
		)
		(element RX_Q2 1
			(pin RX_Q2 input)
			(conn RX_Q2 RX_Q2 <== ISERDES Q2)
		)
		(element RX_Q3 1
			(pin RX_Q3 input)
			(conn RX_Q3 RX_Q3 <== ISERDES Q3)
		)
		(element RX_Q4 1
			(pin RX_Q4 input)
			(conn RX_Q4 RX_Q4 <== XIPHY_ROUTE_MUX2TO1_2 Z)
		)
		(element RX_Q5 1
			(pin RX_Q5 input)
			(conn RX_Q5 RX_Q5 <== XIPHY_ROUTE_MUX2TO1_3 Z)
		)
		(element RX_Q6 1
			(pin RX_Q6 input)
			(conn RX_Q6 RX_Q6 <== XIPHY_ROUTE_MUX2TO1_4 Z)
		)
		(element RX_Q7 1
			(pin RX_Q7 input)
			(conn RX_Q7 RX_Q7 <== ISERDES Q7)
		)
		(element RX_VTC_READY 1
			(pin RX_VTC_READY input)
		)
		(element TX2RX_CASC_OUT 1
			(pin TX2RX_CASC_OUT input)
			(conn TX2RX_CASC_OUT TX2RX_CASC_OUT <== ODELAY CASC_OUT)
		)
		(element TX_CNTVALUEOUT0 1
			(pin TX_CNTVALUEOUT0 input)
			(conn TX_CNTVALUEOUT0 TX_CNTVALUEOUT0 <== ODELAY CNTVALUEOUT0)
		)
		(element TX_CNTVALUEOUT1 1
			(pin TX_CNTVALUEOUT1 input)
			(conn TX_CNTVALUEOUT1 TX_CNTVALUEOUT1 <== ODELAY CNTVALUEOUT1)
		)
		(element TX_CNTVALUEOUT2 1
			(pin TX_CNTVALUEOUT2 input)
			(conn TX_CNTVALUEOUT2 TX_CNTVALUEOUT2 <== ODELAY CNTVALUEOUT2)
		)
		(element TX_CNTVALUEOUT3 1
			(pin TX_CNTVALUEOUT3 input)
			(conn TX_CNTVALUEOUT3 TX_CNTVALUEOUT3 <== ODELAY CNTVALUEOUT3)
		)
		(element TX_CNTVALUEOUT4 1
			(pin TX_CNTVALUEOUT4 input)
			(conn TX_CNTVALUEOUT4 TX_CNTVALUEOUT4 <== ODELAY CNTVALUEOUT4)
		)
		(element TX_CNTVALUEOUT5 1
			(pin TX_CNTVALUEOUT5 input)
			(conn TX_CNTVALUEOUT5 TX_CNTVALUEOUT5 <== ODELAY CNTVALUEOUT5)
		)
		(element TX_CNTVALUEOUT6 1
			(pin TX_CNTVALUEOUT6 input)
			(conn TX_CNTVALUEOUT6 TX_CNTVALUEOUT6 <== ODELAY CNTVALUEOUT6)
		)
		(element TX_CNTVALUEOUT7 1
			(pin TX_CNTVALUEOUT7 input)
			(conn TX_CNTVALUEOUT7 TX_CNTVALUEOUT7 <== ODELAY CNTVALUEOUT7)
		)
		(element TX_CNTVALUEOUT8 1
			(pin TX_CNTVALUEOUT8 input)
			(conn TX_CNTVALUEOUT8 TX_CNTVALUEOUT8 <== ODELAY CNTVALUEOUT8)
		)
		(element TX_Q 1
			(pin TX_Q input)
			(conn TX_Q TX_Q <== XIPHY_ROUTE_MUX2TO1_Q Z)
		)
		(element TX_T_OUT 1
			(pin TX_T_OUT input)
			(conn TX_T_OUT TX_T_OUT <== OSERDES T_OUT)
		)
		(element TX_VTC_READY 1
			(pin TX_VTC_READY input)
		)
		(element XIPHY_C_B_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_C_B_OPTINV CLK <== RX_CLK_C_B RX_CLK_C_B)
			(conn XIPHY_C_B_OPTINV CLK_B ==> ISERDES CLK_B)
		)
		(element XIPHY_C_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_C_OPTINV CLK <== RX_CLK_C RX_CLK_C)
			(conn XIPHY_C_OPTINV CLK_B ==> ISERDES CLK)
		)
		(element XIPHY_FEEDTHRU_MUX 3
			(pin DQS_OUT output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_FEEDTHRU_MUX D0 <== RX_D RX_D)
			(conn XIPHY_FEEDTHRU_MUX D1 <== XIPHY_ROUTE_MUX2TO1_Q Z)
			(conn XIPHY_FEEDTHRU_MUX DQS_OUT ==> RX_DQS_OUT RX_DQS_OUT)
			(conn XIPHY_FEEDTHRU_MUX DQS_OUT ==> XIPHY_ROUTE_MUX2TO1_2 D1)
			(conn XIPHY_FEEDTHRU_MUX DQS_OUT ==> XIPHY_ROUTE_MUX2TO1_1 D0)
		)
		(element XIPHY_IDELAY_CLK_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_IDELAY_CLK_OPTINV CLK <== RX_CLK RX_CLK)
			(conn XIPHY_IDELAY_CLK_OPTINV CLK_B ==> IDELAY CLK)
		)
		(element XIPHY_IDELAY_RST_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_IDELAY_RST_OPTINV CLK <== RX_RESET RX_RESET)
			(conn XIPHY_IDELAY_RST_OPTINV CLK_B ==> IDELAY RST)
		)
		(element XIPHY_INT_MUX 3
			(pin DQ_INT output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_INT_MUX D0 <== RX_D RX_D)
			(conn XIPHY_INT_MUX D1 <== XIPHY_ROUTE_MUX2TO1_Q Z)
			(conn XIPHY_INT_MUX DQ_INT ==> IDELAY IDATAIN)
		)
		(element XIPHY_ISERDES_RST_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_ISERDES_RST_OPTINV CLK <== RX_RST RX_RST)
			(conn XIPHY_ISERDES_RST_OPTINV CLK_B ==> IN_FF SR)
			(conn XIPHY_ISERDES_RST_OPTINV CLK_B ==> ISERDES RST)
		)
		(element XIPHY_OCLKDIV_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_OCLKDIV_OPTINV CLK <== TX_OCLKDIV TX_OCLKDIV)
			(conn XIPHY_OCLKDIV_OPTINV CLK_B ==> OUT_FF C)
			(conn XIPHY_OCLKDIV_OPTINV CLK_B ==> OSERDES CLKDIV)
		)
		(element XIPHY_OCLK_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_OCLK_OPTINV CLK <== TX_OCLK TX_OCLK)
			(conn XIPHY_OCLK_OPTINV CLK_B ==> OSERDES CLK)
		)
		(element XIPHY_ODELAY_CLK_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_ODELAY_CLK_OPTINV CLK <== TX_CLK TX_CLK)
			(conn XIPHY_ODELAY_CLK_OPTINV CLK_B ==> ODELAY CLK)
		)
		(element XIPHY_ODELAY_RST_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_ODELAY_RST_OPTINV CLK <== TX_REGRST TX_REGRST)
			(conn XIPHY_ODELAY_RST_OPTINV CLK_B ==> ODELAY RST)
		)
		(element XIPHY_OSERDES_RST_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_OSERDES_RST_OPTINV CLK <== TX_RST TX_RST)
			(conn XIPHY_OSERDES_RST_OPTINV CLK_B ==> OUT_FF SR)
			(conn XIPHY_OSERDES_RST_OPTINV CLK_B ==> OSERDES RST)
		)
		(element XIPHY_ROUTE_MUX2TO1_1 3
			(pin Z output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_ROUTE_MUX2TO1_1 D0 <== XIPHY_FEEDTHRU_MUX DQS_OUT)
			(conn XIPHY_ROUTE_MUX2TO1_1 D1 <== IDELAY DATAOUT)
			(conn XIPHY_ROUTE_MUX2TO1_1 Z ==> IN_FF D)
		)
		(element XIPHY_ROUTE_MUX2TO1_2 3
			(pin Z output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_ROUTE_MUX2TO1_2 D0 <== ISERDES Q4)
			(conn XIPHY_ROUTE_MUX2TO1_2 D1 <== XIPHY_FEEDTHRU_MUX DQS_OUT)
			(conn XIPHY_ROUTE_MUX2TO1_2 Z ==> RX_Q4 RX_Q4)
		)
		(element XIPHY_ROUTE_MUX2TO1_3 3
			(pin Z output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_ROUTE_MUX2TO1_3 D0 <== ISERDES Q5)
			(conn XIPHY_ROUTE_MUX2TO1_3 D1 <== IDELAY DATAOUT)
			(conn XIPHY_ROUTE_MUX2TO1_3 Z ==> RX_Q5 RX_Q5)
		)
		(element XIPHY_ROUTE_MUX2TO1_4 3
			(pin Z output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_ROUTE_MUX2TO1_4 D0 <== ISERDES Q6)
			(conn XIPHY_ROUTE_MUX2TO1_4 D1 <== IN_FF Q)
			(conn XIPHY_ROUTE_MUX2TO1_4 Z ==> RX_Q6 RX_Q6)
		)
		(element XIPHY_ROUTE_MUX2TO1_Q 2
			(pin Z output)
			(pin D1 input)
			(cfg D1)
			(conn XIPHY_ROUTE_MUX2TO1_Q D1 <== XIPHY_ROUTE_THROUGH_ODELAY_BYPASS Z)
			(conn XIPHY_ROUTE_MUX2TO1_Q Z ==> XIPHY_FEEDTHRU_MUX D1)
			(conn XIPHY_ROUTE_MUX2TO1_Q Z ==> XIPHY_INT_MUX D1)
			(conn XIPHY_ROUTE_MUX2TO1_Q Z ==> IDELAY CASC_RETURN)
			(conn XIPHY_ROUTE_MUX2TO1_Q Z ==> TX_Q TX_Q)
		)
		(element XIPHY_ROUTE_THROUGH_ODELAY_BYPASS 3
			(pin Z output)
			(pin D0 input)
			(pin D1 input)
			(cfg D0 D1)
			(conn XIPHY_ROUTE_THROUGH_ODELAY_BYPASS D0 <== ODELAY DATAOUT)
			(conn XIPHY_ROUTE_THROUGH_ODELAY_BYPASS D1 <== OUT_FF Q)
			(conn XIPHY_ROUTE_THROUGH_ODELAY_BYPASS D1 <== OSERDES OQ)
			(conn XIPHY_ROUTE_THROUGH_ODELAY_BYPASS Z ==> XIPHY_ROUTE_MUX2TO1_Q D1)
		)
		(element XIPHY_RX_CLKDIV_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_RX_CLKDIV_OPTINV CLK <== RX_CLKDIV RX_CLKDIV)
			(conn XIPHY_RX_CLKDIV_OPTINV CLK_B ==> IN_FF C)
			(conn XIPHY_RX_CLKDIV_OPTINV CLK_B ==> ISERDES CLKDIV)
		)
		(element IDELAY 30 # BEL
			(pin CASC_IN input)
			(pin CASC_RETURN input)
			(pin CE input)
			(pin CLK input)
			(pin CNTVALUEIN0 input)
			(pin CNTVALUEIN1 input)
			(pin CNTVALUEIN2 input)
			(pin CNTVALUEIN3 input)
			(pin CNTVALUEIN4 input)
			(pin CNTVALUEIN5 input)
			(pin CNTVALUEIN6 input)
			(pin CNTVALUEIN7 input)
			(pin CNTVALUEIN8 input)
			(pin DATAIN input)
			(pin EN_VTC input)
			(pin IDATAIN input)
			(pin INC input)
			(pin LOAD input)
			(pin RST input)
			(pin CASC_OUT output)
			(pin CNTVALUEOUT0 output)
			(pin CNTVALUEOUT1 output)
			(pin CNTVALUEOUT2 output)
			(pin CNTVALUEOUT3 output)
			(pin CNTVALUEOUT4 output)
			(pin CNTVALUEOUT5 output)
			(pin CNTVALUEOUT6 output)
			(pin CNTVALUEOUT7 output)
			(pin CNTVALUEOUT8 output)
			(pin DATAOUT output)
			(conn IDELAY CASC_IN <== TX2RX_CASC_IN TX2RX_CASC_IN)
			(conn IDELAY CASC_OUT ==> ODELAY CASC_IN)
			(conn IDELAY CASC_RETURN <== XIPHY_ROUTE_MUX2TO1_Q Z)
			(conn IDELAY CE <== RX_CE_IDELAY RX_CE_IDELAY)
			(conn IDELAY CLK <== XIPHY_IDELAY_CLK_OPTINV CLK_B)
			(conn IDELAY CNTVALUEIN0 <== RX_CNTVALUEIN0 RX_CNTVALUEIN0)
			(conn IDELAY CNTVALUEIN1 <== RX_CNTVALUEIN1 RX_CNTVALUEIN1)
			(conn IDELAY CNTVALUEIN2 <== RX_CNTVALUEIN2 RX_CNTVALUEIN2)
			(conn IDELAY CNTVALUEIN3 <== RX_CNTVALUEIN3 RX_CNTVALUEIN3)
			(conn IDELAY CNTVALUEIN4 <== RX_CNTVALUEIN4 RX_CNTVALUEIN4)
			(conn IDELAY CNTVALUEIN5 <== RX_CNTVALUEIN5 RX_CNTVALUEIN5)
			(conn IDELAY CNTVALUEIN6 <== RX_CNTVALUEIN6 RX_CNTVALUEIN6)
			(conn IDELAY CNTVALUEIN7 <== RX_CNTVALUEIN7 RX_CNTVALUEIN7)
			(conn IDELAY CNTVALUEIN8 <== RX_CNTVALUEIN8 RX_CNTVALUEIN8)
			(conn IDELAY CNTVALUEOUT0 ==> RX_CNTVALUEOUT0 RX_CNTVALUEOUT0)
			(conn IDELAY CNTVALUEOUT1 ==> RX_CNTVALUEOUT1 RX_CNTVALUEOUT1)
			(conn IDELAY CNTVALUEOUT2 ==> RX_CNTVALUEOUT2 RX_CNTVALUEOUT2)
			(conn IDELAY CNTVALUEOUT3 ==> RX_CNTVALUEOUT3 RX_CNTVALUEOUT3)
			(conn IDELAY CNTVALUEOUT4 ==> RX_CNTVALUEOUT4 RX_CNTVALUEOUT4)
			(conn IDELAY CNTVALUEOUT5 ==> RX_CNTVALUEOUT5 RX_CNTVALUEOUT5)
			(conn IDELAY CNTVALUEOUT6 ==> RX_CNTVALUEOUT6 RX_CNTVALUEOUT6)
			(conn IDELAY CNTVALUEOUT7 ==> RX_CNTVALUEOUT7 RX_CNTVALUEOUT7)
			(conn IDELAY CNTVALUEOUT8 ==> RX_CNTVALUEOUT8 RX_CNTVALUEOUT8)
			(conn IDELAY DATAIN <== RX_DATAIN1 RX_DATAIN1)
			(conn IDELAY DATAOUT ==> XIPHY_ROUTE_MUX2TO1_3 D1)
			(conn IDELAY DATAOUT ==> XIPHY_ROUTE_MUX2TO1_1 D1)
			(conn IDELAY DATAOUT ==> ISERDES D)
			(conn IDELAY EN_VTC <== RX_EN_VTC RX_EN_VTC)
			(conn IDELAY IDATAIN <== XIPHY_INT_MUX DQ_INT)
			(conn IDELAY INC <== RX_INC RX_INC)
			(conn IDELAY LOAD <== RX_LD RX_LD)
			(conn IDELAY RST <== XIPHY_IDELAY_RST_OPTINV CLK_B)
		)
		(element IN_FF 6 # BEL
			(pin C input)
			(pin CE input)
			(pin D input)
			(pin FIFO_RD_EN input)
			(pin SR input)
			(pin Q output)
			(conn IN_FF C <== XIPHY_RX_CLKDIV_OPTINV CLK_B)
			(conn IN_FF CE <== RX_CE_IFD RX_CE_IFD)
			(conn IN_FF D <== XIPHY_ROUTE_MUX2TO1_1 Z)
			(conn IN_FF FIFO_RD_EN <== CLB2PHY_FIFO_RDEN CLB2PHY_FIFO_RDEN)
			(conn IN_FF Q ==> XIPHY_ROUTE_MUX2TO1_4 D1)
			(conn IN_FF SR <== XIPHY_ISERDES_RST_OPTINV CLK_B)
		)
		(element ISERDES 18 # BEL
			(pin CLK input)
			(pin CLKDIV input)
			(pin CLK_B input)
			(pin D input)
			(pin FIFO_RD_CLK input)
			(pin FIFO_RD_EN input)
			(pin IFD_CE input)
			(pin RST input)
			(pin FIFO_EMPTY output)
			(pin INTERNAL_DIVCLK output)
			(pin Q0 output)
			(pin Q1 output)
			(pin Q2 output)
			(pin Q3 output)
			(pin Q4 output)
			(pin Q5 output)
			(pin Q6 output)
			(pin Q7 output)
			(conn ISERDES CLK <== XIPHY_C_OPTINV CLK_B)
			(conn ISERDES CLKDIV <== XIPHY_RX_CLKDIV_OPTINV CLK_B)
			(conn ISERDES CLK_B <== XIPHY_C_B_OPTINV CLK_B)
			(conn ISERDES D <== IDELAY DATAOUT)
			(conn ISERDES FIFO_EMPTY ==> PHY2CLB_FIFO_EMPTY PHY2CLB_FIFO_EMPTY)
			(conn ISERDES FIFO_RD_CLK <== CLB2PHY_FIFO_CLK CLB2PHY_FIFO_CLK)
			(conn ISERDES FIFO_RD_EN <== CLB2PHY_FIFO_RDEN CLB2PHY_FIFO_RDEN)
			(conn ISERDES IFD_CE <== RX_CE_IFD RX_CE_IFD)
			(conn ISERDES INTERNAL_DIVCLK ==> PHY2CLB_FIFO_WRCLK PHY2CLB_FIFO_WRCLK)
			(conn ISERDES Q0 ==> RX_Q0 RX_Q0)
			(conn ISERDES Q1 ==> RX_Q1 RX_Q1)
			(conn ISERDES Q2 ==> RX_Q2 RX_Q2)
			(conn ISERDES Q3 ==> RX_Q3 RX_Q3)
			(conn ISERDES Q4 ==> XIPHY_ROUTE_MUX2TO1_2 D0)
			(conn ISERDES Q5 ==> XIPHY_ROUTE_MUX2TO1_3 D0)
			(conn ISERDES Q6 ==> XIPHY_ROUTE_MUX2TO1_4 D0)
			(conn ISERDES Q7 ==> RX_Q7 RX_Q7)
			(conn ISERDES RST <== XIPHY_ISERDES_RST_OPTINV CLK_B)
		)
		(element ODELAY 29 # BEL
			(pin CASC_IN input)
			(pin CASC_RETURN input)
			(pin CE input)
			(pin CLK input)
			(pin CNTVALUEIN0 input)
			(pin CNTVALUEIN1 input)
			(pin CNTVALUEIN2 input)
			(pin CNTVALUEIN3 input)
			(pin CNTVALUEIN4 input)
			(pin CNTVALUEIN5 input)
			(pin CNTVALUEIN6 input)
			(pin CNTVALUEIN7 input)
			(pin CNTVALUEIN8 input)
			(pin EN_VTC input)
			(pin INC input)
			(pin LOAD input)
			(pin ODATAIN input)
			(pin RST input)
			(pin CASC_OUT output)
			(pin CNTVALUEOUT0 output)
			(pin CNTVALUEOUT1 output)
			(pin CNTVALUEOUT2 output)
			(pin CNTVALUEOUT3 output)
			(pin CNTVALUEOUT4 output)
			(pin CNTVALUEOUT5 output)
			(pin CNTVALUEOUT6 output)
			(pin CNTVALUEOUT7 output)
			(pin CNTVALUEOUT8 output)
			(pin DATAOUT output)
			(conn ODELAY CASC_IN <== IDELAY CASC_OUT)
			(conn ODELAY CASC_OUT ==> TX2RX_CASC_OUT TX2RX_CASC_OUT)
			(conn ODELAY CASC_RETURN <== RX2TX_CASC_RETURN_IN RX2TX_CASC_RETURN_IN)
			(conn ODELAY CE <== TX_CE_ODELAY TX_CE_ODELAY)
			(conn ODELAY CLK <== XIPHY_ODELAY_CLK_OPTINV CLK_B)
			(conn ODELAY CNTVALUEIN0 <== TX_CNTVALUEIN0 TX_CNTVALUEIN0)
			(conn ODELAY CNTVALUEIN1 <== TX_CNTVALUEIN1 TX_CNTVALUEIN1)
			(conn ODELAY CNTVALUEIN2 <== TX_CNTVALUEIN2 TX_CNTVALUEIN2)
			(conn ODELAY CNTVALUEIN3 <== TX_CNTVALUEIN3 TX_CNTVALUEIN3)
			(conn ODELAY CNTVALUEIN4 <== TX_CNTVALUEIN4 TX_CNTVALUEIN4)
			(conn ODELAY CNTVALUEIN5 <== TX_CNTVALUEIN5 TX_CNTVALUEIN5)
			(conn ODELAY CNTVALUEIN6 <== TX_CNTVALUEIN6 TX_CNTVALUEIN6)
			(conn ODELAY CNTVALUEIN7 <== TX_CNTVALUEIN7 TX_CNTVALUEIN7)
			(conn ODELAY CNTVALUEIN8 <== TX_CNTVALUEIN8 TX_CNTVALUEIN8)
			(conn ODELAY CNTVALUEOUT0 ==> TX_CNTVALUEOUT0 TX_CNTVALUEOUT0)
			(conn ODELAY CNTVALUEOUT1 ==> TX_CNTVALUEOUT1 TX_CNTVALUEOUT1)
			(conn ODELAY CNTVALUEOUT2 ==> TX_CNTVALUEOUT2 TX_CNTVALUEOUT2)
			(conn ODELAY CNTVALUEOUT3 ==> TX_CNTVALUEOUT3 TX_CNTVALUEOUT3)
			(conn ODELAY CNTVALUEOUT4 ==> TX_CNTVALUEOUT4 TX_CNTVALUEOUT4)
			(conn ODELAY CNTVALUEOUT5 ==> TX_CNTVALUEOUT5 TX_CNTVALUEOUT5)
			(conn ODELAY CNTVALUEOUT6 ==> TX_CNTVALUEOUT6 TX_CNTVALUEOUT6)
			(conn ODELAY CNTVALUEOUT7 ==> TX_CNTVALUEOUT7 TX_CNTVALUEOUT7)
			(conn ODELAY CNTVALUEOUT8 ==> TX_CNTVALUEOUT8 TX_CNTVALUEOUT8)
			(conn ODELAY DATAOUT ==> XIPHY_ROUTE_THROUGH_ODELAY_BYPASS D0)
			(conn ODELAY EN_VTC <== TX_EN_VTC TX_EN_VTC)
			(conn ODELAY INC <== TX_INC TX_INC)
			(conn ODELAY LOAD <== TX_LD TX_LD)
			(conn ODELAY ODATAIN <== OSERDES OQ)
			(conn ODELAY ODATAIN <== OUT_FF Q)
			(conn ODELAY RST <== XIPHY_ODELAY_RST_OPTINV CLK_B)
		)
		(element OSERDES 15 # BEL
			(pin CLK input)
			(pin CLKDIV input)
			(pin D0 input)
			(pin D1 input)
			(pin D2 input)
			(pin D3 input)
			(pin D4 input)
			(pin D5 input)
			(pin D6 input)
			(pin D7 input)
			(pin OFD_CE input)
			(pin RST input)
			(pin T input)
			(pin OQ output)
			(pin T_OUT output)
			(conn OSERDES CLK <== XIPHY_OCLK_OPTINV CLK_B)
			(conn OSERDES CLKDIV <== XIPHY_OCLKDIV_OPTINV CLK_B)
			(conn OSERDES D0 <== TX_D0 TX_D0)
			(conn OSERDES D1 <== TX_D1 TX_D1)
			(conn OSERDES D2 <== TX_D2 TX_D2)
			(conn OSERDES D3 <== TX_D3 TX_D3)
			(conn OSERDES D4 <== TX_D4 TX_D4)
			(conn OSERDES D5 <== TX_D5 TX_D5)
			(conn OSERDES D6 <== TX_D6 TX_D6)
			(conn OSERDES D7 <== TX_D7 TX_D7)
			(conn OSERDES OFD_CE <== TX_CE_OFD TX_CE_OFD)
			(conn OSERDES OQ ==> ODELAY ODATAIN)
			(conn OSERDES OQ ==> XIPHY_ROUTE_THROUGH_ODELAY_BYPASS D1)
			(conn OSERDES RST <== XIPHY_OSERDES_RST_OPTINV CLK_B)
			(conn OSERDES T <== TX_T TX_T)
			(conn OSERDES T_OUT ==> TX_T_OUT TX_T_OUT)
		)
		(element OUT_FF 13 # BEL
			(pin C input)
			(pin CE input)
			(pin D input)
			(pin DATA1 input)
			(pin DATA2 input)
			(pin DATA3 input)
			(pin DATA4 input)
			(pin DATA5 input)
			(pin DATA6 input)
			(pin DATA7 input)
			(pin SR input)
			(pin T input)
			(pin Q output)
			(conn OUT_FF C <== XIPHY_OCLKDIV_OPTINV CLK_B)
			(conn OUT_FF CE <== TX_CE_OFD TX_CE_OFD)
			(conn OUT_FF D <== TX_D0 TX_D0)
			(conn OUT_FF DATA1 <== TX_D1 TX_D1)
			(conn OUT_FF DATA2 <== TX_D2 TX_D2)
			(conn OUT_FF DATA3 <== TX_D3 TX_D3)
			(conn OUT_FF DATA4 <== TX_D4 TX_D4)
			(conn OUT_FF DATA5 <== TX_D5 TX_D5)
			(conn OUT_FF DATA6 <== TX_D6 TX_D6)
			(conn OUT_FF DATA7 <== TX_D7 TX_D7)
			(conn OUT_FF Q ==> ODELAY ODATAIN)
			(conn OUT_FF Q ==> XIPHY_ROUTE_THROUGH_ODELAY_BYPASS D1)
			(conn OUT_FF SR <== XIPHY_OSERDES_RST_OPTINV CLK_B)
			(conn OUT_FF T <== TX_T TX_T)
		)
		(element EN_DQ 0 # BEL
		)
	)