.. only:: html

   .. |gh-src| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/src/misc/stat/stat_Histogram.vhdl
               :alt: Source Code on GitHub
   .. |gh-tb| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/tb/misc/stat/stat_Histogram_tb.vhdl
               :alt: Source Code on GitHub

   .. sidebar:: GitHub Links

      * |gh-src| :pocsrc:`Sourcecode <misc/stat/stat_Histogram.vhdl>`
      * |gh-tb| :poctb:`Testbench <misc/stat/stat_Histogram_tb.vhdl>`


.. _IP:stat_Histogram:

stat_Histogram
##############

.. TODO:: No documentation available.



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/misc/stat/stat_Histogram.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 40-54



.. only:: latex

   Source file: :pocsrc:`misc/stat/stat_Histogram.vhdl <misc/stat/stat_Histogram.vhdl>`
