<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>kernel_stage0</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>4.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_15_2>
                <TripCount>24</TripCount>
                <Latency>301344</Latency>
                <AbsoluteTimeLatency>4520160</AbsoluteTimeLatency>
                <IterationLatency>12556</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_15_2>
            <VITIS_LOOP_54_2>
                <TripCount>24</TripCount>
                <Latency>301248</Latency>
                <AbsoluteTimeLatency>4518720</AbsoluteTimeLatency>
                <IterationLatency>12552</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_54_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>57</DSP>
            <FF>34053</FF>
            <LUT>39164</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_stage0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_stage0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_DW_conv_1_2_3_12_1_fu_468</InstName>
                    <ModuleName>DW_conv_1_2_3_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>468</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DW_conv_1_2_3_12_1_Pipeline_In_Channel_fu_332</InstName>
                            <ModuleName>DW_conv_1_2_3_12_1_Pipeline_In_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>332</ID>
                            <BindInstances>add_ln65_fu_246_p2 mul_62s_17ns_62_1_1_U3 add_ln64_3_fu_262_p2 add_ln64_fu_291_p2 add_ln64_1_fu_335_p2 add_ln66_fu_384_p2 grp_fu_370_p0</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_fu_443_p2 tmp_fu_473_p2 empty_164_fu_483_p2 empty_165_fu_501_p2 empty_166_fu_527_p2 add_ln37_fu_539_p2 add_ln37_1_fu_565_p2 p_mid174_fu_595_p2 p_mid196_fu_645_p2 p_mid1116_fu_679_p2 add_ln40_fu_731_p2 p_mid134_fu_791_p2 p_mid154_fu_833_p2 add_ln44_fu_865_p2 p_mid1_fu_899_p2 p_mid113_fu_925_p2 p_mid115_fu_963_p2 add_ln52_1_fu_989_p2 add_ln52_fu_999_p2 add_ln62_fu_1029_p2 add_ln55_fu_1040_p2 add_ln55_1_fu_1046_p2 add_ln71_fu_1058_p2 in_ch_fu_1084_p2 empty_168_fu_1106_p2 add_ln70_fu_1231_p2 add_ln71_1_fu_1287_p2 add_ln72_fu_1306_p2 add_ln47_fu_1132_p2 add_ln44_1_fu_1137_p2 add_ln40_1_fu_1150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_BatchNorm_4_5_6_7_11_13_1_fu_486</InstName>
                    <ModuleName>BatchNorm_4_5_6_7_11_13_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>486</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212</InstName>
                            <ModuleName>BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>add_ln16_fu_206_p2 fsub_32ns_32ns_32_2_full_dsp_1_U26 ddiv_64ns_64ns_64_9_no_dsp_1_U31 dmul_64ns_64ns_64_2_max_dsp_1_U30</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_fu_327_p2 empty_175_fu_332_p2 empty_176_fu_337_p2 empty_177_fu_342_p2 tmp3_fu_371_p2 add_ln13_fu_423_p2 add_ln14_fu_503_p2 p_mid118_fu_535_p2 p_mid120_fu_540_p2 p_mid122_fu_545_p2 p_mid124_fu_550_p2 tmp3_mid1_fu_579_p2 dadd_64ns_64ns_64_2_full_dsp_1_U47 empty_179_fu_717_p2 empty_180_fu_743_p2 empty_181_fu_761_p2 empty_182_fu_766_p2 dsqrt_64ns_64ns_64_8_no_dsp_1_U48 add_ln15_fu_791_p2 add_ln14_1_fu_797_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DW_conv_1_2_14_1_fu_504</InstName>
                    <ModuleName>DW_conv_1_2_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>504</ID>
                    <BindInstances>sub_ln57_fu_1477_p2 add_ln57_29_0_fu_1487_p2 tmp_fu_1497_p2 empty_fu_1507_p2 sub_ln63_fu_1531_p2 empty_170_fu_1557_p2 add_ln37_fu_1569_p2 add_ln37_2_fu_1598_p2 sub_ln57_1_fu_1644_p2 p_mid11525_fu_1666_p2 p_mid11551_fu_1714_p2 add_ln40_fu_1758_p2 add_ln57_29_0_mid1_fu_1794_p2 add_ln40_2_fu_1820_p2 add_ln40_3_fu_3829_p2 add_ln40_4_fu_3846_p2 add_ln40_5_fu_4519_p2 add_ln40_6_fu_4537_p2 add_ln40_7_fu_4571_p2 add_ln40_8_fu_4588_p2 add_ln40_9_fu_4622_p2 add_ln40_10_fu_4639_p2 add_ln40_11_fu_4676_p2 add_ln40_12_fu_4694_p2 add_ln40_13_fu_4728_p2 add_ln40_14_fu_4745_p2 add_ln40_15_fu_4779_p2 add_ln40_16_fu_4796_p2 add_ln40_17_fu_4830_p2 add_ln40_18_fu_4847_p2 add_ln40_19_fu_4881_p2 add_ln40_20_fu_4898_p2 add_ln40_21_fu_4935_p2 add_ln40_22_fu_4953_p2 add_ln40_23_fu_4987_p2 add_ln40_24_fu_5004_p2 add_ln40_25_fu_5038_p2 add_ln40_26_fu_5055_p2 add_ln40_27_fu_5089_p2 add_ln40_28_fu_5106_p2 add_ln40_29_fu_5140_p2 add_ln40_30_fu_5157_p2 add_ln40_31_fu_5191_p2 add_ln40_32_fu_5208_p2 add_ln40_33_fu_5242_p2 add_ln40_34_fu_5259_p2 add_ln40_35_fu_5293_p2 add_ln40_36_fu_5314_p2 add_ln40_37_fu_5348_p2 add_ln40_38_fu_5369_p2 add_ln40_39_fu_5403_p2 add_ln40_40_fu_5424_p2 add_ln40_41_fu_5461_p2 add_ln40_42_fu_5479_p2 add_ln40_43_fu_5513_p2 add_ln40_44_fu_5530_p2 add_ln40_45_fu_5564_p2 add_ln40_46_fu_5581_p2 add_ln40_47_fu_5615_p2 add_ln40_48_fu_5632_p2 p_mid11067_fu_1839_p2 p_mid11093_fu_1895_p2 add_ln44_fu_1927_p2 p_mid1_fu_1961_p2 sub_ln63_1_fu_2001_p2 p_mid1858_fu_2035_p2 add_ln51_fu_2057_p2 add_ln51_1_fu_2067_p2 add_ln64_fu_2119_p2 add_ln64_24_fu_2137_p2 add_ln64_25_fu_2162_p2 add_ln64_26_fu_2180_p2 add_ln64_27_fu_2280_p2 add_ln64_1_fu_2297_p2 add_ln64_28_fu_2322_p2 add_ln64_29_fu_2339_p2 add_ln64_30_fu_2367_p2 add_ln64_31_fu_2385_p2 add_ln64_32_fu_2410_p2 add_ln64_33_fu_2427_p2 add_ln64_34_fu_2455_p2 add_ln64_3_fu_2472_p2 add_ln64_35_fu_2497_p2 add_ln64_36_fu_2515_p2 add_ln64_37_fu_2540_p2 add_ln64_4_fu_2557_p2 add_ln64_38_fu_2582_p2 add_ln64_39_fu_2599_p2 add_ln64_40_fu_2627_p2 add_ln64_5_fu_2645_p2 add_ln64_41_fu_2670_p2 add_ln64_42_fu_2687_p2 add_ln64_43_fu_2715_p2 add_ln64_6_fu_2732_p2 add_ln64_44_fu_2757_p2 add_ln64_45_fu_2775_p2 add_ln64_46_fu_2800_p2 add_ln64_7_fu_2817_p2 add_ln64_47_fu_2842_p2 add_ln64_48_fu_2859_p2 add_ln64_49_fu_2884_p2 add_ln64_8_fu_2901_p2 add_ln64_50_fu_2926_p2 add_ln64_51_fu_2943_p2 add_ln64_52_fu_2976_p2 add_ln64_9_fu_2997_p2 add_ln64_53_fu_3022_p2 add_ln64_54_fu_3039_p2 add_ln64_55_fu_3075_p2 add_ln64_10_fu_3093_p2 add_ln64_56_fu_3118_p2 add_ln64_57_fu_3135_p2 add_ln64_58_fu_3172_p2 add_ln64_11_fu_3189_p2 add_ln64_59_fu_3214_p2 add_ln64_60_fu_3231_p2 add_ln64_61_fu_3264_p2 add_ln64_12_fu_3281_p2 add_ln64_62_fu_3306_p2 add_ln64_63_fu_3323_p2 add_ln64_64_fu_3361_p2 add_ln64_13_fu_3378_p2 add_ln64_65_fu_3403_p2 add_ln64_66_fu_3424_p2 add_ln64_67_fu_3460_p2 add_ln64_14_fu_3477_p2 add_ln64_68_fu_3502_p2 add_ln64_69_fu_3520_p2 add_ln64_70_fu_3553_p2 add_ln64_15_fu_3570_p2 add_ln64_71_fu_3595_p2 add_ln64_72_fu_3612_p2 add_ln64_73_fu_3645_p2 add_ln64_16_fu_3666_p2 add_ln64_74_fu_3691_p2 add_ln64_75_fu_3708_p2 add_ln64_76_fu_3741_p2 add_ln64_17_fu_3762_p2 add_ln64_77_fu_3787_p2 add_ln64_78_fu_3804_p2 add_ln64_79_fu_3879_p2 add_ln64_18_fu_3900_p2 add_ln64_80_fu_3925_p2 add_ln64_81_fu_3942_p2 add_ln64_82_fu_3975_p2 add_ln64_19_fu_3996_p2 add_ln64_83_fu_4021_p2 add_ln64_84_fu_4038_p2 add_ln64_85_fu_4074_p2 add_ln64_20_fu_4092_p2 add_ln64_86_fu_4117_p2 add_ln64_87_fu_4134_p2 add_ln64_88_fu_4167_p2 add_ln64_21_fu_4184_p2 add_ln64_89_fu_4209_p2 add_ln64_90_fu_4226_p2 add_ln64_91_fu_4259_p2 add_ln64_22_fu_4276_p2 add_ln64_92_fu_4301_p2 add_ln64_93_fu_4318_p2 add_ln64_94_fu_4351_p2 add_ln64_23_fu_4368_p2 add_ln64_95_fu_4393_p2 add_ln64_96_fu_4410_p2 add_ln47_fu_2211_p2 add_ln44_2_fu_2217_p2 add_ln40_49_fu_2231_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>517</ID>
                    <BindInstances>add_ln17_fu_109_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Pointwise_conv_9_10_15_16_1_fu_525</InstName>
                    <ModuleName>Pointwise_conv_9_10_15_16_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>525</ID>
                    <BindInstances>add_ln25_fu_625_p2 empty_162_fu_655_p2 add_ln30_fu_665_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_2_fu_685_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_3_fu_700_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_4_fu_715_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_5_fu_730_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_6_fu_745_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_7_fu_760_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_8_fu_775_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_9_fu_790_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_10_fu_814_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_11_fu_838_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_12_fu_866_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_13_fu_890_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_14_fu_914_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_15_fu_938_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_16_fu_962_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_17_fu_986_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_18_fu_1010_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_19_fu_1034_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_20_fu_1058_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_21_fu_1082_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_22_fu_1106_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_23_fu_1130_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln30_24_fu_1145_p2 fmul_32ns_32ns_32_2_max_dsp_1_U73 fadd_32ns_32ns_32_2_full_dsp_1_U72 add_ln33_fu_1181_p2 fadd_32ns_32ns_32_2_full_dsp_1_U72</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>541</ID>
                    <BindInstances>add_ln8_fu_171_p2 add_ln8_1_fu_197_p2 add_ln7_fu_223_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_34_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>551</ID>
                    <BindInstances>add_ln34_fu_136_p2 dexp_64ns_64ns_64_6_full_dsp_1_U91 dadd_64ns_64ns_64_2_full_dsp_1_U89 ddiv_64ns_64ns_64_9_no_dsp_1_U90</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561</InstName>
                    <ModuleName>kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>561</ID>
                    <BindInstances>add_ln56_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage0_Pipeline_Output_Channel_fu_572</InstName>
                    <ModuleName>kernel_stage0_Pipeline_Output_Channel</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>572</ID>
                    <BindInstances>empty_fu_656_p2 add_ln30_fu_666_p2 add_ln19_fu_678_p2 add_ln19_1_fu_710_p2 p_mid1_fu_740_p2 add_ln22_fu_788_p2 add_ln30_1_fu_826_p2 add_ln22_1_fu_852_p2 add_ln22_2_fu_935_p2 add_ln22_3_fu_952_p2 add_ln22_4_fu_983_p2 add_ln22_5_fu_1001_p2 add_ln22_6_fu_1029_p2 add_ln22_7_fu_1046_p2 add_ln22_8_fu_1113_p2 add_ln22_9_fu_1130_p2 add_ln22_10_fu_1158_p2 add_ln22_11_fu_1176_p2 add_ln22_12_fu_1201_p2 add_ln22_13_fu_1218_p2 add_ln22_14_fu_1243_p2 add_ln22_15_fu_1260_p2 add_ln22_16_fu_1285_p2 add_ln22_17_fu_1302_p2 add_ln22_18_fu_1327_p2 add_ln22_19_fu_1344_p2 add_ln22_20_fu_1381_p2 add_ln22_21_fu_1399_p2 add_ln22_22_fu_1433_p2 add_ln22_23_fu_1450_p2 add_ln22_24_fu_1484_p2 add_ln22_25_fu_1501_p2 add_ln22_26_fu_1539_p2 add_ln22_27_fu_1556_p2 add_ln22_28_fu_1590_p2 add_ln22_29_fu_1607_p2 add_ln22_30_fu_1641_p2 add_ln22_31_fu_1658_p2 add_ln22_32_fu_1692_p2 add_ln22_33_fu_1709_p2 add_ln22_34_fu_1743_p2 add_ln22_35_fu_1764_p2 add_ln22_36_fu_1798_p2 add_ln22_37_fu_1819_p2 add_ln22_38_fu_1853_p2 add_ln22_39_fu_1874_p2 add_ln22_40_fu_1911_p2 add_ln22_41_fu_1929_p2 add_ln22_42_fu_1963_p2 add_ln22_43_fu_1980_p2 add_ln22_44_fu_2014_p2 add_ln22_45_fu_2031_p2 add_ln22_46_fu_2050_p2 add_ln22_47_fu_2067_p2 mac_muladd_5ns_14ns_15s_20_4_1_U105 mac_muladd_5ns_14ns_15s_20_4_1_U105 empty_60_fu_1065_p2 empty_61_fu_1082_p2 add_ln25_fu_884_p2 add_ln22_48_fu_890_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln15_fu_644_p2 fdiv_32ns_32ns_32_5_no_dsp_1_U113 add_ln54_fu_735_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>DW_conv_1_2_3_12_1_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3025</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2608</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_246_p2" SOURCE="DW_conv.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_17ns_62_1_1_U3" SOURCE="DW_conv.cpp:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_262_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_291_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_335_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_384_p2" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_370_p0" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="add_ln66_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1_2_3_12_1</Name>
            <Loops>
                <Out_Row_Kernel_Row_Kernel_Col>
                    <Output_Channel/>
                </Out_Row_Kernel_Row_Kernel_Col>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Kernel_Row_Kernel_Col>
                        <Name>Out_Row_Kernel_Row_Kernel_Col</Name>
                        <TripCount>112896</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Output_Channel>
                            <Name>Output_Channel</Name>
                            <TripCount>24</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_DW_conv_1_2_3_12_1_Pipeline_In_Channel_fu_332</Instance>
                            </InstanceList>
                        </Output_Channel>
                    </Out_Row_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3866</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4357</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_443_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_473_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_483_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_165_fu_501_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_166_fu_527_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_539_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_565_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid174_fu_595_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid196_fu_645_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1116_fu_679_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_731_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid134_fu_791_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_833_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_865_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_899_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid113_fu_925_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="p_mid113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_963_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_989_p2" SOURCE="DW_conv.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_999_p2" SOURCE="DW_conv.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1029_p2" SOURCE="DW_conv.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1040_p2" SOURCE="DW_conv.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_1046_p2" SOURCE="DW_conv.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1058_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="in_ch_fu_1084_p2" SOURCE="DW_conv.cpp:60" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_1106_p2" SOURCE="DW_conv.cpp:57" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1231_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_1287_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1306_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1132_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_1137_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1150_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4</Name>
            <Loops>
                <VITIS_LOOP_16_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>144</Best-caseLatency>
                    <Average-caseLatency>144</Average-caseLatency>
                    <Worst-caseLatency>144</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>144</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_4>
                        <Name>VITIS_LOOP_16_4</Name>
                        <TripCount>112</TripCount>
                        <Latency>142</Latency>
                        <AbsoluteTimeLatency>2.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1178</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>563</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_206_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_16_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_16_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U31" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_16_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U30" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_4_5_6_7_11_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>446209</Best-caseLatency>
                    <Average-caseLatency>446209</Average-caseLatency>
                    <Worst-caseLatency>446209</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.693 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.693 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.693 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>446209</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3</Name>
                        <TripCount>2688</TripCount>
                        <Latency>446208</Latency>
                        <AbsoluteTimeLatency>6.693 ms</AbsoluteTimeLatency>
                        <IterationLatency>166</IterationLatency>
                        <PipelineDepth>166</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2625</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3009</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_327_p2" SOURCE="BatchNorm.cpp:6" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_332_p2" SOURCE="BatchNorm.cpp:6" URAM="0" VARIABLE="empty_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_337_p2" SOURCE="BatchNorm.cpp:6" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_342_p2" SOURCE="BatchNorm.cpp:6" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_371_p2" SOURCE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_423_p2" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_503_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_535_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid120_fu_540_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_545_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid124_fu_550_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="p_mid124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_mid1_fu_579_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U47" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="add_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_717_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_180_fu_743_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_761_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="empty_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_766_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="empty_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_8_no_dsp_1_U48" SOURCE="BatchNorm.cpp:17" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_791_p2" SOURCE="BatchNorm.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_797_p2" SOURCE="BatchNorm.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1_2_14_1</Name>
            <Loops>
                <Out_Row_Kernel_Row_Kernel_Col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2709906</Best-caseLatency>
                    <Average-caseLatency>2709906</Average-caseLatency>
                    <Worst-caseLatency>2709906</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.649 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.649 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.649 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2709906</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Kernel_Row_Kernel_Col>
                        <Name>Out_Row_Kernel_Row_Kernel_Col</Name>
                        <TripCount>112896</TripCount>
                        <Latency>2709904</Latency>
                        <AbsoluteTimeLatency>40.649 ms</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>425</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Out_Row_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9763</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10016</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_fu_1477_p2" SOURCE="DW_conv.cpp:57" URAM="0" VARIABLE="sub_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_29_0_fu_1487_p2" SOURCE="DW_conv.cpp:57" URAM="0" VARIABLE="add_ln57_29_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1497_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1507_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_1531_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_170_fu_1557_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1569_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_1598_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_1_fu_1644_p2" SOURCE="DW_conv.cpp:57" URAM="0" VARIABLE="sub_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid11525_fu_1666_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid11525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid11551_fu_1714_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid11551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1758_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_29_0_mid1_fu_1794_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln57_29_0_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_1820_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_3829_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_3846_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_5_fu_4519_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_6_fu_4537_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_7_fu_4571_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_8_fu_4588_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_9_fu_4622_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_10_fu_4639_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_11_fu_4676_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_12_fu_4694_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_4728_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_14_fu_4745_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_4779_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_4796_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_17_fu_4830_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_18_fu_4847_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_19_fu_4881_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_20_fu_4898_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_21_fu_4935_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_22_fu_4953_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_23_fu_4987_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_24_fu_5004_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_25_fu_5038_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_26_fu_5055_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_27_fu_5089_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_28_fu_5106_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_29_fu_5140_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_30_fu_5157_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_31_fu_5191_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_32_fu_5208_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_33_fu_5242_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_34_fu_5259_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_35_fu_5293_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_36_fu_5314_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_37_fu_5348_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_38_fu_5369_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_39_fu_5403_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_40_fu_5424_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_41_fu_5461_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_42_fu_5479_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_43_fu_5513_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_44_fu_5530_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_45_fu_5564_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_46_fu_5581_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_47_fu_5615_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_48_fu_5632_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid11067_fu_1839_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid11067"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid11093_fu_1895_p2" SOURCE="DW_conv.cpp:37" URAM="0" VARIABLE="p_mid11093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_1927_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_1961_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_2001_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="sub_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1858_fu_2035_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="p_mid1858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_2057_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_2067_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2119_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_24_fu_2137_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_25_fu_2162_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_26_fu_2180_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_27_fu_2280_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_2297_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_28_fu_2322_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_29_fu_2339_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_30_fu_2367_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_31_fu_2385_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_32_fu_2410_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_33_fu_2427_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_34_fu_2455_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_2472_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_35_fu_2497_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_36_fu_2515_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_37_fu_2540_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_4_fu_2557_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_38_fu_2582_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_39_fu_2599_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_40_fu_2627_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_5_fu_2645_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_41_fu_2670_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_42_fu_2687_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_43_fu_2715_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_2732_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_44_fu_2757_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_45_fu_2775_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_46_fu_2800_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_2817_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_47_fu_2842_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_48_fu_2859_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_49_fu_2884_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_2901_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_50_fu_2926_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_51_fu_2943_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_52_fu_2976_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_2997_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_53_fu_3022_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_54_fu_3039_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_55_fu_3075_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_3093_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_56_fu_3118_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_57_fu_3135_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_58_fu_3172_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_3189_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_59_fu_3214_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_60_fu_3231_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_61_fu_3264_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_3281_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_62_fu_3306_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_63_fu_3323_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_64_fu_3361_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_13_fu_3378_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_65_fu_3403_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_66_fu_3424_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_67_fu_3460_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_14_fu_3477_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_68_fu_3502_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_69_fu_3520_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_70_fu_3553_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_3570_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_71_fu_3595_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_72_fu_3612_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_73_fu_3645_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_3666_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_74_fu_3691_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_75_fu_3708_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_76_fu_3741_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_3762_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_77_fu_3787_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_78_fu_3804_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_79_fu_3879_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_3900_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_80_fu_3925_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_81_fu_3942_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_82_fu_3975_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_3996_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_83_fu_4021_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_84_fu_4038_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_85_fu_4074_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_4092_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_86_fu_4117_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_87_fu_4134_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_88_fu_4167_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_21_fu_4184_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_89_fu_4209_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_90_fu_4226_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_91_fu_4259_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_4276_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_92_fu_4301_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_93_fu_4318_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_94_fu_4351_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_23_fu_4368_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_95_fu_4393_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_96_fu_4410_p2" SOURCE="DW_conv.cpp:64" URAM="0" VARIABLE="add_ln64_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_2211_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_2217_p2" SOURCE="DW_conv.cpp:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_49_fu_2231_p2" SOURCE="DW_conv.cpp:40" URAM="0" VARIABLE="add_ln40_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
            <Loops>
                <VITIS_LOOP_17_3_VITIS_LOOP_18_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12548</Best-caseLatency>
                    <Average-caseLatency>12548</Average-caseLatency>
                    <Worst-caseLatency>12548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_3_VITIS_LOOP_18_4>
                        <Name>VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12546</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_3_VITIS_LOOP_18_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_3_VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_109_p2" SOURCE="kernel_stage0.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_9_10_15_16_1</Name>
            <Loops>
                <Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>648</Best-caseLatency>
                    <Average-caseLatency>648</Average-caseLatency>
                    <Worst-caseLatency>648</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>648</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Output_Channel>
                        <Name>Output_Channel</Name>
                        <TripCount>24</TripCount>
                        <Latency>636</Latency>
                        <AbsoluteTimeLatency>9.540 us</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>62</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3745</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2916</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_625_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_162_fu_655_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_665_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_685_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_700_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_715_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_730_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_745_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_760_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_775_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_9_fu_790_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_814_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_838_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_866_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_890_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_914_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_938_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_962_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_986_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_1010_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_1034_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_1058_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_1082_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_22_fu_1106_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_23_fu_1130_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_24_fu_1145_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1181_p2" SOURCE="Pointwise_conv.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:33" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>24</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>324</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>337</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_171_p2" SOURCE="ReLU.cpp:8" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_1_fu_197_p2" SOURCE="ReLU.cpp:8" URAM="0" VARIABLE="add_ln8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_223_p2" SOURCE="ReLU.cpp:7" URAM="0" VARIABLE="add_ln7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_34_2</Name>
            <Loops>
                <VITIS_LOOP_34_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>46</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_2>
                        <Name>VITIS_LOOP_34_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>44</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>29</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1287</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2629</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_136_p2" SOURCE="kernel_stage0.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_34_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_6_full_dsp_1_U91" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_34_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U89" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="add33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_34_2" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U90" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="div_i1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4</Name>
            <Loops>
                <VITIS_LOOP_56_3_VITIS_LOOP_57_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12549</Best-caseLatency>
                    <Average-caseLatency>12549</Average-caseLatency>
                    <Worst-caseLatency>12549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.188 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.188 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.188 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_3_VITIS_LOOP_57_4>
                        <Name>VITIS_LOOP_56_3_VITIS_LOOP_57_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12547</Latency>
                        <AbsoluteTimeLatency>0.188 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_3_VITIS_LOOP_57_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_127_p2" SOURCE="kernel_stage0.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_Pipeline_Output_Channel</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7225388</Best-caseLatency>
                    <Average-caseLatency>7225388</Average-caseLatency>
                    <Worst-caseLatency>7225388</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.108 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7225388</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>301056</TripCount>
                        <Latency>7225386</Latency>
                        <AbsoluteTimeLatency>0.108 sec</AbsoluteTimeLatency>
                        <PipelineII>24</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3577</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3652</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_656_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_666_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_678_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_710_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_740_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_788_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_826_p2" SOURCE="Pointwise_conv.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_852_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_935_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_952_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_983_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_1001_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_1029_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_7_fu_1046_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_8_fu_1113_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_9_fu_1130_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_10_fu_1158_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_11_fu_1176_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_12_fu_1201_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_13_fu_1218_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_14_fu_1243_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_15_fu_1260_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_16_fu_1285_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_17_fu_1302_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_18_fu_1327_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_19_fu_1344_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_20_fu_1381_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_21_fu_1399_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_22_fu_1433_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_23_fu_1450_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_24_fu_1484_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_25_fu_1501_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_26_fu_1539_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_27_fu_1556_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_28_fu_1590_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_29_fu_1607_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_30_fu_1641_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_31_fu_1658_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_32_fu_1692_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_33_fu_1709_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_34_fu_1743_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_35_fu_1764_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_36_fu_1798_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_37_fu_1819_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_38_fu_1853_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_39_fu_1874_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_40_fu_1911_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_41_fu_1929_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_42_fu_1963_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_43_fu_1980_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_44_fu_2014_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_45_fu_2031_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_46_fu_2050_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_47_fu_2067_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_15s_20_4_1_U105" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_15s_20_4_1_U105" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_1065_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_1082_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_884_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_48_fu_890_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0</Name>
            <Loops>
                <VITIS_LOOP_15_2/>
                <VITIS_LOOP_54_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_2>
                        <Name>VITIS_LOOP_15_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301344</Latency>
                        <AbsoluteTimeLatency>4.520 ms</AbsoluteTimeLatency>
                        <IterationLatency>12556</IterationLatency>
                        <PipelineDepth>12556</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517</Instance>
                        </InstanceList>
                    </VITIS_LOOP_15_2>
                    <VITIS_LOOP_54_2>
                        <Name>VITIS_LOOP_54_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301248</Latency>
                        <AbsoluteTimeLatency>4.519 ms</AbsoluteTimeLatency>
                        <IterationLatency>12552</IterationLatency>
                        <PipelineDepth>12552</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561</Instance>
                        </InstanceList>
                    </VITIS_LOOP_54_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>57</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>34053</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>39164</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_644_p2" SOURCE="kernel_stage0.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_15_2" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_5_no_dsp_1_U113" SOURCE="kernel_stage0.cpp:22" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_735_p2" SOURCE="kernel_stage0.cpp:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_data" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_weight" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_bias" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_weight" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_bias" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_mean" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_var" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_weight" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_weight" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_bias" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_running_mean" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_running_var" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_weight" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_bias" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_weight" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_bias" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_conv_weight" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_conv" index="17" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_norm" index="18" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv" index="19" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm" index="20" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act" index="21" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_mean" index="22" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_reduce" index="23" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_reduce_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_reduce_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_relu" index="24" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_relu_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_relu_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_expand" index="25" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_expand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_expand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_sigmoid" index="26" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_sigmoid_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_sigmoid_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se" index="27" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj" index="28" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="X_data_1" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 31 to 0 of X_data"/>
                    </fields>
                </register>
                <register offset="0x14" name="X_data_2" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 63 to 32 of X_data"/>
                    </fields>
                </register>
                <register offset="0x1c" name="msp_conv_weight_1" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 31 to 0 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="msp_conv_weight_2" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 63 to 32 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="msp_conv_bias_1" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 31 to 0 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="msp_conv_bias_2" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 63 to 32 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="msp_norm_weight_1" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 31 to 0 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x38" name="msp_norm_weight_2" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 63 to 32 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x40" name="msp_norm_bias_1" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 31 to 0 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x44" name="msp_norm_bias_2" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 63 to 32 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x4c" name="msp_norm_running_mean_1" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 31 to 0 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x50" name="msp_norm_running_mean_2" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 63 to 32 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x58" name="msp_norm_running_var_1" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 31 to 0 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x5c" name="msp_norm_running_var_2" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 63 to 32 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x64" name="dw_conv_weight_1" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 31 to 0 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x68" name="dw_conv_weight_2" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 63 to 32 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x70" name="norm_1_weight_1" access="W" description="Data signal of norm_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_weight" access="W" description="Bit 31 to 0 of norm_1_weight"/>
                    </fields>
                </register>
                <register offset="0x74" name="norm_1_weight_2" access="W" description="Data signal of norm_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_weight" access="W" description="Bit 63 to 32 of norm_1_weight"/>
                    </fields>
                </register>
                <register offset="0x7c" name="norm_1_bias_1" access="W" description="Data signal of norm_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_bias" access="W" description="Bit 31 to 0 of norm_1_bias"/>
                    </fields>
                </register>
                <register offset="0x80" name="norm_1_bias_2" access="W" description="Data signal of norm_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_bias" access="W" description="Bit 63 to 32 of norm_1_bias"/>
                    </fields>
                </register>
                <register offset="0x88" name="norm_1_running_mean_1" access="W" description="Data signal of norm_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_mean" access="W" description="Bit 31 to 0 of norm_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x8c" name="norm_1_running_mean_2" access="W" description="Data signal of norm_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_mean" access="W" description="Bit 63 to 32 of norm_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x94" name="norm_1_running_var_1" access="W" description="Data signal of norm_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_var" access="W" description="Bit 31 to 0 of norm_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x98" name="norm_1_running_var_2" access="W" description="Data signal of norm_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_running_var" access="W" description="Bit 63 to 32 of norm_1_running_var"/>
                    </fields>
                </register>
                <register offset="0xa0" name="se_conv_reduce_weight_1" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 31 to 0 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xa4" name="se_conv_reduce_weight_2" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 63 to 32 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xac" name="se_conv_reduce_bias_1" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 31 to 0 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb0" name="se_conv_reduce_bias_2" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 63 to 32 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb8" name="se_conv_expand_weight_1" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 31 to 0 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xbc" name="se_conv_expand_weight_2" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 63 to 32 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xc4" name="se_conv_expand_bias_1" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 31 to 0 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xc8" name="se_conv_expand_bias_2" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 63 to 32 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xd0" name="proj_conv_weight_1" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 31 to 0 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xd4" name="proj_conv_weight_2" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 63 to 32 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xdc" name="Y_msp_conv_1" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 31 to 0 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0xe0" name="Y_msp_conv_2" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 63 to 32 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0xe8" name="Y_msp_norm_1" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 31 to 0 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0xec" name="Y_msp_norm_2" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 63 to 32 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0xf4" name="Y_dw_conv_1" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 31 to 0 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0xf8" name="Y_dw_conv_2" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 63 to 32 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0x100" name="Y_dw_norm_1" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 31 to 0 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x104" name="Y_dw_norm_2" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 63 to 32 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x10c" name="Y_dw_act_1" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 31 to 0 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x110" name="Y_dw_act_2" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 63 to 32 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x118" name="Y_mean_1" access="W" description="Data signal of Y_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_mean" access="W" description="Bit 31 to 0 of Y_mean"/>
                    </fields>
                </register>
                <register offset="0x11c" name="Y_mean_2" access="W" description="Data signal of Y_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_mean" access="W" description="Bit 63 to 32 of Y_mean"/>
                    </fields>
                </register>
                <register offset="0x124" name="Y_reduce_1" access="W" description="Data signal of Y_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_reduce" access="W" description="Bit 31 to 0 of Y_reduce"/>
                    </fields>
                </register>
                <register offset="0x128" name="Y_reduce_2" access="W" description="Data signal of Y_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_reduce" access="W" description="Bit 63 to 32 of Y_reduce"/>
                    </fields>
                </register>
                <register offset="0x130" name="Y_relu_1" access="W" description="Data signal of Y_relu" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_relu" access="W" description="Bit 31 to 0 of Y_relu"/>
                    </fields>
                </register>
                <register offset="0x134" name="Y_relu_2" access="W" description="Data signal of Y_relu" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_relu" access="W" description="Bit 63 to 32 of Y_relu"/>
                    </fields>
                </register>
                <register offset="0x13c" name="Y_expand_1" access="W" description="Data signal of Y_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_expand" access="W" description="Bit 31 to 0 of Y_expand"/>
                    </fields>
                </register>
                <register offset="0x140" name="Y_expand_2" access="W" description="Data signal of Y_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_expand" access="W" description="Bit 63 to 32 of Y_expand"/>
                    </fields>
                </register>
                <register offset="0x148" name="Y_sigmoid_1" access="W" description="Data signal of Y_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_sigmoid" access="W" description="Bit 31 to 0 of Y_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x14c" name="Y_sigmoid_2" access="W" description="Data signal of Y_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_sigmoid" access="W" description="Bit 63 to 32 of Y_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x154" name="Y_se_1" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 31 to 0 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x158" name="Y_se_2" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 63 to 32 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x160" name="Y_proj_1" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 31 to 0 of Y_proj"/>
                    </fields>
                </register>
                <register offset="0x164" name="Y_proj_2" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 63 to 32 of Y_proj"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="norm_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="norm_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="norm_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="norm_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="proj_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="268" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="Y_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="292" argName="Y_reduce"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="Y_relu"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="316" argName="Y_expand"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="Y_sigmoid"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="340" argName="Y_se"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="Y_proj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="X_data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_relu"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_relu"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_conv_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_expand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_expand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_sigmoid"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_sigmoid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_reduce"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_reduce"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 9, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">X_data_1, 0x10, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">X_data_2, 0x14, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">msp_conv_weight_1, 0x1c, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_weight_2, 0x20, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_bias_1, 0x28, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_conv_bias_2, 0x2c, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_norm_weight_1, 0x34, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_weight_2, 0x38, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_bias_1, 0x40, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_bias_2, 0x44, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_running_mean_1, 0x4c, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_mean_2, 0x50, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_var_1, 0x58, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">msp_norm_running_var_2, 0x5c, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">dw_conv_weight_1, 0x64, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">dw_conv_weight_2, 0x68, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">norm_1_weight_1, 0x70, 32, W, Data signal of norm_1_weight, </column>
                    <column name="s_axi_control">norm_1_weight_2, 0x74, 32, W, Data signal of norm_1_weight, </column>
                    <column name="s_axi_control">norm_1_bias_1, 0x7c, 32, W, Data signal of norm_1_bias, </column>
                    <column name="s_axi_control">norm_1_bias_2, 0x80, 32, W, Data signal of norm_1_bias, </column>
                    <column name="s_axi_control">norm_1_running_mean_1, 0x88, 32, W, Data signal of norm_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_running_mean_2, 0x8c, 32, W, Data signal of norm_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_running_var_1, 0x94, 32, W, Data signal of norm_1_running_var, </column>
                    <column name="s_axi_control">norm_1_running_var_2, 0x98, 32, W, Data signal of norm_1_running_var, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_1, 0xa0, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_2, 0xa4, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_1, 0xac, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_2, 0xb0, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_expand_weight_1, 0xb8, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_weight_2, 0xbc, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_bias_1, 0xc4, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">se_conv_expand_bias_2, 0xc8, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">proj_conv_weight_1, 0xd0, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">proj_conv_weight_2, 0xd4, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">Y_msp_conv_1, 0xdc, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_conv_2, 0xe0, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_norm_1, 0xe8, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_msp_norm_2, 0xec, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_dw_conv_1, 0xf4, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_conv_2, 0xf8, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_norm_1, 0x100, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_norm_2, 0x104, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_act_1, 0x10c, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_dw_act_2, 0x110, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_mean_1, 0x118, 32, W, Data signal of Y_mean, </column>
                    <column name="s_axi_control">Y_mean_2, 0x11c, 32, W, Data signal of Y_mean, </column>
                    <column name="s_axi_control">Y_reduce_1, 0x124, 32, W, Data signal of Y_reduce, </column>
                    <column name="s_axi_control">Y_reduce_2, 0x128, 32, W, Data signal of Y_reduce, </column>
                    <column name="s_axi_control">Y_relu_1, 0x130, 32, W, Data signal of Y_relu, </column>
                    <column name="s_axi_control">Y_relu_2, 0x134, 32, W, Data signal of Y_relu, </column>
                    <column name="s_axi_control">Y_expand_1, 0x13c, 32, W, Data signal of Y_expand, </column>
                    <column name="s_axi_control">Y_expand_2, 0x140, 32, W, Data signal of Y_expand, </column>
                    <column name="s_axi_control">Y_sigmoid_1, 0x148, 32, W, Data signal of Y_sigmoid, </column>
                    <column name="s_axi_control">Y_sigmoid_2, 0x14c, 32, W, Data signal of Y_sigmoid, </column>
                    <column name="s_axi_control">Y_se_1, 0x154, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_se_2, 0x158, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_proj_1, 0x160, 32, W, Data signal of Y_proj, </column>
                    <column name="s_axi_control">Y_proj_2, 0x164, 32, W, Data signal of Y_proj, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_data">inout, float*</column>
                    <column name="msp_conv_weight">in, float*</column>
                    <column name="msp_conv_bias">in, float*</column>
                    <column name="msp_norm_weight">in, float*</column>
                    <column name="msp_norm_bias">in, float*</column>
                    <column name="msp_norm_running_mean">in, float*</column>
                    <column name="msp_norm_running_var">in, float*</column>
                    <column name="dw_conv_weight">in, float*</column>
                    <column name="norm_1_weight">in, float*</column>
                    <column name="norm_1_bias">in, float*</column>
                    <column name="norm_1_running_mean">in, float*</column>
                    <column name="norm_1_running_var">in, float*</column>
                    <column name="se_conv_reduce_weight">in, float*</column>
                    <column name="se_conv_reduce_bias">in, float*</column>
                    <column name="se_conv_expand_weight">in, float*</column>
                    <column name="se_conv_expand_bias">in, float*</column>
                    <column name="proj_conv_weight">in, float*</column>
                    <column name="Y_msp_conv">inout, float*</column>
                    <column name="Y_msp_norm">inout, float*</column>
                    <column name="Y_dw_conv">inout, float*</column>
                    <column name="Y_dw_norm">inout, float*</column>
                    <column name="Y_dw_act">inout, float*</column>
                    <column name="Y_mean">inout, float*</column>
                    <column name="Y_reduce">inout, float*</column>
                    <column name="Y_relu">inout, float*</column>
                    <column name="Y_expand">inout, float*</column>
                    <column name="Y_sigmoid">inout, float*</column>
                    <column name="Y_se">inout, float*</column>
                    <column name="Y_proj">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="X_data">m_axi_gmem0, interface, , </column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_1 offset=0x10 range=32</column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_2 offset=0x14 range=32</column>
                    <column name="msp_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_1 offset=0x1c range=32</column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_2 offset=0x20 range=32</column>
                    <column name="msp_conv_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_1 offset=0x28 range=32</column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_2 offset=0x2c range=32</column>
                    <column name="msp_norm_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_1 offset=0x34 range=32</column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_2 offset=0x38 range=32</column>
                    <column name="msp_norm_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_1 offset=0x40 range=32</column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_2 offset=0x44 range=32</column>
                    <column name="msp_norm_running_mean">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_1 offset=0x4c range=32</column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_2 offset=0x50 range=32</column>
                    <column name="msp_norm_running_var">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_1 offset=0x58 range=32</column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_2 offset=0x5c range=32</column>
                    <column name="dw_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_1 offset=0x64 range=32</column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_2 offset=0x68 range=32</column>
                    <column name="norm_1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_1_weight">s_axi_control, register, offset, name=norm_1_weight_1 offset=0x70 range=32</column>
                    <column name="norm_1_weight">s_axi_control, register, offset, name=norm_1_weight_2 offset=0x74 range=32</column>
                    <column name="norm_1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_1_bias">s_axi_control, register, offset, name=norm_1_bias_1 offset=0x7c range=32</column>
                    <column name="norm_1_bias">s_axi_control, register, offset, name=norm_1_bias_2 offset=0x80 range=32</column>
                    <column name="norm_1_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_1_running_mean">s_axi_control, register, offset, name=norm_1_running_mean_1 offset=0x88 range=32</column>
                    <column name="norm_1_running_mean">s_axi_control, register, offset, name=norm_1_running_mean_2 offset=0x8c range=32</column>
                    <column name="norm_1_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_1_running_var">s_axi_control, register, offset, name=norm_1_running_var_1 offset=0x94 range=32</column>
                    <column name="norm_1_running_var">s_axi_control, register, offset, name=norm_1_running_var_2 offset=0x98 range=32</column>
                    <column name="se_conv_reduce_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_1 offset=0xa0 range=32</column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_2 offset=0xa4 range=32</column>
                    <column name="se_conv_reduce_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_1 offset=0xac range=32</column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_2 offset=0xb0 range=32</column>
                    <column name="se_conv_expand_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_1 offset=0xb8 range=32</column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_2 offset=0xbc range=32</column>
                    <column name="se_conv_expand_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_1 offset=0xc4 range=32</column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_2 offset=0xc8 range=32</column>
                    <column name="proj_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_1 offset=0xd0 range=32</column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_2 offset=0xd4 range=32</column>
                    <column name="Y_msp_conv">m_axi_gmem1, interface, , </column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_1 offset=0xdc range=32</column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_2 offset=0xe0 range=32</column>
                    <column name="Y_msp_norm">m_axi_gmem2, interface, , </column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_1 offset=0xe8 range=32</column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_2 offset=0xec range=32</column>
                    <column name="Y_dw_conv">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_1 offset=0xf4 range=32</column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_2 offset=0xf8 range=32</column>
                    <column name="Y_dw_norm">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_1 offset=0x100 range=32</column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_2 offset=0x104 range=32</column>
                    <column name="Y_dw_act">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_1 offset=0x10c range=32</column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_2 offset=0x110 range=32</column>
                    <column name="Y_mean">m_axi_gmem2, interface, , </column>
                    <column name="Y_mean">s_axi_control, register, offset, name=Y_mean_1 offset=0x118 range=32</column>
                    <column name="Y_mean">s_axi_control, register, offset, name=Y_mean_2 offset=0x11c range=32</column>
                    <column name="Y_reduce">m_axi_gmem3, interface, , </column>
                    <column name="Y_reduce">s_axi_control, register, offset, name=Y_reduce_1 offset=0x124 range=32</column>
                    <column name="Y_reduce">s_axi_control, register, offset, name=Y_reduce_2 offset=0x128 range=32</column>
                    <column name="Y_relu">m_axi_gmem0, interface, , </column>
                    <column name="Y_relu">s_axi_control, register, offset, name=Y_relu_1 offset=0x130 range=32</column>
                    <column name="Y_relu">s_axi_control, register, offset, name=Y_relu_2 offset=0x134 range=32</column>
                    <column name="Y_expand">m_axi_gmem1, interface, , </column>
                    <column name="Y_expand">s_axi_control, register, offset, name=Y_expand_1 offset=0x13c range=32</column>
                    <column name="Y_expand">s_axi_control, register, offset, name=Y_expand_2 offset=0x140 range=32</column>
                    <column name="Y_sigmoid">m_axi_gmem2, interface, , </column>
                    <column name="Y_sigmoid">s_axi_control, register, offset, name=Y_sigmoid_1 offset=0x148 range=32</column>
                    <column name="Y_sigmoid">s_axi_control, register, offset, name=Y_sigmoid_2 offset=0x14c range=32</column>
                    <column name="Y_se">m_axi_gmem3, interface, , </column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_1 offset=0x154 range=32</column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_2 offset=0x158 range=32</column>
                    <column name="Y_proj">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_1 offset=0x160 range=32</column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_2 offset=0x164 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem1">VITIS_LOOP_16_4, read, variable, 32, BatchNorm.cpp:16:34</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_16_4, write, variable, 32, BatchNorm.cpp:16:34</column>
                    <column name="m_axi_gmem2">In_Channel, read, 24, 32, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_15_2, read, 301056, 32, kernel_stage0.cpp:15:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_34_2, read, 24, 32, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_34_2, write, 24, 32, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_54_2, read, 301056, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem3">VITIS_LOOP_54_2, write, 301056, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_54_2, read, 24, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem">Output_Channel, read, 576, 32, Pointwise_conv.cpp:25:17</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem2">Y_mean, , Access is clobbered by call, 214-231, kernel_stage0.cpp:22:30</column>
                    <column name="m_axi_gmem3">Y_reduce, VITIS_LOOP_7_1, Stride is incompatible, 214-230, ReLU.cpp:7:18</column>
                    <column name="m_axi_gmem0">Y_relu, VITIS_LOOP_7_1, Stride is incompatible, 214-230, ReLU.cpp:7:18</column>
                    <column name="m_axi_gmem3">Y_se, In_Channel, Stride is incompatible, 214-230, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmem0">Y_proj, Output_Channel, Stride is incompatible, 214-230, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem0">Y_proj, Output_Channel, Stride is incompatible, 214-230, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem">proj_conv_weight, Out_Column, Could not analyze pattern, 214-229, Pointwise_conv.cpp:22:13</column>
                    <column name="m_axi_gmem1">out, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem1">out, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem">bias, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem1">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem1">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem1">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmemgmem">running_mean, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmemgmem">running_var, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmemgmem">gamma, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmemgmem">beta, VITIS_LOOP_15_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmem1gmem3">X_data, VITIS_LOOP_15_3, Access call is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmem2gmem0">Y_data, VITIS_LOOP_15_3, Access call is in the conditional branch, 214-232, BatchNorm.cpp:15:30</column>
                    <column name="m_axi_gmem3">out, Output_Channel, Stride is incompatible, 214-230, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem2">in, Output_Channel, Stride is incompatible, 214-230, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem">kernel, Output_Channel, Stride is incompatible, 214-230, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem3">out, Output_Channel, Stride is incompatible, 214-230, DW_conv.cpp:55:25</column>
                    <column name="m_axi_gmem3gmem1">out, , Access is clobbered by store, 214-231, Pointwise_conv.cpp:30:133</column>
                    <column name="m_axi_gmem2gmem0">buffer_DataIn_1, Output_Channel, Could not analyze pattern, 214-229, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem3gmem1">out, , Access is clobbered by load, 214-231, Pointwise_conv.cpp:33:133</column>
                    <column name="m_axi_gmem">proj_conv_weight, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmem0">Y_dw_norm, VITIS_LOOP_57_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:57:34</column>
                    <column name="m_axi_gmem3">Y_se, VITIS_LOOP_57_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:57:34</column>
                    <column name="m_axi_gmem2">Y_sigmoid, VITIS_LOOP_54_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem1">Y_expand, VITIS_LOOP_34_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem2">Y_sigmoid, VITIS_LOOP_34_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem0">Y_dw_norm, VITIS_LOOP_18_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:18:34</column>
                    <column name="m_axi_gmem1gmem3">X_data, VITIS_LOOP_16_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, BatchNorm.cpp:16:34</column>
                    <column name="m_axi_gmem2gmem0">Y_data, VITIS_LOOP_16_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, BatchNorm.cpp:16:34</column>
                    <column name="m_axi_gmemgmem">buffer_bias, Output_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0">buffer_DataIn_1, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmemgmem">buffer_kernel, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:28:21</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, Pointwise_conv.cpp:25:17</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="kernel_stage0.cpp:74" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = X_data bundle = gmem0 depth = 150528"/>
        <Pragma type="interface" location="kernel_stage0.cpp:75" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_conv_weight depth = 648"/>
        <Pragma type="interface" location="kernel_stage0.cpp:76" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_conv_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:77" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_weight depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:78" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:79" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:80" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = msp_norm_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:81" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = dw_conv_weight depth = 216"/>
        <Pragma type="interface" location="kernel_stage0.cpp:82" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_weight depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:83" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:84" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:85" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = norm_1_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:86" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_reduce_weight depth = 576"/>
        <Pragma type="interface" location="kernel_stage0.cpp:87" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_reduce_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:88" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_expand_weight depth = 576"/>
        <Pragma type="interface" location="kernel_stage0.cpp:89" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = se_conv_expand_bias depth = 24"/>
        <Pragma type="interface" location="kernel_stage0.cpp:90" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = proj_conv_weight depth = 576"/>
        <Pragma type="interface" location="kernel_stage0.cpp:92" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_msp_conv depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_stage0.cpp:93" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_msp_norm depth = 301056 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_stage0.cpp:94" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_dw_conv depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_stage0.cpp:95" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_dw_norm depth = 301056 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_stage0.cpp:96" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_dw_act depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_stage0.cpp:97" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_mean depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_stage0.cpp:98" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_reduce depth = 24 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_stage0.cpp:99" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_relu depth = 24 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_stage0.cpp:100" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_expand depth = 24 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_stage0.cpp:101" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_sigmoid depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_stage0.cpp:102" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_se depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_stage0.cpp:103" status="valid" parentFunction="kernel_stage0" variable="" isDirective="0" options="m_axi port = Y_proj depth = 301056 bundle = gmem0"/>
    </PragmaReport>
</profile>

