Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 11 15:28:07 2022
| Host         : LAPTOP-DFFR50AK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file source_WallterfallLight_timing_summary_routed.rpt -pb source_WallterfallLight_timing_summary_routed.pb -rpx source_WallterfallLight_timing_summary_routed.rpx -warn_on_violation
| Design       : source_WallterfallLight
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 3.984ns (66.303%)  route 2.025ns (33.697%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[4]/Q
                         net (fo=9, routed)           2.025     2.481    led_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         3.528     6.009 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.009    led[4]
    J4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 3.997ns (66.670%)  route 1.998ns (33.330%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[5]/Q
                         net (fo=8, routed)           1.998     2.454    led_OBUF[5]
    G3                   OBUF (Prop_obuf_I_O)         3.541     5.995 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.995    led[5]
    G3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 3.980ns (67.206%)  route 1.942ns (32.794%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=9, routed)           1.942     2.398    led_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.524     5.922 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.922    led[0]
    K2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 3.976ns (67.732%)  route 1.894ns (32.268%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]/Q
                         net (fo=8, routed)           1.894     2.350    led_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.520     5.870 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.870    led[2]
    J3                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 4.064ns (70.159%)  route 1.729ns (29.841%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[6]/Q
                         net (fo=8, routed)           1.729     2.247    led_OBUF[6]
    G4                   OBUF (Prop_obuf_I_O)         3.546     5.792 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.792    led[6]
    G4                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 4.036ns (69.701%)  route 1.755ns (30.299%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[1]/Q
                         net (fo=8, routed)           1.755     2.273    led_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         3.518     5.791 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.791    led[1]
    J2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 4.053ns (70.255%)  route 1.716ns (29.745%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[7]/Q
                         net (fo=9, routed)           1.716     2.234    led_OBUF[7]
    F6                   OBUF (Prop_obuf_I_O)         3.535     5.769 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.769    led[7]
    F6                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.986ns (69.388%)  route 1.759ns (30.612%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]/Q
                         net (fo=9, routed)           1.759     2.215    led_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.530     5.745 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.745    led[3]
    H4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 0.828ns (18.133%)  route 3.738ns (81.867%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  counter_reg[24]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[24]/Q
                         net (fo=2, routed)           1.109     1.565    counter_reg_n_0_[24]
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124     1.689 f  counter[31]_i_6/O
                         net (fo=1, routed)           0.940     2.629    counter[31]_i_6_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  counter[31]_i_3/O
                         net (fo=2, routed)           0.591     3.344    counter[31]_i_3_n_0
    SLICE_X63Y55         LUT3 (Prop_lut3_I0_O)        0.124     3.468 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.098     4.566    counter[31]_i_1_n_0
    SLICE_X62Y61         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 0.828ns (18.133%)  route 3.738ns (81.867%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  counter_reg[24]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[24]/Q
                         net (fo=2, routed)           1.109     1.565    counter_reg_n_0_[24]
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124     1.689 f  counter[31]_i_6/O
                         net (fo=1, routed)           0.940     2.629    counter[31]_i_6_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  counter[31]_i_3/O
                         net (fo=2, routed)           0.591     3.344    counter[31]_i_3_n_0
    SLICE_X63Y55         LUT3 (Prop_lut3_I0_O)        0.124     3.468 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.098     4.566    counter[31]_i_1_n_0
    SLICE_X62Y61         FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  led_reg[7]/Q
                         net (fo=9, routed)           0.116     0.280    led_OBUF[7]
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.325    led[0]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.620%)  route 0.148ns (44.380%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[5]/Q
                         net (fo=8, routed)           0.148     0.289    led_OBUF[5]
    SLICE_X65Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.334 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.334    led[3]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.369%)  route 0.176ns (48.631%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_reg[0]/Q
                         net (fo=9, routed)           0.176     0.317    led_OBUF[0]
    SLICE_X65Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  FSM_sequential_flag_i_1/O
                         net (fo=1, routed)           0.000     0.362    FSM_sequential_flag_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  FSM_sequential_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    counter_reg_n_0_[0]
    SLICE_X63Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    counter[0]
    SLICE_X63Y54         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led_reg[2]/Q
                         net (fo=8, routed)           0.181     0.322    led_OBUF[2]
    SLICE_X65Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.367    led[5]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.274%)  route 0.184ns (49.726%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE                         0.000     0.000 r  FSM_sequential_flag_reg/C
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_flag_reg/Q
                         net (fo=7, routed)           0.184     0.325    flag__0
    SLICE_X64Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.370 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.370    led[7]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg_n_0_[11]
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    data0[11]
    SLICE_X62Y56         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.134     0.275    counter_reg_n_0_[19]
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    data0[19]
    SLICE_X62Y58         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE                         0.000     0.000 r  counter_reg[27]/C
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.134     0.275    counter_reg_n_0_[27]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    data0[27]
    SLICE_X62Y60         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE                         0.000     0.000 r  counter_reg[31]/C
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.134     0.275    counter_reg_n_0_[31]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    data0[31]
    SLICE_X62Y61         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------





