{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530624745620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530624745620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 10:32:25 2018 " "Processing started: Tue Jul 03 10:32:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530624745620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530624745620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530624745620 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530624745995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 acc-bhv " "Found design unit 2: acc-bhv" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rf-bhv " "Found design unit 3: rf-bhv" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dp-rtl2 " "Found design unit 4: dp-rtl2" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_ENTITY_NAME" "2 acc " "Found entity 2: acc" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_ENTITY_NAME" "3 rf " "Found entity 3: rf" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""} { "Info" "ISGN_ENTITY_NAME" "4 dp " "Found entity 4: dp" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530624746697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFreq-DivisorFreq " "Found design unit 1: DivisorFreq-DivisorFreq" {  } { { "DivisorFreq.vhd" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/DivisorFreq.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFreq " "Found entity 1: DivisorFreq" {  } { { "DivisorFreq.vhd" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/DivisorFreq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/ctrl.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530624746712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530624746743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFreq DivisorFreq:Divfreq " "Elaborating entity \"DivisorFreq\" for hierarchy \"DivisorFreq:Divfreq\"" {  } { { "cpu.vhdl" "Divfreq" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530624746759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530624746759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530624746775 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc_out dp.vhdl(248) " "VHDL Process Statement warning at dp.vhdl(248): signal \"acc_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:BR " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:BR\"" {  } { { "dp.vhdl" "BR" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530624746775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530624746775 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "atv dp.vhdl(28) " "VHDL Process Statement warning at dp.vhdl(28): signal \"atv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op dp.vhdl(31) " "VHDL Process Statement warning at dp.vhdl(31): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc dp.vhdl(33) " "VHDL Process Statement warning at dp.vhdl(33): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input dp.vhdl(33) " "VHDL Process Statement warning at dp.vhdl(33): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc dp.vhdl(36) " "VHDL Process Statement warning at dp.vhdl(36): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input dp.vhdl(36) " "VHDL Process Statement warning at dp.vhdl(36): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc dp.vhdl(39) " "VHDL Process Statement warning at dp.vhdl(39): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input dp.vhdl(39) " "VHDL Process Statement warning at dp.vhdl(39): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc dp.vhdl(42) " "VHDL Process Statement warning at dp.vhdl(42): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input dp.vhdl(42) " "VHDL Process Statement warning at dp.vhdl(42): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc dp.vhdl(45) " "VHDL Process Statement warning at dp.vhdl(45): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm dp.vhdl(48) " "VHDL Process Statement warning at dp.vhdl(48): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input dp.vhdl(51) " "VHDL Process Statement warning at dp.vhdl(51): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output dp.vhdl(23) " "VHDL Process Statement warning at dp.vhdl(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] dp.vhdl(23) " "Inferred latch for \"output\[0\]\" at dp.vhdl(23)" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] dp.vhdl(23) " "Inferred latch for \"output\[1\]\" at dp.vhdl(23)" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] dp.vhdl(23) " "Inferred latch for \"output\[2\]\" at dp.vhdl(23)" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] dp.vhdl(23) " "Inferred latch for \"output\[3\]\" at dp.vhdl(23)" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530624746775 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc dp:datapath\|acc:ACU " "Elaborating entity \"acc\" for hierarchy \"dp:datapath\|acc:ACU\"" {  } { { "dp.vhdl" "ACU" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530624746775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] VCC " "Pin \"led2\[0\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op0\[0\] VCC " "Pin \"op0\[0\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op0\[4\] GND " "Pin \"op0\[4\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op0\[5\] GND " "Pin \"op0\[5\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op1\[0\] VCC " "Pin \"op1\[0\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op1\[4\] GND " "Pin \"op1\[4\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op1\[5\] GND " "Pin \"op1\[5\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[0\] VCC " "Pin \"op2\[0\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[4\] GND " "Pin \"op2\[4\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[5\] GND " "Pin \"op2\[5\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op3\[0\] VCC " "Pin \"op3\[0\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op3\[4\] GND " "Pin \"op3\[4\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op3\[5\] GND " "Pin \"op3\[5\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530624747508 "|cpu|op3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530624747508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530624747757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530624747898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530624747898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530624747945 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530624747945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530624747945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530624747945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530624747960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 10:32:27 2018 " "Processing ended: Tue Jul 03 10:32:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530624747960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530624747960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530624747960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530624747960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530624749115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530624749115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 10:32:28 2018 " "Processing started: Tue Jul 03 10:32:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530624749115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530624749115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530624749115 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1530624749177 ""}
{ "Info" "0" "" "Project  = ProcessadorProgramavel" {  } {  } 0 0 "Project  = ProcessadorProgramavel" 0 0 "Fitter" 0 0 1530624749177 ""}
{ "Info" "0" "" "Revision = ProcessadorProgramavel" {  } {  } 0 0 "Revision = ProcessadorProgramavel" 0 0 "Fitter" 0 0 1530624749177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530624749271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessadorProgramavel EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ProcessadorProgramavel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530624749286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530624749317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530624749317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530624749411 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530624749427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530624750035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530624750035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530624750035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530624750051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530624750051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530624750051 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530624750051 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1530624750378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorProgramavel.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorProgramavel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530624750378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530624750378 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530624750378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530624750394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorFreq:Divfreq\|estado  " "Automatically promoted node DivisorFreq:Divfreq\|estado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:controller\|atv\[1\] " "Destination node ctrl:controller\|atv\[1\]" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/ctrl.vhdl" 74 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl:controller|atv[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:controller\|atv\[2\] " "Destination node ctrl:controller\|atv\[2\]" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/ctrl.vhdl" 74 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl:controller|atv[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorFreq:Divfreq\|estado~0 " "Destination node DivisorFreq:Divfreq\|estado~0" {  } { { "DivisorFreq.vhd" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/DivisorFreq.vhd" 15 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorFreq:Divfreq|estado~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530624750394 ""}  } { { "DivisorFreq.vhd" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/DivisorFreq.vhd" 15 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorFreq:Divfreq|estado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530624750394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dp:datapath\|alu:alu1\|Mux8~0  " "Automatically promoted node dp:datapath\|alu:alu1\|Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""}  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 28 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|alu:alu1|Mux8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530624750394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node rst (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dp:datapath\|acc:ACU\|temp\[0\]~0 " "Destination node dp:datapath\|acc:ACU\|temp\[0\]~0" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 83 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|acc:ACU|temp[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dp:datapath\|rf:BR\|output\[0\]~0 " "Destination node dp:datapath\|rf:BR\|output\[0\]~0" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 130 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|rf:BR|output[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dp:datapath\|alu:alu1\|output\[0\] " "Destination node dp:datapath\|alu:alu1\|output\[0\]" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|alu:alu1|output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dp:datapath\|alu:alu1\|output\[1\] " "Destination node dp:datapath\|alu:alu1\|output\[1\]" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|alu:alu1|output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dp:datapath\|alu:alu1\|output\[2\] " "Destination node dp:datapath\|alu:alu1\|output\[2\]" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|alu:alu1|output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dp:datapath\|alu:alu1\|output\[3\] " "Destination node dp:datapath\|alu:alu1\|output\[3\]" {  } { { "dp.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/dp.vhdl" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dp:datapath|alu:alu1|output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530624750394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530624750394 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "cpu.vhdl" "" { Text "C:/Users/Aluno/Desktop/ProcessadorProgramavel/cpu.vhdl" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530624750394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530624750487 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530624750487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530624750487 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530624750487 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530624750487 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530624750503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530624750503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530624750503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530624750519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530624750519 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530624750519 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530624750550 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1530624750550 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530624750550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530624753155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530624753358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530624753374 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530624754778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530624754778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530624754871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y0 X54_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } { { "loc" "" { Generic "C:/Users/Aluno/Desktop/ProcessadorProgramavel/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} 44 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530624757570 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530624757570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530624758319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530624758319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530624758319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530624758334 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530624758334 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[0\] 0 " "Pin \"led1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[1\] 0 " "Pin \"led1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[2\] 0 " "Pin \"led1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[3\] 0 " "Pin \"led1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[4\] 0 " "Pin \"led1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[5\] 0 " "Pin \"led1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[6\] 0 " "Pin \"led1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[0\] 0 " "Pin \"led2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[1\] 0 " "Pin \"led2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[2\] 0 " "Pin \"led2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[3\] 0 " "Pin \"led2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[4\] 0 " "Pin \"led2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[5\] 0 " "Pin \"led2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[6\] 0 " "Pin \"led2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[0\] 0 " "Pin \"op0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[1\] 0 " "Pin \"op0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[2\] 0 " "Pin \"op0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[3\] 0 " "Pin \"op0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[4\] 0 " "Pin \"op0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[5\] 0 " "Pin \"op0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op0\[6\] 0 " "Pin \"op0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[0\] 0 " "Pin \"op1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[1\] 0 " "Pin \"op1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[2\] 0 " "Pin \"op1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[3\] 0 " "Pin \"op1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[4\] 0 " "Pin \"op1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[5\] 0 " "Pin \"op1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[6\] 0 " "Pin \"op1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[0\] 0 " "Pin \"op2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[1\] 0 " "Pin \"op2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[2\] 0 " "Pin \"op2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[3\] 0 " "Pin \"op2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[4\] 0 " "Pin \"op2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[5\] 0 " "Pin \"op2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[6\] 0 " "Pin \"op2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[0\] 0 " "Pin \"op3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[1\] 0 " "Pin \"op3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[2\] 0 " "Pin \"op3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[3\] 0 " "Pin \"op3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[4\] 0 " "Pin \"op3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[5\] 0 " "Pin \"op3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op3\[6\] 0 " "Pin \"op3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530624758350 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1530624758350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530624758553 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530624758568 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530624758771 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530624759270 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1530624759442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Desktop/ProcessadorProgramavel/output_files/ProcessadorProgramavel.fit.smsg " "Generated suppressed messages file C:/Users/Aluno/Desktop/ProcessadorProgramavel/output_files/ProcessadorProgramavel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530624759551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530624759723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 10:32:39 2018 " "Processing ended: Tue Jul 03 10:32:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530624759723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530624759723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530624759723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530624759723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530624760752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530624760752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 10:32:40 2018 " "Processing started: Tue Jul 03 10:32:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530624760752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530624760752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530624760752 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530624762500 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530624762578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530624763295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 10:32:43 2018 " "Processing ended: Tue Jul 03 10:32:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530624763295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530624763295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530624763295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530624763295 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530624764091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530624764637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530624764637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 10:32:44 2018 " "Processing started: Tue Jul 03 10:32:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530624764637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530624764637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcessadorProgramavel -c ProcessadorProgramavel " "Command: quartus_sta ProcessadorProgramavel -c ProcessadorProgramavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530624764637 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530624764715 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530624764855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530624764902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530624764902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1530624764996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorProgramavel.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorProgramavel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530624765011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530624765011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFreq:Divfreq\|estado DivisorFreq:Divfreq\|estado " "create_clock -period 1.000 -name DivisorFreq:Divfreq\|estado DivisorFreq:Divfreq\|estado" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765011 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765011 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl:controller\|atv\[0\] ctrl:controller\|atv\[0\] " "create_clock -period 1.000 -name ctrl:controller\|atv\[0\] ctrl:controller\|atv\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765011 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765011 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530624765027 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1530624765027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530624765042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.384 " "Worst-case setup slack is -3.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.384       -13.200 ctrl:controller\|atv\[0\]  " "   -3.384       -13.200 ctrl:controller\|atv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748      -108.439 DivisorFreq:Divfreq\|estado  " "   -2.748      -108.439 DivisorFreq:Divfreq\|estado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230       -34.506 clock  " "   -2.230       -34.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.530 " "Worst-case hold slack is -2.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530        -2.530 clock  " "   -2.530        -2.530 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292       -24.491 DivisorFreq:Divfreq\|estado  " "   -1.292       -24.491 DivisorFreq:Divfreq\|estado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896         0.000 ctrl:controller\|atv\[0\]  " "    0.896         0.000 ctrl:controller\|atv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530624765042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530624765042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clock  " "   -1.380       -26.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -92.000 DivisorFreq:Divfreq\|estado  " "   -0.500       -92.000 DivisorFreq:Divfreq\|estado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ctrl:controller\|atv\[0\]  " "    0.500         0.000 ctrl:controller\|atv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530624765042 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530624765120 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1530624765120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530624765152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.225 " "Worst-case setup slack is -1.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225        -4.782 ctrl:controller\|atv\[0\]  " "   -1.225        -4.782 ctrl:controller\|atv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898       -18.096 DivisorFreq:Divfreq\|estado  " "   -0.898       -18.096 DivisorFreq:Divfreq\|estado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556        -4.519 clock  " "   -0.556        -4.519 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.574 " "Worst-case hold slack is -1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.574        -1.574 clock  " "   -1.574        -1.574 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968       -20.820 DivisorFreq:Divfreq\|estado  " "   -0.968       -20.820 DivisorFreq:Divfreq\|estado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795         0.000 ctrl:controller\|atv\[0\]  " "    0.795         0.000 ctrl:controller\|atv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530624765152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530624765167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530624765167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clock  " "   -1.380       -26.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -92.000 DivisorFreq:Divfreq\|estado  " "   -0.500       -92.000 DivisorFreq:Divfreq\|estado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ctrl:controller\|atv\[0\]  " "    0.500         0.000 ctrl:controller\|atv\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530624765167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530624765167 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530624765276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530624765308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530624765308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530624765401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 10:32:45 2018 " "Processing ended: Tue Jul 03 10:32:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530624765401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530624765401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530624765401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530624765401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530624766462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530624766462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 10:32:46 2018 " "Processing started: Tue Jul 03 10:32:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530624766462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530624766462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProcessadorProgramavel -c ProcessadorProgramavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530624766462 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProcessadorProgramavel.vo C:/Users/Aluno/Desktop/ProcessadorProgramavel/simulation/modelsim/ simulation " "Generated file ProcessadorProgramavel.vo in folder \"C:/Users/Aluno/Desktop/ProcessadorProgramavel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530624766868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530624766899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 10:32:46 2018 " "Processing ended: Tue Jul 03 10:32:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530624766899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530624766899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530624766899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530624766899 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530624767507 ""}
