# FPGA-Based-Convolutional-Neural-Network-Accelerator


Absolutely! Hereâ€™s an **enhanced and more professional version** of your GitHub README â€” formatted cleanly, visually structured, and more engaging for readers. It uses proper Markdown styling, headings, emojis, and concise yet impactful phrasing ğŸ‘‡

---

# âš™ï¸ FPGA-Based Convolutional Neural Network (CNN) Accelerator

### ğŸš€ Overview

This project implements a **hardware-accelerated Convolutional Neural Network (CNN)** on an **FPGA** using **Verilog HDL**.
It demonstrates real-time **image feature extraction** using three fundamental CNN operations â€” **Convolution**, **ReLU activation**, and **Max Pooling** â€” all realized in synthesizable RTL.

### ğŸ§  Core Features

* ğŸ§© **Modular Verilog Design** â€“ Clean, parameterized modules for each CNN operation
* ğŸ” **Pipeline Integration** â€“ End-to-end data flow through convolution, activation, and pooling
* âš¡ **Synthesizable RTL** â€“ Verified for FPGA implementation using Xilinx ISE
* ğŸ§ª **Functional Testbenches** â€“ Behavioral simulation and validation of CNN output
* ğŸ–¼ï¸ **Hardware Image Processing** â€“ Demonstrates real-time CNN inference on FPGA hardware

---

### ğŸ—ï¸ Architecture Overview

The accelerator performs CNN computation in three key stages:

| Stage               | Module           | Description                                                                           |
| ------------------- | ---------------- | ------------------------------------------------------------------------------------- |
| **1ï¸âƒ£ Convolution** | `conv3x3.v`      | Performs 3Ã—3 convolution on 8-bit pixel inputs and kernel weights over 9 clock cycles |
| **2ï¸âƒ£ Activation**  | `relu.v`         | Applies ReLU: outputs 0 for negatives, passes positives unchanged                     |
| **3ï¸âƒ£ Pooling**     | `max_pool_2x2.v` | Executes 2Ã—2 max pooling to reduce feature map size                                   |

All modules are integrated in `cnn_pipeline.v` to form the complete CNN data path.

---

### ğŸ“‚ Directory Structure

```
FPGA-Based-CNN-Accelerator/
â”‚
â”œâ”€â”€ conv3x3.v          # 3x3 Convolution module
â”œâ”€â”€ relu.v             # ReLU activation module
â”œâ”€â”€ max_pool_2x2.v     # 2x2 Max pooling module
â”œâ”€â”€ cnn_pipeline.v     # Top-level CNN pipeline integration
â”œâ”€â”€ tb_cnn_pipeline.v  # Testbench for full CNN pipeline
â””â”€â”€ README.md          # Project documentation
```

---

### ğŸ§° Getting Started

#### ğŸ–¥ï¸ Prerequisites

* **Xilinx ISE** (or compatible FPGA toolchain)
* Basic understanding of **Verilog HDL** and **digital system design**

#### âš™ï¸ Setup Instructions

1. Create a new project in **Xilinx ISE** targeting your FPGA board.
2. Add all Verilog source files listed above.
3. Set **`cnn_pipeline.v`** as the *top-level module* for synthesis.
4. Set **`tb_cnn_pipeline.v`** as the *simulation top module*.

---

### â–¶ï¸ Running Simulation

1. Run **behavioral simulation** on `tb_cnn_pipeline.v`.
2. Observe the **output feature map** in the simulation console.
3. Verify that the **pooled output** matches expected CNN results.

---

### ğŸ§© Module Highlights

#### ğŸŸ¢ `conv3x3.v`

* Performs **3Ã—3 convolution** on 8-bit pixel inputs.
* Operates over **9 clock cycles** per convolution window.

#### ğŸŸ£ `relu.v`

* Implements **ReLU activation**:
  [
  f(x) = \begin{cases}
  0, & x < 0 \
  x, & x \geq 0
  \end{cases}
  ]

#### ğŸ”µ `max_pool_2x2.v`

* Applies **2Ã—2 max pooling** for dimensionality reduction and feature enhancement.

---

### ğŸ§¾ Future Enhancements

* Add **parameterized kernel sizes** (e.g., 5Ã—5)
* Integrate **multiple convolution layers**
* Support for **multi-channel inputs (RGB)**
* Implement **fixed-point quantization** for improved FPGA efficiency

---

### ğŸ Conclusion

This project showcases how **CNN inference can be achieved in hardware**, bridging the gap between **AI algorithms and FPGA-based digital systems**.
It serves as a strong foundation for further research and development in **hardware-accelerated machine learning**.

---






max_pool_2x2.v
Takes four 32-bit signed inputs and outputs the maximum value, implementing a 2x2 max pooling.

cnn_pipeline.v
Integrates convolution, ReLU, and max pooling into a sequential pipeline with control signals.
