{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf " "Source file: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1367249844717 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1367249844717 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf " "Source file: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1367249845856 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1367249845856 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf " "Source file: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1367249846877 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1367249846877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367249848941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367249848942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 17:37:27 2013 " "Processing started: Mon Apr 29 17:37:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367249848942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367249848942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367249848943 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "plldvi.qip " "Tcl Script File plldvi.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE plldvi.qip " "set_global_assignment -name QIP_FILE plldvi.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1367249849205 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1367249849205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1367249850920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file configuration_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 configuration_pkg " "Found design unit 1: configuration_pkg" {  } { { "configuration_pkg.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/configuration_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 configuration_pkg-body " "Found design unit 2: configuration_pkg-body" {  } { { "configuration_pkg.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/configuration_pkg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_sync_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lvds_sync_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_sync_controller-behavioral " "Found design unit 1: lvds_sync_controller-behavioral" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852014 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_sync_controller " "Found entity 1: lvds_sync_controller" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_time_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vga_time_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vpg_source/vga_time_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vga_time_generator.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_selector " "Found entity 1: rom_selector" {  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_162.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_162.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_162 " "Found entity 1: rom_pll_162" {  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_148.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_148.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_148 " "Found entity 1: rom_pll_148" {  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_108.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_108.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_108 " "Found entity 1: rom_pll_108" {  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_74.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_74.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_74 " "Found entity 1: rom_pll_74" {  } { { "vpg_source/rom_pll_74.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_74.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_65.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_65 " "Found entity 1: rom_pll_65" {  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_27.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_27 " "Found entity 1: rom_pll_27" {  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_25 " "Found entity 1: rom_pll_25" {  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file vpg_source/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_dv21 " "Found entity 1: pll_reconfig_pllrcfg_dv21" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852162 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pattern_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pattern_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Found entity 1: pattern_gen" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/gen_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/gen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll " "Found entity 1: gen_pll" {  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_edid.v 1 1 " "Found 1 design units, including 1 entities, in source file write_edid.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRITE_EDID " "Found entity 1: WRITE_EDID" {  } { { "write_edid.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/write_edid.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv4000design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmv4000design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmv4000design " "Found entity 1: cmv4000design" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-arch " "Found design unit 1: RX-arch" {  } { { "RX.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852188 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_mastertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stored_mastertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stored_Mastertest-arch " "Found design unit 1: Stored_Mastertest-arch" {  } { { "Stored_Mastertest.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/Stored_Mastertest.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stored_Mastertest " "Found entity 1: Stored_Mastertest" {  } { { "Stored_Mastertest.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/Stored_Mastertest.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Multiplexer-arch " "Found design unit 1: RX_Multiplexer-arch" {  } { { "RX_Multiplexer.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX_Multiplexer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852197 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Multiplexer " "Found entity 1: RX_Multiplexer" {  } { { "RX_Multiplexer.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX_Multiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/de4_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/de4_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS " "Found entity 1: DE4_QSYS" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_irq_mapper " "Found entity 1: DE4_QSYS_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852277 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_001 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux " "Found entity 1: DE4_QSYS_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_009 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux " "Found entity 1: DE4_QSYS_rsp_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux_009 " "Found entity 1: DE4_QSYS_cmd_xbar_mux_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux " "Found entity 1: DE4_QSYS_cmd_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_003 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux " "Found entity 1: DE4_QSYS_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_009_default_decode " "Found entity 1: DE4_QSYS_id_router_009_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852356 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_009 " "Found entity 2: DE4_QSYS_id_router_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_004_default_decode " "Found entity 1: DE4_QSYS_id_router_004_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852361 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_004 " "Found entity 2: DE4_QSYS_id_router_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_002_default_decode " "Found entity 1: DE4_QSYS_id_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852365 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_002 " "Found entity 2: DE4_QSYS_id_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_default_decode " "Found entity 1: DE4_QSYS_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852370 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router " "Found entity 2: DE4_QSYS_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_003_default_decode " "Found entity 1: DE4_QSYS_addr_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852375 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_003 " "Found entity 2: DE4_QSYS_addr_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_002_default_decode " "Found entity 1: DE4_QSYS_addr_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852379 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_002 " "Found entity 2: DE4_QSYS_addr_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852384 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_001 " "Found entity 2: DE4_QSYS_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_default_decode " "Found entity 1: DE4_QSYS_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852389 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router " "Found entity 2: DE4_QSYS_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_no_of_cam_channels " "Found entity 1: DE4_QSYS_no_of_cam_channels" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/stored_pixel_interface_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/stored_pixel_interface_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stored_Pixel_Interface_block-bdf_type " "Found design unit 1: Stored_Pixel_Interface_block-bdf_type" {  } { { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852426 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stored_Pixel_Interface_block " "Found entity 1: Stored_Pixel_Interface_block" {  } { { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/camera_interface_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/camera_interface_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Interface_block-bdf_type " "Found design unit 1: Camera_Interface_block-bdf_type" {  } { { "DE4_QSYS/synthesis/submodules/Camera_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Camera_Interface_block.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249852431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Interface_block " "Found entity 1: Camera_Interface_block" {  } { { "DE4_QSYS/synthesis/submodules/Camera_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Camera_Interface_block.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_spi_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_spi_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_spi_2 " "Found entity 1: DE4_QSYS_spi_2" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_button " "Found entity 1: DE4_QSYS_button" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_led " "Found entity 1: DE4_QSYS_led" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_timer " "Found entity 1: DE4_QSYS_timer" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_sysid " "Found entity 1: DE4_QSYS_sysid" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_jtag_uart_log_module " "Found entity 1: DE4_QSYS_jtag_uart_log_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_jtag_uart_sim_scfifo_w " "Found entity 2: DE4_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_jtag_uart_scfifo_w " "Found entity 3: DE4_QSYS_jtag_uart_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_jtag_uart_drom_module " "Found entity 4: DE4_QSYS_jtag_uart_drom_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_jtag_uart_sim_scfifo_r " "Found entity 5: DE4_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_jtag_uart_scfifo_r " "Found entity 6: DE4_QSYS_jtag_uart_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_jtag_uart " "Found entity 7: DE4_QSYS_jtag_uart" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249852479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249852479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v 28 28 " "Found 28 design units, including 28 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE4_QSYS_nios2_qsys_ic_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE4_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_nios2_qsys_bht_module " "Found entity 3: DE4_QSYS_nios2_qsys_bht_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE4_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE4_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE4_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE4_QSYS_nios2_qsys_dc_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE4_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE4_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE4_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE4_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module " "Found entity 10: DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE4_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE4_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE4_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE4_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE4_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE4_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE4_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE4_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE4_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE4_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE4_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE4_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE4_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE4_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module " "Found entity 24: DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE4_QSYS_nios2_qsys_nios2_oci_im " "Found entity 25: DE4_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE4_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 26: DE4_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE4_QSYS_nios2_qsys_nios2_oci " "Found entity 27: DE4_QSYS_nios2_qsys_nios2_oci" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE4_QSYS_nios2_qsys " "Found entity 28: DE4_QSYS_nios2_qsys" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE4_QSYS_nios2_qsys_mult_cell" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_c0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_c0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854630 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854630 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854643 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854643 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854654 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854661 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr2_controller_core" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854817 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854817 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854834 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854840 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854860 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854865 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367249854898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr2 " "Found entity 1: rw_manager_ddr2" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249854999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249854999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1367249855004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/afi_mux_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/afi_mux_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddrx " "Found entity 1: afi_mux_ddrx" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_memphy " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_memphy" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_pll0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_pll0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_onchip_memory " "Found entity 1: DE4_QSYS_onchip_memory" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249855260 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 storage-SYN " "Found design unit 1: storage-SYN" {  } { { "storage.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/storage.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249855264 ""} { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/storage.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249855268 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifocamera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifocamera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifocamera-SYN " "Found design unit 1: fifocamera-SYN" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249855273 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifocamera " "Found entity 1: fifocamera" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllcamera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllcamera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcamera-SYN " "Found design unit 1: pllcamera-SYN" {  } { { "pllcamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pllcamera.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249855279 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcamera " "Found entity 1: pllcamera" {  } { { "pllcamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pllcamera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249855279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249855279 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2066) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2066): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2066 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1367249855848 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2068) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2068): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2068 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1367249855848 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2224) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2224): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1367249855849 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(3143) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(3143): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1367249855855 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_spi_2.v(401) " "Verilog HDL or VHDL warning at DE4_QSYS_spi_2.v(401): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1367249855873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmv4000design " "Elaborating entity \"cmv4000design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367249856837 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_CLK " "Pin \"DVI_RX_CLK\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -440 -1032 -856 -424 "DVI_RX_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856857 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_DE " "Pin \"DVI_RX_DE\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -424 -1032 -856 -408 "DVI_RX_DE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856857 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_VS " "Pin \"DVI_RX_VS\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -392 -1032 -856 -376 "DVI_RX_VS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856857 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_HS " "Pin \"DVI_RX_HS\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -408 -1032 -856 -392 "DVI_RX_HS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856857 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C2_CHN_3 " "Pin \"C2_CHN_3\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -192 -1032 -856 -176 "C2_CHN_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856858 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C2_CHN_7 " "Pin \"C2_CHN_7\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -160 -1032 -856 -144 "C2_CHN_7" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856858 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C2_CHN_11 " "Pin \"C2_CHN_11\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -128 -1032 -856 -112 "C2_CHN_11" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856858 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C2_CHN_15 " "Pin \"C2_CHN_15\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -96 -1032 -856 -80 "C2_CHN_15" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856858 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_D " "Pin \"DVI_RX_D\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D\[23..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856858 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH " "Pin \"SWITCH\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -296 -1032 -856 -280 "SWITCH\[3..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367249856859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg vpg:inst8 " "Elaborating entity \"vpg\" for hierarchy \"vpg:inst8\"" {  } { { "cmv4000design.bdf" "inst8" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249856901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll vpg:inst8\|gen_pll:gen_pll_inst " "Elaborating entity \"gen_pll\" for hierarchy \"vpg:inst8\|gen_pll:gen_pll_inst\"" {  } { { "vpg_source/vpg.v" "gen_pll_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249856917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\"" {  } { { "vpg_source/gen_pll.v" "altpll_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\"" {  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249857021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 81 " "Parameter \"clk0_multiply_by\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=gen_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=gen_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Left_Right " "Parameter \"pll_type\" = \"Left_Right\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file gen_pll.mif " "Parameter \"scan_chain_mif_file\" = \"gen_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857027 ""}  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249857027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gen_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/gen_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll_altpll " "Found entity 1: gen_pll_altpll" {  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249857135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249857135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll_altpll vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated " "Elaborating entity \"gen_pll_altpll\" for hierarchy \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig vpg:inst8\|pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\"" {  } { { "vpg_source/vpg.v" "pll_reconfig_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_pllrcfg_dv21 vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component " "Elaborating entity \"pll_reconfig_pllrcfg_dv21\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\"" {  } { { "vpg_source/pll_reconfig.v" "pll_reconfig_pllrcfg_dv21_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\"" {  } { { "vpg_source/pll_reconfig.v" "altsyncram4" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 367 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249857244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857244 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 367 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249857244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5751.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5751.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5751 " "Found entity 1: altsyncram_5751" {  } { { "db/altsyncram_5751.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_5751.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249857344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249857344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5751 vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\|altsyncram_5751:auto_generated " "Elaborating entity \"altsyncram_5751\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\|altsyncram_5751:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\"" {  } { { "vpg_source/pll_reconfig.v" "add_sub5" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1019 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249857407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857407 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1019 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249857407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nna " "Found entity 1: add_sub_nna" {  } { { "db/add_sub_nna.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/add_sub_nna.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249857501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249857501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nna vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\|add_sub_nna:auto_generated " "Elaborating entity \"add_sub_nna\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\|add_sub_nna:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\"" {  } { { "vpg_source/pll_reconfig.v" "add_sub6" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1042 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249857526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857526 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1042 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249857526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q6a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q6a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q6a " "Found entity 1: add_sub_q6a" {  } { { "db/add_sub_q6a.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/add_sub_q6a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249857635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249857635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q6a vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\|add_sub_q6a:auto_generated " "Elaborating entity \"add_sub_q6a\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\|add_sub_q6a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\"" {  } { { "vpg_source/pll_reconfig.v" "cmpr7" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1066 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249857685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857685 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1066 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249857685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3md " "Found entity 1: cmpr_3md" {  } { { "db/cmpr_3md.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_3md.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249857776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249857776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3md vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\|cmpr_3md:auto_generated " "Elaborating entity \"cmpr_3md\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\|cmpr_3md:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\"" {  } { { "vpg_source/pll_reconfig.v" "cntr1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857847 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1367249857848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249857849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 180 " "Parameter \"lpm_modulus\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249857850 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249857850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9uk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9uk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9uk " "Found entity 1: cntr_9uk" {  } { { "db/cntr_9uk.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_9uk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249857949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249857949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9uk vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\|cntr_9uk:auto_generated " "Elaborating entity \"cntr_9uk\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\|cntr_9uk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249857955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\"" {  } { { "vpg_source/pll_reconfig.v" "cntr13" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858000 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1367249858002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858003 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0hj " "Found entity 1: cntr_0hj" {  } { { "db/cntr_0hj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_0hj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0hj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\|cntr_0hj:auto_generated " "Elaborating entity \"cntr_0hj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\|cntr_0hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\"" {  } { { "vpg_source/pll_reconfig.v" "cntr14" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858127 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1367249858129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858130 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2hj " "Found entity 1: cntr_2hj" {  } { { "db/cntr_2hj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_2hj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2hj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\|cntr_2hj:auto_generated " "Elaborating entity \"cntr_2hj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\|cntr_2hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\"" {  } { { "vpg_source/pll_reconfig.v" "cntr15" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858254 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1367249858256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858257 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vgj " "Found entity 1: cntr_vgj" {  } { { "db/cntr_vgj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_vgj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vgj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\|cntr_vgj:auto_generated " "Elaborating entity \"cntr_vgj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\|cntr_vgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\"" {  } { { "vpg_source/pll_reconfig.v" "cntr2" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858403 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1367249858405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858406 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_faj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_faj " "Found entity 1: cntr_faj" {  } { { "db/cntr_faj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_faj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_faj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\|cntr_faj:auto_generated " "Elaborating entity \"cntr_faj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\|cntr_faj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\"" {  } { { "vpg_source/pll_reconfig.v" "decode11" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1328 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 7 " "Parameter \"lpm_decodes\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858585 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1328 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a8f " "Found entity 1: decode_a8f" {  } { { "db/decode_a8f.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_a8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a8f vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\|decode_a8f:auto_generated " "Elaborating entity \"decode_a8f\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\|decode_a8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_selector vpg:inst8\|rom_selector:rom_selector_inst " "Elaborating entity \"rom_selector\" for hierarchy \"vpg:inst8\|rom_selector:rom_selector_inst\"" {  } { { "vpg_source/vpg.v" "rom_selector_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\"" {  } { { "vpg_source/rom_selector.v" "lpm_mux_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\"" {  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 6 " "Parameter \"lpm_size\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858742 ""}  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aoc vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\|mux_aoc:auto_generated " "Elaborating entity \"mux_aoc\" for hierarchy \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\|mux_aoc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_25 vpg:inst8\|rom_pll_25:rom_pll_25_inst " "Elaborating entity \"rom_pll_25\" for hierarchy \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_25_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_25.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249858875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_25.mif " "Parameter \"init_file\" = \"./vpg_source/gen_25.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249858876 ""}  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249858876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtk1 " "Found entity 1: altsyncram_vtk1" {  } { { "db/altsyncram_vtk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_vtk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249858974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249858974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtk1 vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_vtk1:auto_generated " "Elaborating entity \"altsyncram_vtk1\" for hierarchy \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_vtk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249858980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_27 vpg:inst8\|rom_pll_27:rom_pll_27_inst " "Elaborating entity \"rom_pll_27\" for hierarchy \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_27_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_27.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249859018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_27.mif " "Parameter \"init_file\" = \"./vpg_source/gen_27.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859019 ""}  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249859019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1uk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1uk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1uk1 " "Found entity 1: altsyncram_1uk1" {  } { { "db/altsyncram_1uk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_1uk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249859118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1uk1 vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_1uk1:auto_generated " "Elaborating entity \"altsyncram_1uk1\" for hierarchy \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_1uk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_65 vpg:inst8\|rom_pll_65:rom_pll_65_inst " "Elaborating entity \"rom_pll_65\" for hierarchy \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_65_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_65.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249859162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_65.mif " "Parameter \"init_file\" = \"./vpg_source/gen_65.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859164 ""}  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249859164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3uk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3uk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3uk1 " "Found entity 1: altsyncram_3uk1" {  } { { "db/altsyncram_3uk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_3uk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249859261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3uk1 vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_3uk1:auto_generated " "Elaborating entity \"altsyncram_3uk1\" for hierarchy \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_3uk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_108 vpg:inst8\|rom_pll_108:rom_pll_108_inst " "Elaborating entity \"rom_pll_108\" for hierarchy \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_108_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_108.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249859307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_108.mif " "Parameter \"init_file\" = \"./vpg_source/gen_108.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859309 ""}  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249859309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvk1 " "Found entity 1: altsyncram_hvk1" {  } { { "db/altsyncram_hvk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_hvk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249859407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvk1 vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_hvk1:auto_generated " "Elaborating entity \"altsyncram_hvk1\" for hierarchy \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_hvk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_148 vpg:inst8\|rom_pll_148:rom_pll_148_inst " "Elaborating entity \"rom_pll_148\" for hierarchy \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_148_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_148.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249859456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_148.mif " "Parameter \"init_file\" = \"./vpg_source/gen_148.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859458 ""}  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249859458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvk1 " "Found entity 1: altsyncram_lvk1" {  } { { "db/altsyncram_lvk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_lvk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249859557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lvk1 vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_lvk1:auto_generated " "Elaborating entity \"altsyncram_lvk1\" for hierarchy \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_lvk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_162 vpg:inst8\|rom_pll_162:rom_pll_162_inst " "Elaborating entity \"rom_pll_162\" for hierarchy \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_162_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_162.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249859606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_162.mif " "Parameter \"init_file\" = \"./vpg_source/gen_162.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859607 ""}  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249859607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivk1 " "Found entity 1: altsyncram_ivk1" {  } { { "db/altsyncram_ivk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_ivk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249859706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivk1 vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_ivk1:auto_generated " "Elaborating entity \"altsyncram_ivk1\" for hierarchy \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_ivk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator vpg:inst8\|vga_time_generator:vga_time_generator_inst " "Elaborating entity \"vga_time_generator\" for hierarchy \"vpg:inst8\|vga_time_generator:vga_time_generator_inst\"" {  } { { "vpg_source/vpg.v" "vga_time_generator_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(338) " "Verilog HDL assignment warning at vga_time_generator.v(338): truncated value with size 32 to match size of target (12)" {  } { { "vpg_source/vga_time_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vga_time_generator.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367249859732 "|cmv4000design|vpg:inst8|vga_time_generator:vga_time_generator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_gen vpg:inst8\|pattern_gen:pattern_gen_inst " "Elaborating entity \"pattern_gen\" for hierarchy \"vpg:inst8\|pattern_gen:pattern_gen_inst\"" {  } { { "vpg_source/vpg.v" "pattern_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_scale pattern_gen.v(84) " "Verilog HDL or VHDL warning at pattern_gen.v(84): object \"y_scale\" assigned a value but never read" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249859740 "|cmv4000design|vpg:inst8|pattern_gen:pattern_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 pattern_gen.v(74) " "Verilog HDL assignment warning at pattern_gen.v(74): truncated value with size 12 to match size of target (8)" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367249859740 "|cmv4000design|vpg:inst8|pattern_gen:pattern_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "push_button.v 1 1 " "Using design file push_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 push_button " "Found entity 1: push_button" {  } { { "push_button.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/push_button.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1367249859759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push_button push_button:inst4 " "Elaborating entity \"push_button\" for hierarchy \"push_button:inst4\"" {  } { { "cmv4000design.bdf" "inst4" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 472 -1096 -864 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_EDID WRITE_EDID:inst11 " "Elaborating entity \"WRITE_EDID\" for hierarchy \"WRITE_EDID:inst11\"" {  } { { "cmv4000design.bdf" "inst11" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 624 1096 1384 784 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst3 " "Elaborating entity \"pll\" for hierarchy \"pll:inst3\"" {  } { { "cmv4000design.bdf" "inst3" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -400 32 296 -208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249859820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 500 " "Parameter \"clk2_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK3 " "Parameter \"compensate_clock\" = \"CLK3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249859827 ""}  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249859827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249859935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_sync_controller lvds_sync_controller:inst9 " "Elaborating entity \"lvds_sync_controller\" for hierarchy \"lvds_sync_controller:inst9\"" {  } { { "cmv4000design.bdf" "inst9" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -208 -560 -264 -32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ButtonxS lvds_sync_controller.vhd(61) " "Verilog HDL or VHDL warning at lvds_sync_controller.vhd(61): object \"ButtonxS\" assigned a value but never read" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249859956 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AlignxDP lvds_sync_controller.vhd(96) " "Verilog HDL or VHDL warning at lvds_sync_controller.vhd(96): object \"AlignxDP\" assigned a value but never read" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249859956 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AlignxDN lvds_sync_controller.vhd(96) " "VHDL Signal Declaration warning at lvds_sync_controller.vhd(96): used implicit default value for signal \"AlignxDN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1367249859957 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FrameReqInxS lvds_sync_controller.vhd(239) " "VHDL Process Statement warning at lvds_sync_controller.vhd(239): signal \"FrameReqInxS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1367249859957 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "lvdsrx.vhd 2 1 " "Using design file lvdsrx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvdsrx-SYN " "Found design unit 1: lvdsrx-SYN" {  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249859973 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvdsrx " "Found entity 1: lvdsrx" {  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249859973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1367249859973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvdsrx lvdsrx:inst7 " "Elaborating entity \"lvdsrx\" for hierarchy \"lvdsrx:inst7\"" {  } { { "cmv4000design.bdf" "inst7" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249859981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "lvdsrx.vhd" "ALTLVDS_RX_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249860078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 10 " "Parameter \"data_align_rollover\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 400.0 Mbps " "Parameter \"data_rate\" = \"400.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 5000 " "Parameter \"inclock_period\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 400 " "Parameter \"input_data_rate\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvdsrx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvdsrx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 5 " "Parameter \"number_of_channels\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_USED " "Parameter \"port_rx_channel_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg RISING_EDGE " "Parameter \"rx_align_data_reg\" = \"RISING_EDGE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860083 ""}  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249860083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvdsrx_lvds_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/lvdsrx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvdsrx_altclkctrl " "Found entity 1: lvdsrx_altclkctrl" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249860187 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvdsrx_lvds_rx " "Found entity 2: lvdsrx_lvds_rx" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249860187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249860187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvdsrx_lvds_rx lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated " "Elaborating entity \"lvdsrx_lvds_rx\" for hierarchy \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock_sync lvdsrx_lvds_rx.v(102) " "Verilog HDL or VHDL warning at lvdsrx_lvds_rx.v(102): object \"pll_lock_sync\" assigned a value but never read" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249860198 "|cmv4000design|lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvdsrx_altclkctrl lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|lvdsrx_altclkctrl:rx_outclock_buf " "Elaborating entity \"lvdsrx_altclkctrl\" for hierarchy \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|lvdsrx_altclkctrl:rx_outclock_buf\"" {  } { { "db/lvdsrx_lvds_rx.v" "rx_outclock_buf" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect lvdsrx_lvds_rx.v(48) " "Verilog HDL or VHDL warning at lvdsrx_lvds_rx.v(48): object \"clkselect\" assigned a value but never read" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249860209 "|cmv4000design|lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated|lvdsrx_altclkctrl:rx_outclock_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS DE4_QSYS:inst " "Elaborating entity \"DE4_QSYS\" for hierarchy \"DE4_QSYS:inst\"" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_onchip_memory DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory " "Elaborating entity \"DE4_QSYS_onchip_memory\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249860453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_onchip_memory.hex " "Parameter \"init_file\" = \"DE4_QSYS_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249860454 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249860454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41n1 " "Found entity 1: altsyncram_41n1" {  } { { "db/altsyncram_41n1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_41n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249860634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249860634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41n1 DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated " "Elaborating entity \"altsyncram_41n1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpa " "Found entity 1: decode_gpa" {  } { { "db/decode_gpa.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_gpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249860738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249860738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpa DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3 " "Elaborating entity \"decode_gpa\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3\"" {  } { { "db/altsyncram_41n1.tdf" "decode3" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_41n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlb " "Found entity 1: mux_dlb" {  } { { "db/mux_dlb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_dlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249860837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249860837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlb DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2 " "Elaborating entity \"mux_dlb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2\"" {  } { { "db/altsyncram_41n1.tdf" "mux2" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_41n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249860988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_pll0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_pll0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "pll0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861014 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models DE4_QSYS_mem_if_ddr2_emif_pll0.sv(177) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(177): Using Regular pll emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 177 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1367249861017 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborating entity \"altpll\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "upll_memphy" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249861051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 625 " "Parameter \"clk2_phase_shift\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 3750 " "Parameter \"clk3_phase_shift\" = \"3750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 2 " "Parameter \"clk5_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_divide_by 2 " "Parameter \"clk6_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_duty_cycle 50 " "Parameter \"clk6_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_multiply_by 1 " "Parameter \"clk6_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_phase_shift 0 " "Parameter \"clk6_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_USED " "Parameter \"port_clk6\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861059 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249861059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_rsc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_rsc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_rsc3 " "Found entity 1: altpll_rsc3" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249861166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249861166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_rsc3 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated " "Elaborating entity \"altpll_rsc3\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "p0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861184 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models DE4_QSYS_mem_if_ddr2_emif_p0.sv(355) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_p0.sv(355): Using Regular core emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 355 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1367249861196 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_memphy DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_memphy\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "umemphy" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "ureset" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_afi_clk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uaddr_cmd_datapath" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uwrite_datapath" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "oct_ena_source_extender" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "afi_wdata_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "afi_dm_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uread_datapath" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "uvalid_select" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249861802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861802 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249861802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r9f " "Found entity 1: decode_r9f" {  } { { "db/decode_r9f.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_r9f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249861897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249861897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r9f DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_r9f:auto_generated " "Elaborating entity \"decode_r9f\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_r9f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "read_buffering\[0\].read_subgroup\[0\].uread_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "uread_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249861991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249861993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249861993 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249861993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tpc " "Found entity 1: mux_tpc" {  } { { "db/mux_tpc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_tpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249862087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249862087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tpc DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated " "Elaborating entity \"mux_tpc\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249862094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uio_pads" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "uaddress_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 204 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249863124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 14 " "Parameter \"width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863126 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 204 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249863126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_vef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_vef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_vef " "Found entity 1: ddio_out_vef" {  } { { "db/ddio_out_vef.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_vef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249863220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249863220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_vef DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated " "Elaborating entity \"ddio_out_vef\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ubank_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 229 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249863248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863249 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 229 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249863249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_ddf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_ddf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_ddf " "Found entity 1: ddio_out_ddf" {  } { { "db/ddio_out_ddf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_ddf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249863343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249863343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_ddf DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated " "Elaborating entity \"ddio_out_ddf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249863369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863370 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249863370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mdf " "Found entity 1: ddio_out_mdf" {  } { { "db/ddio_out_mdf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_mdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249863464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249863464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mdf DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated " "Elaborating entity \"ddio_out_mdf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucke_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 277 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249863491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863492 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 277 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249863492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bdf " "Found entity 1: ddio_out_bdf" {  } { { "db/ddio_out_bdf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_bdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249863585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249863585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bdf DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated " "Elaborating entity \"ddio_out_bdf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 403 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249863695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249863696 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 403 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249863696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_9ve " "Found entity 1: ddio_out_9ve" {  } { { "db/ddio_out_9ve.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_9ve.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249863789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249863789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_9ve DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_9ve:auto_generated " "Elaborating entity \"ddio_out_9ve\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_9ve:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_ddio_3reg_stratixiv DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_ddio_3reg_stratixiv\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249863855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddrx DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0 " "Elaborating entity \"afi_mux_ddrx\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "m0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "s0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249864250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864252 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249864252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ukm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ukm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ukm1 " "Found entity 1: altsyncram_ukm1" {  } { { "db/altsyncram_ukm1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_ukm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249864392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249864392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ukm1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ukm1:auto_generated " "Elaborating entity \"altsyncram_ukm1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ukm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249864546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864548 ""}  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249864548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_r7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_r7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_r7s1 " "Found entity 1: dpram_r7s1" {  } { { "db/dpram_r7s1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dpram_r7s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249864651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249864651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_r7s1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_r7s1:auto_generated " "Elaborating entity \"dpram_r7s1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_r7s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_wrapper DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_siii_wrapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_phase_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_siii_phase_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_reg_file_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249864725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864727 ""}  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249864727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k232 " "Found entity 1: altsyncram_k232" {  } { { "db/altsyncram_k232.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_k232.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249864835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249864835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k232 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_k232:auto_generated " "Elaborating entity \"altsyncram_k232\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_k232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_data_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr2 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_rw_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "rw_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249864950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249864956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249864958 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249864958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_es12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_es12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_es12 " "Found entity 1: altsyncram_es12" {  } { { "db/altsyncram_es12.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_es12.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249865069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249865069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_es12 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated " "Elaborating entity \"altsyncram_es12\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_goa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_goa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_goa " "Found entity 1: decode_goa" {  } { { "db/decode_goa.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_goa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249865169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249865169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_goa DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|decode_goa:wr_decode " "Elaborating entity \"decode_goa\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|decode_goa:wr_decode\"" {  } { { "db/altsyncram_es12.tdf" "wr_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_es12.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249865267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249865267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|mux_akb:rd_mux " "Elaborating entity \"mux_akb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|mux_akb:rd_mux\"" {  } { { "db/altsyncram_es12.tdf" "rd_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_es12.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249865394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865396 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249865396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fl32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fl32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fl32 " "Found entity 1: altsyncram_fl32" {  } { { "db/altsyncram_fl32.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_fl32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249865507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249865507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fl32 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_fl32:auto_generated " "Elaborating entity \"altsyncram_fl32\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_fl32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249865631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865633 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249865633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ev1 " "Found entity 1: altsyncram_0ev1" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0ev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249865741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249865741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ev1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated " "Elaborating entity \"altsyncram_0ev1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249865883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249865890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249865892 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249865892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gev1 " "Found entity 1: altsyncram_gev1" {  } { { "db/altsyncram_gev1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_gev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249865994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249865994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gev1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated " "Elaborating entity \"altsyncram_gev1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249866098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3328 " "Parameter \"maximum_depth\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3328 " "Parameter \"numwords_a\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249866100 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249866100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ro1 " "Found entity 1: altsyncram_0ro1" {  } { { "db/altsyncram_0ro1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0ro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249866240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249866240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ro1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_0ro1:auto_generated " "Elaborating entity \"altsyncram_0ro1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_0ro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem_s1_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rst_controller" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_mux_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_demux_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "irq_mapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_c0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_c0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "c0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr2_controller_core DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr2_controller_core\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "ng0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_mem_ddrx_controller.v(1020) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1020): truncated value with size 32 to match size of target (16)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367249866793 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_mem_ddrx_controller.v(1021) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1021): truncated value with size 32 to match size of target (16)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367249866793 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249866969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249867196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867198 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249867198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlv1 " "Found entity 1: altsyncram_tlv1" {  } { { "db/altsyncram_tlv1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_tlv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249867401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249867401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlv1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated " "Elaborating entity \"altsyncram_tlv1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249867459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867461 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249867461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_piv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_piv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_piv1 " "Found entity 1: altsyncram_piv1" {  } { { "db/altsyncram_piv1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_piv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249867572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249867572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_piv1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated " "Elaborating entity \"altsyncram_piv1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249867953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249867957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 292 " "Parameter \"lpm_width\" = \"292\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249867958 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249867958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jka1 " "Found entity 1: scfifo_jka1" {  } { { "db/scfifo_jka1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_jka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249868053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249868053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jka1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated " "Elaborating entity \"scfifo_jka1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249868059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sv91 " "Found entity 1: a_dpfifo_sv91" {  } { { "db/a_dpfifo_sv91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249868083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249868083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sv91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo " "Elaborating entity \"a_dpfifo_sv91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\"" {  } { { "db/scfifo_jka1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_jka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249868090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9k1 " "Found entity 1: altsyncram_k9k1" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_k9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249868695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249868695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram " "Elaborating entity \"altsyncram_k9k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\"" {  } { { "db/a_dpfifo_sv91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249868703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249868807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249868807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sv91.tdf" "almost_full_comparer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249868814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison\"" {  } { { "db/a_dpfifo_sv91.tdf" "three_comparison" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249868826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkb " "Found entity 1: cntr_pkb" {  } { { "db/cntr_pkb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_pkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249868919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249868919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pkb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb " "Elaborating entity \"cntr_pkb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sv91.tdf" "rd_ptr_msb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249868927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_6l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter " "Elaborating entity \"cntr_6l7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter\"" {  } { { "db/a_dpfifo_sv91.tdf" "usedw_counter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_qkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr " "Elaborating entity \"cntr_qkb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr\"" {  } { { "db/a_dpfifo_sv91.tdf" "wr_ptr" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249869236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249869238 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249869238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kka1 " "Found entity 1: scfifo_kka1" {  } { { "db/scfifo_kka1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_kka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kka1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated " "Elaborating entity \"scfifo_kka1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tv91 " "Found entity 1: a_dpfifo_tv91" {  } { { "db/a_dpfifo_tv91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tv91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo " "Elaborating entity \"a_dpfifo_tv91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\"" {  } { { "db/scfifo_kka1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_kka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9k1 " "Found entity 1: altsyncram_m9k1" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_m9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram " "Elaborating entity \"altsyncram_m9k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\"" {  } { { "db/a_dpfifo_tv91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tv91.tdf" "almost_full_comparer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison\"" {  } { { "db/a_dpfifo_tv91.tdf" "three_comparison" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_rkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb " "Elaborating entity \"cntr_rkb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tv91.tdf" "rd_ptr_msb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_8l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter " "Elaborating entity \"cntr_8l7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter\"" {  } { { "db/a_dpfifo_tv91.tdf" "usedw_counter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_skb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249869969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249869969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr " "Elaborating entity \"cntr_skb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr\"" {  } { { "db/a_dpfifo_tv91.tdf" "wr_ptr" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249869977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249870059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870061 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249870061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ja1 " "Found entity 1: scfifo_7ja1" {  } { { "db/scfifo_7ja1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_7ja1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ja1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated " "Elaborating entity \"scfifo_7ja1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gu91 " "Found entity 1: a_dpfifo_gu91" {  } { { "db/a_dpfifo_gu91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gu91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo " "Elaborating entity \"a_dpfifo_gu91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\"" {  } { { "db/scfifo_7ja1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_7ja1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6k1 " "Found entity 1: altsyncram_s6k1" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_s6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram " "Elaborating entity \"altsyncram_s6k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\"" {  } { { "db/a_dpfifo_gu91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dp8 " "Found entity 1: cmpr_dp8" {  } { { "db/cmpr_dp8.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_dp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gu91.tdf" "almost_full_comparer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison\"" {  } { { "db/a_dpfifo_gu91.tdf" "three_comparison" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_7l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter " "Elaborating entity \"cntr_7l7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter\"" {  } { { "db/a_dpfifo_gu91.tdf" "usedw_counter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249870706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249870708 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249870708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dka1 " "Found entity 1: scfifo_dka1" {  } { { "db/scfifo_dka1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_dka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dka1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated " "Elaborating entity \"scfifo_dka1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mv91 " "Found entity 1: a_dpfifo_mv91" {  } { { "db/a_dpfifo_mv91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_mv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mv91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo " "Elaborating entity \"a_dpfifo_mv91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\"" {  } { { "db/scfifo_dka1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_dka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89k1 " "Found entity 1: altsyncram_89k1" {  } { { "db/altsyncram_89k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_89k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249870952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249870952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram " "Elaborating entity \"altsyncram_89k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\"" {  } { { "db/a_dpfifo_mv91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_mv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249870960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249871067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 257 " "Parameter \"width_a\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 257 " "Parameter \"width_b\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249871069 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249871069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sv1 " "Found entity 1: altsyncram_9sv1" {  } { { "db/altsyncram_9sv1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_9sv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249871589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249871589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9sv1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated " "Elaborating entity \"altsyncram_9sv1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "a0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249871846 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_stratixiv DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0 " "Elaborating entity \"altera_mem_if_oct_stratixiv\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "oct0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_stratixiv DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0 " "Elaborating entity \"altera_mem_if_dll_stratixiv\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "dll0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE4_QSYS_nios2_qsys\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_test_bench DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_test_bench" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 6016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_data_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_data" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249871995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249872000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872002 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249872002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jn1 " "Found entity 1: altsyncram_4jn1" {  } { { "db/altsyncram_4jn1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_4jn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249872145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249872145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jn1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated " "Elaborating entity \"altsyncram_4jn1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_tag_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_tag" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249872188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872189 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249872189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bor1 " "Found entity 1: altsyncram_bor1" {  } { { "db/altsyncram_bor1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_bor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249872312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249872312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bor1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bor1:auto_generated " "Elaborating entity \"altsyncram_bor1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_bht_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht " "Elaborating entity \"DE4_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_bht" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249872387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872389 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249872389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cr1 " "Found entity 1: altsyncram_0cr1" {  } { { "db/altsyncram_0cr1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0cr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249872490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249872490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0cr1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated " "Elaborating entity \"altsyncram_0cr1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_a_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_a" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249872542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872544 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249872544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qq1 " "Found entity 1: altsyncram_0qq1" {  } { { "db/altsyncram_0qq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249872691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249872691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qq1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated " "Elaborating entity \"altsyncram_0qq1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_b_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_b" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249872805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249872807 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249872807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qq1 " "Found entity 1: altsyncram_1qq1" {  } { { "db/altsyncram_1qq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_1qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249872954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249872954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qq1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated " "Elaborating entity \"altsyncram_1qq1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249872960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_tag_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_tag" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249873063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873064 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249873064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0r1 " "Found entity 1: altsyncram_k0r1" {  } { { "db/altsyncram_k0r1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_k0r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249873195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249873195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0r1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated " "Elaborating entity \"altsyncram_k0r1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_data_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_data" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249873287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873289 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249873289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdp1 " "Found entity 1: altsyncram_cdp1" {  } { { "db/altsyncram_cdp1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_cdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249873438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249873438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdp1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated " "Elaborating entity \"altsyncram_cdp1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_victim_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_victim" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249873482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873484 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249873484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249873626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249873626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_mult_cell DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE4_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_mult_cell" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborating entity \"altmult_add\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249873741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR1 " "Parameter \"rotate_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK1 " "Parameter \"rotate_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode VARIABLE " "Parameter \"shift_mode\" = \"VARIABLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR1 " "Parameter \"shift_right_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK1 " "Parameter \"shift_right_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873745 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249873745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_d1h3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_d1h3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_d1h3 " "Found entity 1: mult_add_d1h3" {  } { { "db/mult_add_d1h3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mult_add_d1h3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249873849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249873849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_d1h3 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated " "Elaborating entity \"mult_add_d1h3\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_debug DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_debug" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_ocimem DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_ocimem" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249873912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249873919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249873922 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249873922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4oi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4oi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4oi2 " "Found entity 1: altsyncram_4oi2" {  } { { "db/altsyncram_4oi2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_4oi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249874090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249874090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4oi2 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated " "Elaborating entity \"altsyncram_4oi2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_avalon_reg DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_avalon_reg" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_break DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_break" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_xbrk DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dbrk DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_itrace DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dtrace DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_td_mode DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifo DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_oci_test_bench DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_oci_test_bench" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_pib DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_pib" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_im DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_im" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249874294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874296 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249874296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9a2 " "Found entity 1: altsyncram_o9a2" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249874465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249874465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9a2 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated " "Elaborating entity \"altsyncram_o9a2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_tck DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249874531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874532 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249874532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE4_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249874590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874591 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249874591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874597 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1367249874601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE4_QSYS_jtag_uart\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_w DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_w" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "wfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249874671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249874672 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249874672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e691 " "Found entity 1: scfifo_e691" {  } { { "db/scfifo_e691.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_e691.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249874768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249874768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e691 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated " "Elaborating entity \"scfifo_e691\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lc91 " "Found entity 1: a_dpfifo_lc91" {  } { { "db/a_dpfifo_lc91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249874796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249874796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lc91 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo " "Elaborating entity \"a_dpfifo_lc91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\"" {  } { { "db/scfifo_e691.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_e691.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249874824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249874824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_lc91.tdf" "fifo_state" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_al7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249874927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249874927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249874936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_i091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_i091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_i091 " "Found entity 1: dpram_i091" {  } { { "db/dpram_i091.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dpram_i091.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249875031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249875031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_i091 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram " "Elaborating entity \"dpram_i091\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\"" {  } { { "db/a_dpfifo_lc91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcs1 " "Found entity 1: altsyncram_mcs1" {  } { { "db/altsyncram_mcs1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_mcs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249875146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249875146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcs1 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1 " "Elaborating entity \"altsyncram_mcs1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1\"" {  } { { "db/dpram_i091.tdf" "altsyncram1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dpram_i091.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_ukb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249875250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249875250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lc91.tdf" "rd_ptr_count" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_r DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_r" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "DE4_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249875503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875504 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249875504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_sysid DE4_QSYS:inst\|DE4_QSYS_sysid:sysid " "Elaborating entity \"DE4_QSYS_sysid\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_sysid:sysid\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_timer DE4_QSYS:inst\|DE4_QSYS_timer:timer " "Elaborating entity \"DE4_QSYS_timer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_timer:timer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_led DE4_QSYS:inst\|DE4_QSYS_led:led " "Elaborating entity \"DE4_QSYS_led\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_led:led\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_button DE4_QSYS:inst\|DE4_QSYS_button:button " "Elaborating entity \"DE4_QSYS_button\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_button:button\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(175) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367249875545 "|cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(177) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367249875546 "|cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_spi_2 DE4_QSYS:inst\|DE4_QSYS_spi_2:spi_2 " "Elaborating entity \"DE4_QSYS_spi_2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_spi_2:spi_2\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "spi_2" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera_Interface_block DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0 " "Elaborating entity \"Camera_Interface_block\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "camera_interface_block_0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "camera_master_part.vhd 2 1 " "Using design file camera_master_part.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Master_part-arch " "Found design unit 1: Camera_Master_part-arch" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249875683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Master_part " "Found entity 1: Camera_Master_part" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249875683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1367249875683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_master_part DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1 " "Elaborating entity \"camera_master_part\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\"" {  } { { "DE4_QSYS/synthesis/submodules/Camera_Interface_block.vhd" "b2v_inst1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Camera_Interface_block.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrfull3 camera_master_part.vhd(65) " "Verilog HDL or VHDL warning at camera_master_part.vhd(65): object \"wrfull3\" assigned a value but never read" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249875698 "|cmv4000design|DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|camera_master_part:b2v_inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrfull5 camera_master_part.vhd(65) " "Verilog HDL or VHDL warning at camera_master_part.vhd(65): object \"wrfull5\" assigned a value but never read" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367249875698 "|cmv4000design|DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|camera_master_part:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifocamera DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1 " "Elaborating entity \"fifocamera\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\"" {  } { { "camera_master_part.vhd" "fifo1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\"" {  } { { "fifocamera.vhd" "dcfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\"" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249875853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249875855 ""}  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249875855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4gq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4gq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4gq1 " "Found entity 1: dcfifo_4gq1" {  } { { "db/dcfifo_4gq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249875960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249875960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4gq1 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated " "Elaborating entity \"dcfifo_4gq1\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249875967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_4fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_4fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_4fb " "Found entity 1: a_gray2bin_4fb" {  } { { "db/a_gray2bin_4fb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_gray2bin_4fb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249875994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249875994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_4fb DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|a_gray2bin_4fb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_4fb\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|a_gray2bin_4fb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4gq1.tdf" "rdptr_g_gray2bin" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_347.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_347.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_347 " "Found entity 1: a_graycounter_347" {  } { { "db/a_graycounter_347.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_graycounter_347.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_347 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|a_graycounter_347:rdptr_g1p " "Elaborating entity \"a_graycounter_347\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|a_graycounter_347:rdptr_g1p\"" {  } { { "db/dcfifo_4gq1.tdf" "rdptr_g1p" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vhc " "Found entity 1: a_graycounter_vhc" {  } { { "db/a_graycounter_vhc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_graycounter_vhc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vhc DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|a_graycounter_vhc:wrptr_g1p " "Elaborating entity \"a_graycounter_vhc\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|a_graycounter_vhc:wrptr_g1p\"" {  } { { "db/dcfifo_4gq1.tdf" "wrptr_g1p" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp71 " "Found entity 1: altsyncram_sp71" {  } { { "db/altsyncram_sp71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_sp71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sp71 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|altsyncram_sp71:fifo_ram " "Elaborating entity \"altsyncram_sp71\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|altsyncram_sp71:fifo_ram\"" {  } { { "db/dcfifo_4gq1.tdf" "fifo_ram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_4gq1.tdf" "rs_brp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_smd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_smd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_smd " "Found entity 1: alt_synch_pipe_smd" {  } { { "db/alt_synch_pipe_smd.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_smd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_smd DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_smd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_smd\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_smd:rs_dgwp\"" {  } { { "db/dcfifo_4gq1.tdf" "rs_dgwp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uf9 " "Found entity 1: dffpipe_uf9" {  } { { "db/dffpipe_uf9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_uf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uf9 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_smd:rs_dgwp\|dffpipe_uf9:dffpipe13 " "Elaborating entity \"dffpipe_uf9\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_smd:rs_dgwp\|dffpipe_uf9:dffpipe13\"" {  } { { "db/alt_synch_pipe_smd.tdf" "dffpipe13" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_smd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_4gq1.tdf" "wraclr" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tmd " "Found entity 1: alt_synch_pipe_tmd" {  } { { "db/alt_synch_pipe_tmd.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_tmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tmd DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_tmd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tmd\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_tmd:ws_dgrp\"" {  } { { "db/dcfifo_4gq1.tdf" "ws_dgrp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vf9 " "Found entity 1: dffpipe_vf9" {  } { { "db/dffpipe_vf9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_vf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vf9 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_tmd:ws_dgrp\|dffpipe_vf9:dffpipe24 " "Elaborating entity \"dffpipe_vf9\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|alt_synch_pipe_tmd:ws_dgrp\|dffpipe_vf9:dffpipe24\"" {  } { { "db/alt_synch_pipe_tmd.tdf" "dffpipe24" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_tmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_936.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_936.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_936 " "Found entity 1: cmpr_936" {  } { { "db/cmpr_936.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_936.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_936 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|cmpr_936:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_936\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|cmpr_936:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4gq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_836.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_836 " "Found entity 1: cmpr_836" {  } { { "db/cmpr_836.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_836.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_836 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|cmpr_836:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_836\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|cmpr_836:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_4gq1.tdf" "rdempty_eq_comp1_msb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gv7 " "Found entity 1: mux_gv7" {  } { { "db/mux_gv7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_gv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249876926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249876926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gv7 DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|mux_gv7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_gv7\" for hierarchy \"DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|camera_master_part:b2v_inst1\|fifocamera:fifo1\|dcfifo:dcfifo_component\|dcfifo_4gq1:auto_generated\|mux_gv7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4gq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_4gq1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249876934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stored_Pixel_Interface_block DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0 " "Elaborating entity \"Stored_Pixel_Interface_block\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "stored_interface_block_0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stored_master.vhd 2 1 " "Using design file stored_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stored_Master-arch " "Found design unit 1: Stored_Master-arch" {  } { { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367249877584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stored_Master " "Found entity 1: Stored_Master" {  } { { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249877584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1367249877584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stored_master DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst " "Elaborating entity \"stored_master\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "b2v_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\"" {  } { { "stored_master.vhd" "fifo1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "dcfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249877693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249877694 ""}  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249877694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mhq1 " "Found entity 1: dcfifo_mhq1" {  } { { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249877800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249877800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mhq1 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated " "Elaborating entity \"dcfifo_mhq1\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6fb " "Found entity 1: a_gray2bin_6fb" {  } { { "db/a_gray2bin_6fb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_gray2bin_6fb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249877830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249877830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6fb DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|a_gray2bin_6fb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6fb\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|a_gray2bin_6fb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_mhq1.tdf" "wrptr_g_gray2bin" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_547.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_547.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_547 " "Found entity 1: a_graycounter_547" {  } { { "db/a_graycounter_547.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_graycounter_547.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249877943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249877943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_547 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|a_graycounter_547:rdptr_g1p " "Elaborating entity \"a_graycounter_547\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|a_graycounter_547:rdptr_g1p\"" {  } { { "db/dcfifo_mhq1.tdf" "rdptr_g1p" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249877951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1ic " "Found entity 1: a_graycounter_1ic" {  } { { "db/a_graycounter_1ic.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_graycounter_1ic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1ic DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|a_graycounter_1ic:wrptr_g1p " "Elaborating entity \"a_graycounter_1ic\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|a_graycounter_1ic:wrptr_g1p\"" {  } { { "db/dcfifo_mhq1.tdf" "wrptr_g1p" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0q71 " "Found entity 1: altsyncram_0q71" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0q71 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram " "Elaborating entity \"altsyncram_0q71\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\"" {  } { { "db/dcfifo_mhq1.tdf" "fifo_ram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_imd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_imd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_imd " "Found entity 1: alt_synch_pipe_imd" {  } { { "db/alt_synch_pipe_imd.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_imd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_imd DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_imd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_imd\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_imd:rs_dgwp\"" {  } { { "db/dcfifo_mhq1.tdf" "rs_dgwp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jf9 " "Found entity 1: dffpipe_jf9" {  } { { "db/dffpipe_jf9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_jf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jf9 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_imd:rs_dgwp\|dffpipe_jf9:dffpipe12 " "Elaborating entity \"dffpipe_jf9\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_imd:rs_dgwp\|dffpipe_jf9:dffpipe12\"" {  } { { "db/alt_synch_pipe_imd.tdf" "dffpipe12" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_imd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kf9 " "Found entity 1: dffpipe_kf9" {  } { { "db/dffpipe_kf9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_kf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kf9 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|dffpipe_kf9:ws_brp " "Elaborating entity \"dffpipe_kf9\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|dffpipe_kf9:ws_brp\"" {  } { { "db/dcfifo_mhq1.tdf" "ws_brp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jmd " "Found entity 1: alt_synch_pipe_jmd" {  } { { "db/alt_synch_pipe_jmd.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_jmd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jmd DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_jmd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jmd\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_jmd:ws_dgrp\"" {  } { { "db/dcfifo_mhq1.tdf" "ws_dgrp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lf9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_lf9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lf9 " "Found entity 1: dffpipe_lf9" {  } { { "db/dffpipe_lf9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_lf9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lf9 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_jmd:ws_dgrp\|dffpipe_lf9:dffpipe16 " "Elaborating entity \"dffpipe_lf9\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|alt_synch_pipe_jmd:ws_dgrp\|dffpipe_lf9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jmd.tdf" "dffpipe16" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_jmd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a36.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a36.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a36 " "Found entity 1: cmpr_a36" {  } { { "db/cmpr_a36.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_a36.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249878487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249878487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a36 DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|cmpr_a36:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a36\" for hierarchy \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|stored_master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|cmpr_a36:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mhq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_no_of_cam_channels DE4_QSYS:inst\|DE4_QSYS_no_of_cam_channels:no_of_cam_channels " "Elaborating entity \"DE4_QSYS_no_of_cam_channels\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_no_of_cam_channels:no_of_cam_channels\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "no_of_cam_channels" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_instruction_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_data_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|altera_merlin_master_translator:mm_clock_crossing_bridge_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_translator:mm_clock_crossing_bridge_io_m0_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_m0_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|altera_merlin_master_translator:camera_interface_block_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_translator:camera_interface_block_0_avalon_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "camera_interface_block_0_avalon_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|altera_merlin_master_translator:stored_interface_block_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_translator:stored_interface_block_0_avalon_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "stored_interface_block_0_avalon_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_jtag_debug_module_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:mm_clock_crossing_bridge_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:mm_clock_crossing_bridge_io_s0_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button_s1_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer_s1_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:spi_2_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:spi_2_spi_control_port_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "spi_2_spi_control_port_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid_control_slave_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|altera_merlin_slave_translator:mem_if_ddr2_emif_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_translator:mem_if_ddr2_emif_avl_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|altera_merlin_master_agent:mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_agent:mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|altera_merlin_master_agent:camera_interface_block_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_agent:camera_interface_block_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "camera_interface_block_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|altera_merlin_master_agent:stored_interface_block_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_master_agent:stored_interface_block_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "stored_interface_block_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:inst\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 3035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:inst\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:inst\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:inst\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249878972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router DE4_QSYS:inst\|DE4_QSYS_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_addr_router\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_default_decode DE4_QSYS:inst\|DE4_QSYS_addr_router:addr_router\|DE4_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router:addr_router\|DE4_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_001 DE4_QSYS:inst\|DE4_QSYS_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_addr_router_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_001_default_decode DE4_QSYS:inst\|DE4_QSYS_addr_router_001:addr_router_001\|DE4_QSYS_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router_001:addr_router_001\|DE4_QSYS_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_002 DE4_QSYS:inst\|DE4_QSYS_addr_router_002:addr_router_002 " "Elaborating entity \"DE4_QSYS_addr_router_002\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router_002:addr_router_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_002" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_002_default_decode DE4_QSYS:inst\|DE4_QSYS_addr_router_002:addr_router_002\|DE4_QSYS_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_002_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router_002:addr_router_002\|DE4_QSYS_addr_router_002_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_003 DE4_QSYS:inst\|DE4_QSYS_addr_router_003:addr_router_003 " "Elaborating entity \"DE4_QSYS_addr_router_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router_003:addr_router_003\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_003_default_decode DE4_QSYS:inst\|DE4_QSYS_addr_router_003:addr_router_003\|DE4_QSYS_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_003_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_addr_router_003:addr_router_003\|DE4_QSYS_addr_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router DE4_QSYS:inst\|DE4_QSYS_id_router:id_router " "Elaborating entity \"DE4_QSYS_id_router\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_default_decode DE4_QSYS:inst\|DE4_QSYS_id_router:id_router\|DE4_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router:id_router\|DE4_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_002 DE4_QSYS:inst\|DE4_QSYS_id_router_002:id_router_002 " "Elaborating entity \"DE4_QSYS_id_router_002\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router_002:id_router_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_002" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_002_default_decode DE4_QSYS:inst\|DE4_QSYS_id_router_002:id_router_002\|DE4_QSYS_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_002_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router_002:id_router_002\|DE4_QSYS_id_router_002_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_004 DE4_QSYS:inst\|DE4_QSYS_id_router_004:id_router_004 " "Elaborating entity \"DE4_QSYS_id_router_004\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router_004:id_router_004\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_004" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_004_default_decode DE4_QSYS:inst\|DE4_QSYS_id_router_004:id_router_004\|DE4_QSYS_id_router_004_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_004_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router_004:id_router_004\|DE4_QSYS_id_router_004_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_009 DE4_QSYS:inst\|DE4_QSYS_id_router_009:id_router_009 " "Elaborating entity \"DE4_QSYS_id_router_009\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router_009:id_router_009\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_009" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 4972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_009_default_decode DE4_QSYS:inst\|DE4_QSYS_id_router_009:id_router_009\|DE4_QSYS_id_router_009_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_009_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_id_router_009:id_router_009\|DE4_QSYS_id_router_009_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:inst\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:inst\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter_002" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "burst_adapter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "burst_adapter_002" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249879548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_001 DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_002 DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_002\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_002" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_003 DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_mux DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE4_QSYS_cmd_xbar_mux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 5958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_mux_009 DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux_009:cmd_xbar_mux_009 " "Elaborating entity \"DE4_QSYS_cmd_xbar_mux_009\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux_009:cmd_xbar_mux_009\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_mux_009" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux_009:cmd_xbar_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux_009:cmd_xbar_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux_009:cmd_xbar_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_cmd_xbar_mux_009:cmd_xbar_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux_009 DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_demux_009:rsp_xbar_demux_009 " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux_009\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_demux_009:rsp_xbar_demux_009\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux_009" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux_001 DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux_002 DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux_002\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux_002" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE4_QSYS:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "width_adapter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE4_QSYS:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE4_QSYS:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "width_adapter_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE4_QSYS:inst\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "crosser" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE4_QSYS:inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_irq_mapper DE4_QSYS:inst\|DE4_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_irq_mapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "irq_mapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 7744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "irq_synchronizer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 7755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249880990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249880990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249880990 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249880990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367249880996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE4_QSYS:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1367249880997 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1367249892660 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE4_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3606 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1367249892668 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "memory_mem_cas_n memory_mem_cas_n\[0\] inst " "Port \"memory_mem_cas_n\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"memory_mem_cas_n\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "" 0 -1 1367249894250 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "memory_mem_cke memory_mem_cke\[0\] inst " "Port \"memory_mem_cke\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"memory_mem_cke\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "" 0 -1 1367249894250 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "memory_mem_cs_n memory_mem_cs_n\[0\] inst " "Port \"memory_mem_cs_n\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"memory_mem_cs_n\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "" 0 -1 1367249894251 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "memory_mem_odt memory_mem_odt\[0\] inst " "Port \"memory_mem_odt\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"memory_mem_odt\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "" 0 -1 1367249894251 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "memory_mem_ras_n memory_mem_ras_n\[0\] inst " "Port \"memory_mem_ras_n\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"memory_mem_ras_n\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "" 0 -1 1367249894251 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "memory_mem_we_n memory_mem_we_n\[0\] inst " "Port \"memory_mem_we_n\" in macrofunction \"inst\" has no range declared,the Quartus II software will connect the port to pin \"memory_mem_we_n\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "" 0 -1 1367249894252 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 760 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 790 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 820 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 850 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 880 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 910 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 940 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_mhq1:auto_generated\|altsyncram_0q71:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_0q71.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0q71.tdf" 970 2 0 } } { "db/dcfifo_mhq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_mhq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 100 0 0 } } { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 229 0 0 } } { "DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/Stored_Pixel_Interface_block.vhd" 71 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1622 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|fifo:fifo1|dcfifo:dcfifo_component|dcfifo_mhq1:auto_generated|altsyncram_0q71:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[0\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[1\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[2\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[3\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[4\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[5\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[6\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[7\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[8\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[9\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[10\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[11\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[12\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[13\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[14\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[15\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[16\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[17\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[18\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[19\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[20\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[21\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[22\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[23\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[24\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[25\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[26\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[27\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[28\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[29\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[30\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[31\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[32\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[33\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[34\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[35\] " "Synthesized away node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249904496 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1367249904496 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1367249904496 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_ivk1:auto_generated\|q_a\[0\] " "Synthesized away node \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_ivk1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ivk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_ivk1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 389 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249929021 "|cmv4000design|vpg:inst8|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component|altsyncram_ivk1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_hvk1:auto_generated\|q_a\[0\] " "Synthesized away node \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_hvk1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hvk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_hvk1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 375 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249929021 "|cmv4000design|vpg:inst8|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_hvk1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_3uk1:auto_generated\|q_a\[0\] " "Synthesized away node \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_3uk1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3uk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_3uk1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 367 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249929021 "|cmv4000design|vpg:inst8|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component|altsyncram_3uk1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_1uk1:auto_generated\|q_a\[0\] " "Synthesized away node \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_1uk1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1uk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_1uk1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 360 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249929021 "|cmv4000design|vpg:inst8|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component|altsyncram_1uk1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_vtk1:auto_generated\|q_a\[0\] " "Synthesized away node \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_vtk1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vtk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_vtk1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 353 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249929021 "|cmv4000design|vpg:inst8|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component|altsyncram_vtk1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1367249929021 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1367249929021 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367249973687 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367249973687 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367249973687 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367249973687 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367249973687 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1367249973687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249973919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249973921 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249973921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i8r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i8r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i8r1 " "Found entity 1: altsyncram_i8r1" {  } { { "db/altsyncram_i8r1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_i8r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249974359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249974359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249974403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249974404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sm1 " "Found entity 1: altsyncram_3sm1" {  } { { "db/altsyncram_3sm1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_3sm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249974546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249974546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249974576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:inst\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974578 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249974578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_asq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_asq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_asq1 " "Found entity 1: altsyncram_asq1" {  } { { "db/altsyncram_asq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_asq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249974702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249974702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367249974736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367249974738 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367249974738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sm1 " "Found entity 1: altsyncram_6sm1" {  } { { "db/altsyncram_6sm1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_6sm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367249974868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367249974868 ""}
{ "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_OR_PARAMS" "1 " "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in 1 DSP block slices" { { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "YES DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"YES\" for node \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated\|mac_out5\"" {  } { { "db/mult_add_d1h3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mult_add_d1h3.tdf" 101 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "" 0 -1 1367249976067 ""}  } { { "db/mult_add_d1h3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mult_add_d1h3.tdf" 101 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9544 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1464 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "" 0 -1 1367249976067 ""}  } {  } 0 270007 "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in %1!d! DSP block slices" 0 0 "" 0 -1 1367249976067 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_3sm1:auto_generated\|ram_block1a29 " "Synthesized away node \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_3sm1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_3sm1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_3sm1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1550 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249976901 "|cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_3sm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_3sm1:auto_generated\|ram_block1a30 " "Synthesized away node \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_3sm1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_3sm1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_3sm1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1550 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367249976901 "|cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_3sm1:auto_generated|ram_block1a30"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1367249976901 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1367249976901 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1367249984417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DVI_TX_SCL VCC " "Pin \"DVI_TX_SCL\" is stuck at VCC" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 368 1408 1584 384 "DVI_TX_SCL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|DVI_TX_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DVI_TX_ISEL GND " "Pin \"DVI_TX_ISEL\" is stuck at GND" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 448 1408 1584 464 "DVI_TX_ISEL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|DVI_TX_ISEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DVI_TX_HTPLG VCC " "Pin \"DVI_TX_HTPLG\" is stuck at VCC" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 384 1408 1584 400 "DVI_TX_HTPLG" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|DVI_TX_HTPLG"} { "Warning" "WMLS_MLS_STUCK_PIN" "DVI_TX_SDA VCC " "Pin \"DVI_TX_SDA\" is stuck at VCC" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 400 1408 1584 416 "DVI_TX_SDA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|DVI_TX_SDA"} { "Warning" "WMLS_MLS_STUCK_PIN" "DVI_TX_PD_N VCC " "Pin \"DVI_TX_PD_N\" is stuck at VCC" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 416 1408 1584 432 "DVI_TX_PD_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|DVI_TX_PD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "eep_state\[7\] GND " "Pin \"eep_state\[7\]\" is stuck at GND" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|eep_state[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 584 1408 1584 600 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 584 1408 1584 600 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 584 1408 1584 600 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 584 1408 1584 600 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250016269 "|cmv4000design|LED[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367250016269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1367250024389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3323 " "3323 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1367250060375 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|ground_lcell1 " "Logic cell \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|ground_lcell1\"" {  } { { "db/lvdsrx_lvds_rx.v" "ground_lcell1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 136 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[6\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[5\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[4\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[7\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1367250061072 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1367250061072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367250062687 "|cmv4000design|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367250062687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1367250064040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg " "Generated suppressed messages file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367250069312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 4 0 0 " "Adding 11 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367250077545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367250077545 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_4 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_4\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250080001 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_3 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_3\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250080002 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_1 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_1\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250080002 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_2 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_2\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250080002 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_0 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_0\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250080003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_CLK " "No output dependent on input pin \"DVI_RX_CLK\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -440 -1032 -856 -424 "DVI_RX_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_DE " "No output dependent on input pin \"DVI_RX_DE\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -424 -1032 -856 -408 "DVI_RX_DE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_DE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_VS " "No output dependent on input pin \"DVI_RX_VS\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -392 -1032 -856 -376 "DVI_RX_VS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_HS " "No output dependent on input pin \"DVI_RX_HS\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -408 -1032 -856 -392 "DVI_RX_HS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C2_CHN_3 " "No output dependent on input pin \"C2_CHN_3\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -192 -1032 -856 -176 "C2_CHN_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|C2_CHN_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C2_CHN_7 " "No output dependent on input pin \"C2_CHN_7\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -160 -1032 -856 -144 "C2_CHN_7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|C2_CHN_7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C2_CHN_11 " "No output dependent on input pin \"C2_CHN_11\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -128 -1032 -856 -112 "C2_CHN_11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|C2_CHN_11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C2_CHN_15 " "No output dependent on input pin \"C2_CHN_15\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -96 -1032 -856 -80 "C2_CHN_15" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|C2_CHN_15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[23\] " "No output dependent on input pin \"DVI_RX_D\[23\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[22\] " "No output dependent on input pin \"DVI_RX_D\[22\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[21\] " "No output dependent on input pin \"DVI_RX_D\[21\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[20\] " "No output dependent on input pin \"DVI_RX_D\[20\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[19\] " "No output dependent on input pin \"DVI_RX_D\[19\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[18\] " "No output dependent on input pin \"DVI_RX_D\[18\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[17\] " "No output dependent on input pin \"DVI_RX_D\[17\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[16\] " "No output dependent on input pin \"DVI_RX_D\[16\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[15\] " "No output dependent on input pin \"DVI_RX_D\[15\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[14\] " "No output dependent on input pin \"DVI_RX_D\[14\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[13\] " "No output dependent on input pin \"DVI_RX_D\[13\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[12\] " "No output dependent on input pin \"DVI_RX_D\[12\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[11\] " "No output dependent on input pin \"DVI_RX_D\[11\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[10\] " "No output dependent on input pin \"DVI_RX_D\[10\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[9\] " "No output dependent on input pin \"DVI_RX_D\[9\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[8\] " "No output dependent on input pin \"DVI_RX_D\[8\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[7\] " "No output dependent on input pin \"DVI_RX_D\[7\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[6\] " "No output dependent on input pin \"DVI_RX_D\[6\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[5\] " "No output dependent on input pin \"DVI_RX_D\[5\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[4\] " "No output dependent on input pin \"DVI_RX_D\[4\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[3\] " "No output dependent on input pin \"DVI_RX_D\[3\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[2\] " "No output dependent on input pin \"DVI_RX_D\[2\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[1\] " "No output dependent on input pin \"DVI_RX_D\[1\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI_RX_D\[0\] " "No output dependent on input pin \"DVI_RX_D\[0\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 -1032 -856 -360 "DVI_RX_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|DVI_RX_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[3\] " "No output dependent on input pin \"SWITCH\[3\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -296 -1032 -856 -280 "SWITCH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|SWITCH[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[2\] " "No output dependent on input pin \"SWITCH\[2\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -296 -1032 -856 -280 "SWITCH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|SWITCH[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[1\] " "No output dependent on input pin \"SWITCH\[1\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -296 -1032 -856 -280 "SWITCH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|SWITCH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[0\] " "No output dependent on input pin \"SWITCH\[0\]\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -296 -1032 -856 -280 "SWITCH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367250082670 "|cmv4000design|SWITCH[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1367250082670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24442 " "Implemented 24442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "57 " "Implemented 57 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21193 " "Implemented 21193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_RAMS" "1581 " "Implemented 1581 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "" 0 -1 1367250082803 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1367250082803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367250082803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367250083793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 17:41:23 2013 " "Processing ended: Mon Apr 29 17:41:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367250083793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:56 " "Elapsed time: 00:03:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367250083793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:54 " "Total CPU time (on all processors): 00:03:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367250083793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367250083793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367250087475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367250087476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 17:41:26 2013 " "Processing started: Mon Apr 29 17:41:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367250087476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367250087476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367250087476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1367250088763 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4_DDR2 EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"DE4_DDR2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1367250089516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367250089776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367250089776 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 81 50 0 0 " "Implementing clock multiplication of 81, clock division of 50, and phase shift of 0 degrees (0 ps) for vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 66 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20605 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250090487 ""}  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 66 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20605 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1367250090487 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/gen_pll.mif vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 " "Scan chain Memory Initialization File C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/gen_pll.mif for PLL \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" not found" {  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 66 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20605 8336 9085 0}  }  } }  } 0 15074 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "" 0 -1 1367250090489 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|pll Left/Right PLL " "Implemented PLL \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[0\] 2 1 -180 -1250 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -180 degrees (-1250 ps) for lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[0\] port" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 111 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20064 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250090532 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[1\] 1 5 288 20000 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 288 degrees (20000 ps) for lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[1\] port" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 111 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20065 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250090532 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[2\] 1 5 -18 -1250 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of -18 degrees (-1250 ps) for lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[2\] port" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 111 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20013 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250090532 ""}  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 111 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20064 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1367250090532 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_4 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_4\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250091234 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_3 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_3\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250091235 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_1 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_1\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250091236 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_2 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_2\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250091236 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_0 " "Placement of some of the LVDS pin or pins  related to the instance \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|rx_0\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 109 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 256 -1112 -760 384 "inst7" "" } } } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "" 0 -1 1367250091236 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1 1367250091787 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367250093807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367250093807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367250093807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367250093807 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1367250093807 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85461 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367250093892 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1367250093892 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1367250093904 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367250094700 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "12 " "Following 12 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CLK C2_CLK(n) " "Pin \"C2_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CLK(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CLK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CLK" } { 0 "C2_CLK(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 520 696 -360 "C2_CLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1599 8336 9085 0} { 0 { 0 ""} 0 1832 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CLK(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CLK_LVDS C2_CLK_LVDS(n) " "Pin \"C2_CLK_LVDS\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CLK_LVDS(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CLK_LVDS } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CLK_LVDS" } { 0 "C2_CLK_LVDS(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -392 520 696 -376 "C2_CLK_LVDS" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CLK_LVDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1600 8336 9085 0} { 0 { 0 ""} 0 1833 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CLK_LVDS(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CLK_LVDS(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_3 C2_CHN_3(n) " "Pin \"C2_CHN_3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_3(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_3 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_3" } { 0 "C2_CHN_3(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -192 -1032 -856 -176 "C2_CHN_3" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1617 8336 9085 0} { 0 { 0 ""} 0 1824 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_3(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_3(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_7 C2_CHN_7(n) " "Pin \"C2_CHN_7\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_7(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_7 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_7" } { 0 "C2_CHN_7(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -160 -1032 -856 -144 "C2_CHN_7" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1618 8336 9085 0} { 0 { 0 ""} 0 1826 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_7(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_7(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_11 C2_CHN_11(n) " "Pin \"C2_CHN_11\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_11(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_11 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_11" } { 0 "C2_CHN_11(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -128 -1032 -856 -112 "C2_CHN_11" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1619 8336 9085 0} { 0 { 0 ""} 0 1828 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_11(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_11(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_15 C2_CHN_15(n) " "Pin \"C2_CHN_15\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_15(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_15 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_15" } { 0 "C2_CHN_15(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -96 -1032 -856 -80 "C2_CHN_15" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1620 8336 9085 0} { 0 { 0 ""} 0 1830 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_15(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_15(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_LVDSCLK_RX C2_LVDSCLK_RX(n) " "Pin \"C2_LVDSCLK_RX\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_LVDSCLK_RX(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_LVDSCLK_RX } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_LVDSCLK_RX" } { 0 "C2_LVDSCLK_RX(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 344 -1352 -1176 360 "C2_LVDSCLK_RX" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_LVDSCLK_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1591 8336 9085 0} { 0 { 0 ""} 0 1834 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_LVDSCLK_RX(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_LVDSCLK_RX(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_13 C2_CHN_13(n) " "Pin \"C2_CHN_13\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_13(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_13 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_13" } { 0 "C2_CHN_13(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -112 -1032 -856 -96 "C2_CHN_13" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1594 8336 9085 0} { 0 { 0 ""} 0 1829 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_13(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_13(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_9 C2_CHN_9(n) " "Pin \"C2_CHN_9\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_9(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_9 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_9" } { 0 "C2_CHN_9(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -144 -1032 -856 -128 "C2_CHN_9" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1595 8336 9085 0} { 0 { 0 ""} 0 1827 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_9(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_9(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_1 C2_CHN_1(n) " "Pin \"C2_CHN_1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_1(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_1 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_1" } { 0 "C2_CHN_1(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -208 -1032 -856 -192 "C2_CHN_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1593 8336 9085 0} { 0 { 0 ""} 0 1823 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_1(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_5 C2_CHN_5(n) " "Pin \"C2_CHN_5\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_5(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_5 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_5" } { 0 "C2_CHN_5(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -176 -1032 -856 -160 "C2_CHN_5" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1596 8336 9085 0} { 0 { 0 ""} 0 1825 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_5(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_5(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "C2_CHN_CTRL C2_CHN_CTRL(n) " "Pin \"C2_CHN_CTRL\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"C2_CHN_CTRL(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_CTRL } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_CTRL" } { 0 "C2_CHN_CTRL(n)" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -224 -1032 -856 -208 "C2_CHN_CTRL" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_CTRL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1592 8336 9085 0} { 0 { 0 ""} 0 1831 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_CTRL(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_CTRL(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1367250101754 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1 1367250101754 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 280 " "No exact pin location assignment(s) for 65 pins of 280 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EDID_WRITING " "Pin EDID_WRITING not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { EDID_WRITING } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 648 1384 1560 664 "EDID_WRITING" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EDID_WRITING } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1612 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[7\] " "Pin eep_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1439 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[6\] " "Pin eep_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1440 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[5\] " "Pin eep_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1441 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[4\] " "Pin eep_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1442 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[3\] " "Pin eep_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1443 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[2\] " "Pin eep_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1444 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[1\] " "Pin eep_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1445 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_addr\[0\] " "Pin eep_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_addr[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 712 1384 1560 728 "eep_addr" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1446 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[7\] " "Pin eep_state\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1447 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[6\] " "Pin eep_state\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1448 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[5\] " "Pin eep_state\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1449 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[4\] " "Pin eep_state\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1450 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[3\] " "Pin eep_state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1451 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[2\] " "Pin eep_state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1452 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[1\] " "Pin eep_state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1453 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eep_state\[0\] " "Pin eep_state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { eep_state[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 728 1384 1560 744 "eep_state" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eep_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1454 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[7\] " "Pin vpg_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1495 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[6\] " "Pin vpg_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1496 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[5\] " "Pin vpg_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1497 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[4\] " "Pin vpg_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1498 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[3\] " "Pin vpg_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1499 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[2\] " "Pin vpg_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1500 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[1\] " "Pin vpg_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1501 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_b\[0\] " "Pin vpg_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_b[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -584 -408 608 "vpg_b" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1502 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[7\] " "Pin vpg_g\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1503 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[6\] " "Pin vpg_g\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1504 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[5\] " "Pin vpg_g\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1505 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[4\] " "Pin vpg_g\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1506 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[3\] " "Pin vpg_g\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1507 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[2\] " "Pin vpg_g\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1508 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[1\] " "Pin vpg_g\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1509 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_g\[0\] " "Pin vpg_g\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_g[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 576 -584 -408 592 "vpg_g" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1510 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[7\] " "Pin vpg_r\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1511 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[6\] " "Pin vpg_r\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1512 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[5\] " "Pin vpg_r\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1513 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[4\] " "Pin vpg_r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1514 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[3\] " "Pin vpg_r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1515 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[2\] " "Pin vpg_r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1516 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[1\] " "Pin vpg_r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1517 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vpg_r\[0\] " "Pin vpg_r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { vpg_r[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -584 -408 576 "vpg_r" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1518 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[11\] " "Pin x\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[11] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1519 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[10\] " "Pin x\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[10] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1520 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[9\] " "Pin x\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[9] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1521 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[8\] " "Pin x\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[8] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1522 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1523 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1524 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1525 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1526 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1527 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1528 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1529 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Pin x\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { x[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 496 -584 -408 512 "x" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1530 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[11\] " "Pin y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[11] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1531 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[10\] " "Pin y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[10] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1532 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[9\] " "Pin y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[9] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1533 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[8\] " "Pin y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[8] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1534 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[7\] " "Pin y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[7] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1535 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Pin y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[6] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1536 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Pin y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[5] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1537 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Pin y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[4] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1538 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Pin y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[3] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1539 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Pin y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[2] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1540 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Pin y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[1] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1541 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Pin y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { y[0] } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 512 -584 -408 528 "y" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1542 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1367250106294 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1367250106294 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20161 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111124 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20162 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111124 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20163 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111124 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20164 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111124 ""}  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20161 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1367250111124 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1302 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] 8 1 90 625 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 90 degrees (625 ps) for DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1303 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] 4 1 270 3750 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 270 degrees (3750 ps) for DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1304 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1305 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111535 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1306 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1367250111535 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1367250111535 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4gq1 " "Entity dcfifo_4gq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vf9:dffpipe24\|dffe25a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vf9:dffpipe24\|dffe25a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uf9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uf9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mhq1 " "Entity dcfifo_mhq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_lf9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_lf9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367250116934 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1367250116934 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_DDR2.sdc " "Reading SDC File: 'DE4_DDR2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1367250120269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_DDR2.sdc 11 OSC_50_Bank6 port " "Ignored filter at DE4_DDR2.sdc(11): OSC_50_Bank6 could not be matched with a port" {  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1367250120295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_DDR2.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE4_DDR2.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_50 -period \"50 MHZ\" \[get_ports OSC_50_Bank6\] " "create_clock -name CLK_50 -period \"50 MHZ\" \[get_ports OSC_50_Bank6\]" {  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1367250120308 ""}  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1367250120308 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 81 -duty_cycle 50.00 -name \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 81 -duty_cycle 50.00 -name \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 2 -phase -180.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 2 -phase -180.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase 288.00 -duty_cycle 10.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase 288.00 -duty_cycle 10.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase -18.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\} " "create_generated_clock -source \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -divide_by 5 -phase -18.00 -duty_cycle 50.00 -name \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\} \{inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_2\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_1\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_3\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_4\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\] " "set_multicycle_path -setup -start 10 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\] " "set_multicycle_path -hold -start 9 -from \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|datain\}\] " "set_false_path -to \[get_pins \{ inst7\|ALTLVDS_RX_component\|auto_generated\|rx_0\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1367250120571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1367250120574 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1367250120574 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1367250120717 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1367250121082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1367250121089 ""}
{ "Info" "0" "" "Please ensure source clock is defined for PLL with output inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "Please ensure source clock is defined for PLL with output inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "" 0 0 1367250124018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_QSYS_mem_if_ddr2_emif_p0.sdc 265 Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at DE4_QSYS_mem_if_ddr2_emif_p0.sdc(265): Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \$t(refCK) -waveform \[ list 0 \$ref_half_period \] \$pll_ref_clock " "create_clock -period \$t(refCK) -waveform \[ list 0 \$ref_half_period \] \$pll_ref_clock" {  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" 265 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1367250124033 ""}  } { { "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc" 265 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1367250124033 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1367250134379 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1367250134409 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1367250134410 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1367250134411 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1367250134414 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "No paths exist between clock target \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" of clock \"inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "" 0 -1 1367250134417 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst3\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: inst7\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: inst\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1367250134463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1367250134463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1367250136334 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1367250136334 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1367250136495 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1367250136495 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000 " "Clock: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] with master clock period: 4.166 found on PLL node: inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] does not match the master clock period requirement: 5.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1367250136495 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1367250136495 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "rxclkc " "Virtual clock rxclkc is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "" 0 -1 1367250136496 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) setup " "From inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) to inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) (setup)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1367250136512 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) setup " "From inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) (setup)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1367250136512 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1367250136512 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1367250136512 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1367250136512 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1367250136518 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 57 clocks " "Found 57 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       clk100 " "  10.000       clk100" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_M1 " "  20.000       CLK_M1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   2.500 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  25.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "10000.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  20.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.083 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " "   2.083 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.830 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\] " "  20.830 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.830 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\] " "  20.830 inst7\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.172 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.172 inst8\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk " "   2.500 inst\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_leveling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_0 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_1 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_2 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_3 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_3" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_4 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_5 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_5" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_6 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_6" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|div_clock_7 " "   5.000 inst\|mem_if_ddr2_emif\|div_clock_7" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "   5.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "   2.500 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "   2.500 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "   5.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "  10.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "  40.000 inst\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[0\] " "   2.500 M1_DDR2_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[1\] " "   2.500 M1_DDR2_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[0\] " "   2.500 M1_DDR2_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[1\] " "   2.500 M1_DDR2_clk_n\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_IN " "   2.500 M1_DDR2_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_OUT " "   2.500 M1_DDR2_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_IN " "   2.500 M1_DDR2_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_OUT " "   2.500 M1_DDR2_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_IN " "   2.500 M1_DDR2_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_OUT " "   2.500 M1_DDR2_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_IN " "   2.500 M1_DDR2_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_OUT " "   2.500 M1_DDR2_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_IN " "   2.500 M1_DDR2_dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_OUT " "   2.500 M1_DDR2_dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_IN " "   2.500 M1_DDR2_dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_OUT " "   2.500 M1_DDR2_dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_IN " "   2.500 M1_DDR2_dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_OUT " "   2.500 M1_DDR2_dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_IN " "   2.500 M1_DDR2_dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_OUT " "   2.500 M1_DDR2_dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[0\]_OUT " "   2.500 M1_DDR2_dqsn\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[1\]_OUT " "   2.500 M1_DDR2_dqsn\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[2\]_OUT " "   2.500 M1_DDR2_dqsn\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[3\]_OUT " "   2.500 M1_DDR2_dqsn\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[4\]_OUT " "   2.500 M1_DDR2_dqsn\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[5\]_OUT " "   2.500 M1_DDR2_dqsn\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[6\]_OUT " "   2.500 M1_DDR2_dqsn\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[7\]_OUT " "   2.500 M1_DDR2_dqsn\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.172        rxclk " "   6.172        rxclk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       rxclkc " "  20.000       rxclkc" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166    rxclklvds " "   4.166    rxclklvds" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367250136526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_B1) " "Automatically promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R13 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R13" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147049 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147049 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R27 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R27" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147049 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147049 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 36 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_B1) " "Promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147050 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 36 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] (placed in counter C0 of PLL_B1) " "Promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] (placed in counter C0 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147050 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 36 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] (placed in counter C5 of PLL_B1) " "Promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] (placed in counter C5 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R31 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R31" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147050 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147050 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R21 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R21" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147050 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147050 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 36 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] (placed in counter C4 of PLL_B1) " "Promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] (placed in counter C4 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R26 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R26" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147051 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147051 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R20 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R20" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147051 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147051 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 36 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] (placed in counter C2 of PLL_B1) " "Promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] (placed in counter C2 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R28 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R28" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147051 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147051 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R18 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R18" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147051 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147051 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 36 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_rsc3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1301 8336 9085 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GCLKIN~input (placed in PIN A21 (CLK12p, DIFFIO_RX_T24p, DIFFOUT_T48p)) " "Automatically promoted node GCLKIN~input (placed in PIN A21 (CLK12p, DIFFIO_RX_T24p, DIFFOUT_T48p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""}  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 408 -960 -784 424 "GCLKIN" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GCLKIN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85359 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[2\] (placed in counter C0 of PLL_R2) " "Automatically promoted node lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|wire_pll_clk\[2\] (placed in counter C0 of PLL_R2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|lvdsrx_altclkctrl:rx_outclock_buf\|sd4 Global Clock CLKCTRL_G10 " "Automatically promoted lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|lvdsrx_altclkctrl:rx_outclock_buf\|sd4 to use location or clock signal Global Clock CLKCTRL_G10" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 62 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated|lvdsrx_altclkctrl:rx_outclock_buf|wire_sd4_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 19958 8336 9085 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""}  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 368 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated|wire_pll_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20064 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_B2) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_B2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""}  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20161 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_B2) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_B2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""}  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20161 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_B2) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_B2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLLB2E5 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLLB2E5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R29 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R29" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147052 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R19 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R19" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147052 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147052 ""}  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20161 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_B2) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_B2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R16 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R16" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147053 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147053 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R30 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "" 0 -1 1367250147053 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147053 ""}  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20161 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3) " "Automatically promoted node vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147053 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147053 ""}  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 110 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg:inst8|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20605 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147054 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 84794 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|rden " "Destination node DE4_QSYS:inst\|Stored_Pixel_Interface_block:stored_interface_block_0\|Stored_Master:b2v_inst\|rden" {  } { { "stored_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/stored_master.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Stored_Pixel_Interface_block:stored_interface_block_0|Stored_Master:b2v_inst|rden } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 6574 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[5\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[5\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7050 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[6\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[6\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7049 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[7\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[7\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7048 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[8\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[8\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7047 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[10\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[10\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7045 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[9\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[9\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7046 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[0\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[0\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7055 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[1\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[1\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7054 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[2\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_word_count\[2\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_word_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7053 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367250147054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367250147054 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 26071 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147056 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 26063 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147056 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 26067 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|clear  " "Automatically promoted node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[27\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[27\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7024 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[28\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[28\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7023 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[29\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[29\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7022 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[8\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[8\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7043 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[7\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[7\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7044 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[17\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[17\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7034 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[18\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[18\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7033 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[16\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[16\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7035 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[15\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[15\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7036 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[14\] " "Destination node DE4_QSYS:inst\|Camera_Interface_block:camera_interface_block_0\|Camera_Master_part:b2v_inst1\|write_address\[14\]" {  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|write_address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7037 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367250147057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367250147057 ""}  } { { "camera_master_part.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/camera_master_part.vhd" 71 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|Camera_Interface_block:camera_interface_block_0|Camera_Master_part:b2v_inst1|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 7068 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 126 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 16159 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|avl_waitrequest " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|avl_waitrequest" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 138 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_waitrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 16274 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\|read_latency_shift_reg~0 " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\|read_latency_shift_reg~0" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 365 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 43494 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|sink_ready~5 " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|sink_ready~5" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 53 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux|sink_ready~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 43499 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0 " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 81 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_waitrequest~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 44907 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|avl_waitrequest~2 " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|avl_waitrequest~2" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 128 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_waitrequest~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 44925 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|W_rf_wren " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|W_rf_wren" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 710 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 17484 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~38 " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~38" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 126 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 47009 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~39 " "Destination node DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~39" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 126 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 49509 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367250147058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367250147058 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 15060 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|locked  " "Automatically promoted node vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367250147061 ""}  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 46 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpg:inst8|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 20616 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367250147061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1367250170521 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367250170653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367250170660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367250170806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367250171009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1367250171138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1367250171139 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1367250171268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1367250199367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "631 EC " "Packed 631 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1367250221867 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 DSP block output " "Packed 1 registers into blocks of type DSP block output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1367250221867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1367250221867 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 2.5V 0 65 0 " "Number of I/O pins in group: 65 (unused VREF, 2.5V VCCIO, 0 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1367250222054 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1367250222054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367250222054 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 2.5V 11 42 " "I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1C does not use 2.5V 5 37 " "I/O bank number 1C does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2C does not use 2.5V 26 16 " "I/O bank number 2C does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2A does not use 2.5V 37 11 " "I/O bank number 2A does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A uses 0.9V 1.8V 32 8 " "I/O bank number 3A uses 0.9V VREF pins and has 1.8V VCCIO pins. 32 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B uses 0.9V 1.8V 22 2 " "I/O bank number 3B uses 0.9V VREF pins and has 1.8V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C uses 0.9V 1.8V 20 12 " "I/O bank number 3C uses 0.9V VREF pins and has 1.8V VCCIO pins. 20 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4C does not use 1.8V 1 31 " "I/O bank number 4C does not use VREF pins and has 1.8V VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4B uses 0.9V 1.8V 22 2 " "I/O bank number 4B uses 0.9V VREF pins and has 1.8V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A uses 0.9V 1.8V 22 18 " "I/O bank number 4A uses 0.9V VREF pins and has 1.8V VCCIO pins. 22 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 48 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5C does not use undetermined 5 37 " "I/O bank number 5C does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6C does not use 2.5V 12 30 " "I/O bank number 6C does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use 2.5V 27 21 " "I/O bank number 6A does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 40 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7B does not use undetermined 0 24 " "I/O bank number 7B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7C does not use undetermined 1 31 " "I/O bank number 7C does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 32 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 24 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 40 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL11 does not use undetermined 0 0 " "I/O bank number QL11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 0 0 " "I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL10 does not use undetermined 0 0 " "I/O bank number QL10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR10 does not use undetermined 0 0 " "I/O bank number QR10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR0 does not use undetermined 0 0 " "I/O bank number QR0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR1 does not use undetermined 0 0 " "I/O bank number QR1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR2 does not use undetermined 0 0 " "I/O bank number QR2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR11 does not use undetermined 0 0 " "I/O bank number QR11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1367250222085 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1367250222085 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1367250222085 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blkSERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85736 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222404 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk0SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85765 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222404 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk1SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85794 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222404 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk2SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85823 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222404 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk3SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85852 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222405 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk4SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85881 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222405 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk5SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85910 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222405 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk6SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85939 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222405 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk7SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85968 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222405 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk8SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 85997 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk9SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86026 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk10SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86055 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk11SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86084 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk12SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86113 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk13SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86142 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk14SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86171 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222406 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk15SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86200 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222407 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk16SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86229 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222407 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk17SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86258 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222407 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk18SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86287 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222407 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk19SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86316 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222407 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk20SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86345 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222407 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21 " "Created on-chip termination logic block \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk21SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 86374 8336 9085 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "" 0 -1 1367250222408 ""}
{ "Info" "IFSAC_FSAC_FLEXIBLE_LVDS_CHANNELS_FOUND" "" "Design has one or more non clock differential I/O pins that do not connect to SERDES receiver or transmitter. Changes to this connectivity may affect fitting results" { { "Info" "IFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "C2_CLK " "Non clock differential I/O pin C2_CLK does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CLK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CLK" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 520 696 -360 "C2_CLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1599 8336 9085 0}  }  } }  } 0 176100 "Non clock differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1 1367250222886 ""} { "Info" "IFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "C2_CHN_7 " "Non clock differential I/O pin C2_CHN_7 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_7 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_7" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -160 -1032 -856 -144 "C2_CHN_7" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1618 8336 9085 0}  }  } }  } 0 176100 "Non clock differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1 1367250222886 ""} { "Info" "IFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "C2_CHN_11 " "Non clock differential I/O pin C2_CHN_11 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { C2_CHN_11 } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2_CHN_11" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -128 -1032 -856 -112 "C2_CHN_11" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2_CHN_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/" { { 0 { 0 ""} 0 1619 8336 9085 0}  }  } }  } 0 176100 "Non clock differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1 1367250222886 ""}  } {  } 0 176101 "Design has one or more non clock differential I/O pins that do not connect to SERDES receiver or transmitter. Changes to this connectivity may affect fitting results" 0 0 "" 0 -1 1367250222886 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 0 " "PLL \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 driven by GCLKIN~inputclkctrl which is OUTCLK output port of Clock enable block type node GCLKIN~inputclkctrl " "Input port INCLK\[0\] of node \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" is driven by GCLKIN~inputclkctrl which is OUTCLK output port of Clock enable block type node GCLKIN~inputclkctrl" {  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 253 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 408 -960 -784 424 "GCLKIN" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1367250223643 ""}  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 253 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1367250223643 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] C2_CLK_LVDS~output " "PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"C2_CLK_LVDS~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -400 32 296 -208 "inst3" "" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -392 520 696 -376 "C2_CLK_LVDS" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1367250224036 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] C2_CLK~output " "PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"C2_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -400 32 296 -208 "inst3" "" } } } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -376 520 696 -360 "C2_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1367250224036 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 0 " "PLL \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 driven by pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl_d which is OUTCLK output port of Clock enable block type node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl_d " "Input port INCLK\[0\] of node \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" is driven by pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl_d which is OUTCLK output port of Clock enable block type node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl_d" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 160 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1433 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } } { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 50 -1 0 } } { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -400 32 296 -208 "inst3" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1367250224430 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 30 0 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 160 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1433 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 840 816 "inst" "" } } } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1367250224430 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO " "Ignored I/O standard assignment to node \"EXT_IO\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GCLKOUT_FPGA " "Ignored I/O standard assignment to node \"GCLKOUT_FPGA\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLKOUT_FPGA" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_SA\[0\] " "Ignored I/O standard assignment to node \"M1_DDR2_SA\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_SA\[1\] " "Ignored I/O standard assignment to node \"M1_DDR2_SA\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_SCL " "Ignored I/O standard assignment to node \"M1_DDR2_SCL\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SCL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_SDA " "Ignored I/O standard assignment to node \"M1_DDR2_SDA\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SDA" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_addr\[14\] " "Ignored I/O standard assignment to node \"M1_DDR2_addr\[14\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_addr\[15\] " "Ignored I/O standard assignment to node \"M1_DDR2_addr\[15\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_cke\[1\] " "Ignored I/O standard assignment to node \"M1_DDR2_cke\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cke\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_cs_n\[1\] " "Ignored I/O standard assignment to node \"M1_DDR2_cs_n\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cs_n\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M1_DDR2_odt\[1\] " "Ignored I/O standard assignment to node \"M1_DDR2_odt\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_odt\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SA\[0\] " "Ignored I/O standard assignment to node \"M2_DDR2_SA\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SA\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_SA\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SCL " "Ignored I/O standard assignment to node \"M2_DDR2_SCL\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SDA " "Ignored I/O standard assignment to node \"M2_DDR2_SDA\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[13\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[13\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[14\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[14\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[15\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[15\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_cke\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_cke\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_cs_n\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_cs_n\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_oct_rdn " "Ignored I/O standard assignment to node \"M2_DDR2_oct_rdn\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rdn" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_oct_rup " "Ignored I/O standard assignment to node \"M2_DDR2_oct_rup\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rup" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_odt\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_odt\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_CONF_D\[0\] " "Ignored I/O standard assignment to node \"MAX_CONF_D\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_CONF_D\[1\] " "Ignored I/O standard assignment to node \"MAX_CONF_D\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_CONF_D\[2\] " "Ignored I/O standard assignment to node \"MAX_CONF_D\[2\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_PLL_D\[0\] " "Ignored I/O standard assignment to node \"MAX_PLL_D\[0\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_PLL_D\[1\] " "Ignored I/O standard assignment to node \"MAX_PLL_D\[1\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MAX_PLL_D\[2\] " "Ignored I/O standard assignment to node \"MAX_PLL_D\[2\]\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_Bank2 " "Ignored I/O standard assignment to node \"OSC_50_Bank2\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_Bank4 " "Ignored I/O standard assignment to node \"OSC_50_Bank4\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank4" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_Bank5 " "Ignored I/O standard assignment to node \"OSC_50_Bank5\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank5" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_Bank6 " "Ignored I/O standard assignment to node \"OSC_50_Bank6\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank6" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OSC_50_Bank7 " "Ignored I/O standard assignment to node \"OSC_50_Bank7\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank7" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PLL_CLKIN_p " "Ignored I/O standard assignment to node \"PLL_CLKIN_p\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1367250226286 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1367250226286 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO " "Node \"EXT_IO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLKOUT_FPGA " "Node \"GCLKOUT_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLKOUT_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_SA\[0\] " "Node \"M1_DDR2_SA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_SA\[1\] " "Node \"M1_DDR2_SA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_SCL " "Node \"M1_DDR2_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_SDA " "Node \"M1_DDR2_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_addr\[14\] " "Node \"M1_DDR2_addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_addr\[15\] " "Node \"M1_DDR2_addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_cke\[1\] " "Node \"M1_DDR2_cke\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cke\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_cs_n\[1\] " "Node \"M1_DDR2_cs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M1_DDR2_odt\[1\] " "Node \"M1_DDR2_odt\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M1_DDR2_odt\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SA\[0\] " "Node \"M2_DDR2_SA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SA\[1\] " "Node \"M2_DDR2_SA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SCL " "Node \"M2_DDR2_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SDA " "Node \"M2_DDR2_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[0\] " "Node \"M2_DDR2_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[10\] " "Node \"M2_DDR2_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[11\] " "Node \"M2_DDR2_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[12\] " "Node \"M2_DDR2_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[13\] " "Node \"M2_DDR2_addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[14\] " "Node \"M2_DDR2_addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[15\] " "Node \"M2_DDR2_addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[1\] " "Node \"M2_DDR2_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[2\] " "Node \"M2_DDR2_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[3\] " "Node \"M2_DDR2_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[4\] " "Node \"M2_DDR2_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[5\] " "Node \"M2_DDR2_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[6\] " "Node \"M2_DDR2_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[7\] " "Node \"M2_DDR2_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[8\] " "Node \"M2_DDR2_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[9\] " "Node \"M2_DDR2_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[0\] " "Node \"M2_DDR2_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[1\] " "Node \"M2_DDR2_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[2\] " "Node \"M2_DDR2_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cas_n " "Node \"M2_DDR2_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cke\[0\] " "Node \"M2_DDR2_cke\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cke\[1\] " "Node \"M2_DDR2_cke\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk\[0\] " "Node \"M2_DDR2_clk\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk\[1\] " "Node \"M2_DDR2_clk\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk_n\[0\] " "Node \"M2_DDR2_clk_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk_n\[1\] " "Node \"M2_DDR2_clk_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cs_n\[0\] " "Node \"M2_DDR2_cs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cs_n\[1\] " "Node \"M2_DDR2_cs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[0\] " "Node \"M2_DDR2_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[1\] " "Node \"M2_DDR2_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[2\] " "Node \"M2_DDR2_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[3\] " "Node \"M2_DDR2_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[4\] " "Node \"M2_DDR2_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[5\] " "Node \"M2_DDR2_dm\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[6\] " "Node \"M2_DDR2_dm\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[7\] " "Node \"M2_DDR2_dm\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[0\] " "Node \"M2_DDR2_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[10\] " "Node \"M2_DDR2_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[11\] " "Node \"M2_DDR2_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[12\] " "Node \"M2_DDR2_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[13\] " "Node \"M2_DDR2_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[14\] " "Node \"M2_DDR2_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[15\] " "Node \"M2_DDR2_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[16\] " "Node \"M2_DDR2_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[17\] " "Node \"M2_DDR2_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[18\] " "Node \"M2_DDR2_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[19\] " "Node \"M2_DDR2_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[1\] " "Node \"M2_DDR2_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[20\] " "Node \"M2_DDR2_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[21\] " "Node \"M2_DDR2_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[22\] " "Node \"M2_DDR2_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[23\] " "Node \"M2_DDR2_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[24\] " "Node \"M2_DDR2_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[25\] " "Node \"M2_DDR2_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[26\] " "Node \"M2_DDR2_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[27\] " "Node \"M2_DDR2_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[28\] " "Node \"M2_DDR2_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[29\] " "Node \"M2_DDR2_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[2\] " "Node \"M2_DDR2_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[30\] " "Node \"M2_DDR2_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[31\] " "Node \"M2_DDR2_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[32\] " "Node \"M2_DDR2_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[33\] " "Node \"M2_DDR2_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[34\] " "Node \"M2_DDR2_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[35\] " "Node \"M2_DDR2_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[36\] " "Node \"M2_DDR2_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[37\] " "Node \"M2_DDR2_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[38\] " "Node \"M2_DDR2_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[39\] " "Node \"M2_DDR2_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[3\] " "Node \"M2_DDR2_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[40\] " "Node \"M2_DDR2_dq\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[41\] " "Node \"M2_DDR2_dq\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[42\] " "Node \"M2_DDR2_dq\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[43\] " "Node \"M2_DDR2_dq\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[44\] " "Node \"M2_DDR2_dq\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[45\] " "Node \"M2_DDR2_dq\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[46\] " "Node \"M2_DDR2_dq\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[47\] " "Node \"M2_DDR2_dq\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[48\] " "Node \"M2_DDR2_dq\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[49\] " "Node \"M2_DDR2_dq\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[4\] " "Node \"M2_DDR2_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[50\] " "Node \"M2_DDR2_dq\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[51\] " "Node \"M2_DDR2_dq\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[52\] " "Node \"M2_DDR2_dq\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[53\] " "Node \"M2_DDR2_dq\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[54\] " "Node \"M2_DDR2_dq\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[55\] " "Node \"M2_DDR2_dq\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[56\] " "Node \"M2_DDR2_dq\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[57\] " "Node \"M2_DDR2_dq\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[58\] " "Node \"M2_DDR2_dq\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[59\] " "Node \"M2_DDR2_dq\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[5\] " "Node \"M2_DDR2_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[60\] " "Node \"M2_DDR2_dq\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[61\] " "Node \"M2_DDR2_dq\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[62\] " "Node \"M2_DDR2_dq\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[63\] " "Node \"M2_DDR2_dq\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[6\] " "Node \"M2_DDR2_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[7\] " "Node \"M2_DDR2_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[8\] " "Node \"M2_DDR2_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[9\] " "Node \"M2_DDR2_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[0\] " "Node \"M2_DDR2_dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[1\] " "Node \"M2_DDR2_dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[2\] " "Node \"M2_DDR2_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[3\] " "Node \"M2_DDR2_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[4\] " "Node \"M2_DDR2_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[5\] " "Node \"M2_DDR2_dqs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[6\] " "Node \"M2_DDR2_dqs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[7\] " "Node \"M2_DDR2_dqs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[0\] " "Node \"M2_DDR2_dqsn\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[1\] " "Node \"M2_DDR2_dqsn\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[2\] " "Node \"M2_DDR2_dqsn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[3\] " "Node \"M2_DDR2_dqsn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[4\] " "Node \"M2_DDR2_dqsn\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[5\] " "Node \"M2_DDR2_dqsn\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[6\] " "Node \"M2_DDR2_dqsn\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[7\] " "Node \"M2_DDR2_dqsn\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_oct_rdn " "Node \"M2_DDR2_oct_rdn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rdn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_oct_rup " "Node \"M2_DDR2_oct_rup\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rup" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_odt\[0\] " "Node \"M2_DDR2_odt\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_odt\[1\] " "Node \"M2_DDR2_odt\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ras_n " "Node \"M2_DDR2_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_we_n " "Node \"M2_DDR2_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "M2_DDR2_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_CONF_D\[0\] " "Node \"MAX_CONF_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_CONF_D\[1\] " "Node \"MAX_CONF_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_CONF_D\[2\] " "Node \"MAX_CONF_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_PLL_D\[0\] " "Node \"MAX_PLL_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_PLL_D\[1\] " "Node \"MAX_PLL_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_PLL_D\[2\] " "Node \"MAX_PLL_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank2 " "Node \"OSC_50_Bank2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank4 " "Node \"OSC_50_Bank4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank5 " "Node \"OSC_50_Bank5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank6 " "Node \"OSC_50_Bank6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank7 " "Node \"OSC_50_Bank7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PLL_CLKIN_p " "Node \"PLL_CLKIN_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1367250226289 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1367250226289 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:14 " "Fitter preparation operations ending: elapsed time is 00:02:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367250226303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1367250253561 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "14 " "Fitter has implemented the following 14 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "" 0 -1 1367250311770 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "" 0 -1 1367250311770 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "14 " "Fitter has implemented the following 14 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "" 0 -1 1367250311770 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "" 0 -1 1367250311770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:58 " "Fitter placement preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367250311770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1367250312136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1367250345728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367250345729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1367250374889 ""}
