// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..11], a=f0, b=f1, c=f2, d=f3, e=f4, f=f5, g=f6, h=f7);
    RAM512(in=in, load=f0, address=address[0..8], out=v0);
    RAM512(in=in, load=f1, address=address[0..8], out=v1);
    RAM512(in=in, load=f2, address=address[0..8], out=v2);
    RAM512(in=in, load=f3, address=address[0..8], out=v3);
    RAM512(in=in, load=f4, address=address[0..8], out=v4);
    RAM512(in=in, load=f5, address=address[0..8], out=v5);
    RAM512(in=in, load=f6, address=address[0..8], out=v6);
    RAM512(in=in, load=f7, address=address[0..8], out=v7);
    Mux8Way16(a=v0, b=v1, c=v2, d=v3, e=v4, f=v5, g=v6, h=v7, sel=address[9..11], out=out);
}