{
    "1": {
        "name": "conv1_Pipeline_L2_L3_L4",
        "file": "AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
        "fileloc": "91",
        "instructions": "91",
        "total_instructions": "91",
        "calls": "",
        "basicblocks": "16",
        "loads": {
            "L": "5"
        },
        "stores": {
            "L": "17"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "conv1_Pipeline_L1",
        "file": "AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
        "fileloc": "57",
        "instructions": "1510",
        "total_instructions": "1510",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "G": "1",
            "L": "2"
        },
        "stores": {
            "L": "4"
        },
        "loops": {
            "L": "1"
        }
    },
    "3": {
        "name": "conv1_Pipeline_L7",
        "file": "AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
        "fileloc": "58",
        "instructions": "2768",
        "total_instructions": "2768",
        "calls": "",
        "basicblocks": "15",
        "loads": {
            "L": "702"
        },
        "stores": {
            "L": "837"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "conv1",
        "file": "conv1.cpp",
        "fileloc": "32",
        "instructions": "791",
        "total_instructions": "5160",
        "calls": "1 3 2",
        "basicblocks": "7",
        "loads": {
            "L": "367"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1",
            "N": "1"
        }
    }
}
