*************************************************************************
****************************************************************************************/
library work;
use pgl_defs,pgl12g_defs;
use pgl_funcs_connect_io_bank;

structure arch_nl connect_IOB_TILES of devPGL12G
{
    //unsigned int L_X_TILES[] = {0};

    string l_banks[] = {"L0", "L1", "R0", "R1"};
    string lr;
    int bank;
    foreach lr( {"L","R"} )
    {
      foreach bank( {[0:1]} )
      {
        connect_pad_bank( lr, bank, NUM_TILE_X, NUM_REGION );
      }
    }

    unsigned int L_REGIONS[] = {0,1};
    unsigned int tx,rx;

   foreach rx (L_REGIONS)
   {
     connect_IOB_SCANCHAIN_BANK(rx, "L", CCS_TILE_X, CCS_TILE_Y, ESD_PGL12G_TILE_X, NUM_TILE_X, NUM_REGION, "ESD_PGL12G_TILE", 0);

     connect_IOB_SCANCHAIN_BANK(rx, "R", CCS_TILE_X, CCS_TILE_Y, ESD_PGL12G_TILE_X, NUM_TILE_X, NUM_REGION, "ESD_PGL12G_TILE", 0);
   }


  
};
/***************************************************************************************
****************************************************************************************/
library work;
use pgl_defs,pgl12g_defs;
use pgl_funcs_connect_io_bank;

structure arch_nl connect_IOL_TILES of devPGL12G
{
    unsigned int L_REGIONS[] = {0,1};
    unsigned int s_hmemc = NUM_TILE_Y - 1;
    unsigned int n_hmemc = 0;
    unsigned int ty_dqs0 = 24;
    unsigned int ty_dqs1 = 13;
    unsigned int ty_dqs2 = 6;
    unsigned int ty_iol_comp0 = 1;
    unsigned int ty_iol_comp1 = 29;
    unsigned int ty_iol_iol_pll0_out = 19;
    unsigned int ty_iol_iol_pll1_out = 11;

    unsigned int l_ty_dqs0[] = {[21:22,25:29]};
    unsigned int l_ty_dqs1[] = {[10:12,18:20]};
    unsigned int l_ty_dqs2[] = {[1:5,8:9]};

    unsigned int rx,tx;
    string type_lr;

    foreach rx(L_REGIONS)
    {
        foreach tx(L_IOL_TILES_X)
        {
          connect_iol_BANK(rx, tx, ty_dqs0, l_ty_dqs0, ty_iol_comp0, ty_iol_comp1, ty_iol_iol_pll0_out, ty_iol_iol_pll1_out, s_hmemc, n_hmemc, 0);
          connect_iol_BANK(rx, tx, ty_dqs1, l_ty_dqs1, ty_iol_comp0, ty_iol_comp1, ty_iol_iol_pll0_out, ty_iol_iol_pll1_out, s_hmemc, n_hmemc, 0);
          connect_iol_BANK(rx, tx, ty_dqs2, l_ty_dqs2, ty_iol_comp0, ty_iol_comp1, ty_iol_iol_pll0_out, ty_iol_iol_pll1_out, s_hmemc, n_hmemc, 0);

          connect_dqs_BANK(rx, tx, NUM_REGION, s_hmemc, n_hmemc, 0);
        }

//        foreach tx(L_IOL_TILES_X_R)
//        {
//          connect_iol_BANK(rx, tx, ty_dqs0, l_ty_dqs0, ty_iol_comp0, ty_iol_comp1, ty_iol_iol_pll0_out, ty_iol_iol_pll1_out, s_hmemc, n_hmemc, 0);
//          connect_iol_BANK(rx, tx, ty_dqs1, l_ty_dqs1, ty_iol_comp0, ty_iol_comp1, ty_iol_iol_pll0_out, ty_iol_iol_pll1_out, s_hmemc, n_hmemc, 0);
//          connect_iol_BANK(rx, tx, ty_dqs2, l_ty_dqs2, ty_iol_comp0, ty_iol_comp1, ty_iol_iol_pll0_out, ty_iol_iol_pll1_out, s_hmemc, n_hmemc, 0);

//          connect_dqs_BANK(rx, tx, NUM_REGION, S_HMEMC_TILE, N_HMEMC_TILE, 0);
//        }

    }
    
};

/***************************************************************************************
****************************************************************************************/
//library work;
//use pgl_defs,pgl12g_defs;
//use pgl_funcs_connect_io_bank;
//
//structure arch_nl connect_HMEMC_TILES of devPGL12G
//{
//    unsigned int tx_hmemc = 31;
//    unsigned int ty_hmemc = 0;
//
//    connect_hmemc_tiles("r", tx_hmemc, tx_hmemc, ty_hmemc, NUM_TILE_X);
//
//};


