digraph "CFG for '_Z9uplo_reluiiifPKfiiPfii' function" {
	label="CFG for '_Z9uplo_reluiiifPKfiiPfii' function";

	Node0x5ce7c20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %11, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %19 = add i32 %17, %18\l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %21 = getelementptr i8, i8 addrspace(4)* %12, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !4, !invariant.load !5\l  %24 = zext i16 %23 to i32\l  %25 = mul i32 %20, %24\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %27 = add i32 %25, %26\l  %28 = icmp slt i32 %19, %0\l  %29 = icmp slt i32 %27, %0\l  %30 = select i1 %28, i1 %29, i1 false\l  br i1 %30, label %31, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5ce7c20:s0 -> Node0x5cec200;
	Node0x5ce7c20:s1 -> Node0x5cec290;
	Node0x5cec200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%31:\l31:                                               \l  %32 = icmp eq i32 %1, 132\l  %33 = mul nsw i32 %19, %2\l  %34 = mul nsw i32 %27, %2\l  %35 = icmp sgt i32 %33, %34\l  %36 = icmp sge i32 %33, %34\l  %37 = select i1 %32, i1 %35, i1 %36\l  br i1 %37, label %38, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5cec200:s0 -> Node0x5cea200;
	Node0x5cec200:s1 -> Node0x5cec290;
	Node0x5cea200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%38:\l38:                                               \l  %39 = add nsw i32 %19, %5\l  %40 = mul nsw i32 %27, %6\l  %41 = add nsw i32 %39, %40\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %4, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %45 = fmul contract float %44, %3\l  %46 = tail call float @llvm.maxnum.f32(float %44, float %45)\l  %47 = add nsw i32 %19, %8\l  %48 = mul nsw i32 %27, %9\l  %49 = add nsw i32 %47, %48\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %7, i64 %50\l  store float %46, float addrspace(1)* %51, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x5cea200 -> Node0x5cec290;
	Node0x5cec290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
