
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    11    0.083244    0.056435    2.384965    3.225334 v i_sram.sram6/DO[15] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[15] (net)
                      0.056512    0.006841    3.232174 v _554_/A (sky130_fd_sc_hd__or3_1)
     1    0.014782    0.131431    0.444457    3.676632 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.131439    0.001194    3.677826 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.041023    0.141125    0.503408    4.181233 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.142248    0.009279    4.190513 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.032635    0.165745    0.331387    4.521899 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.166041    0.006173    4.528072 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.038381    0.129295    0.411770    4.939842 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.129835    0.007120    4.946962 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.017091    0.120392    0.398350    5.345313 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.120424    0.001896    5.347209 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.073620    0.196896    0.402566    5.749775 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.202740    0.026950    5.776726 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000474    0.018377    0.132733    5.909459 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.018377    0.000011    5.909470 v wbs_dat_o[15] (out)
                                              5.909470   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.909470   data arrival time
---------------------------------------------------------------------------------------------
                                             12.840530   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.061262    0.046796    2.370415    3.210784 v i_sram.sram6/DO[25] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[25] (net)
                      0.059945    0.018970    3.229754 v _642_/A (sky130_fd_sc_hd__or3_1)
     1    0.017653    0.146716    0.460578    3.690333 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.146729    0.001499    3.691832 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.025236    0.134575    0.255685    3.947517 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.134661    0.003117    3.950634 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.056878    0.169627    0.424802    4.375436 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.172796    0.018410    4.393846 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.073548    0.148226    0.504217    4.898063 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.153785    0.022299    4.920362 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018481    0.126814    0.408530    5.328892 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.126854    0.002121    5.331013 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.101700    0.159095    0.250368    5.581380 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.184465    0.047781    5.629161 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000541    0.018148    0.127499    5.756660 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.018148    0.000016    5.756676 v wbs_dat_o[25] (out)
                                              5.756676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.756676   data arrival time
---------------------------------------------------------------------------------------------
                                             12.993325   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.061442    0.049540    2.372792    3.213161 v i_sram.sram6/DO[3] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[3] (net)
                      0.056415    0.013800    3.226960 v _450_/A (sky130_fd_sc_hd__or3_1)
     1    0.010819    0.113453    0.423714    3.650674 v _450_/X (sky130_fd_sc_hd__or3_1)
                                                         _058_ (net)
                      0.113453    0.000888    3.651561 v _451_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.058318    0.161077    0.262976    3.914538 v _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.163764    0.016328    3.930866 v _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.037649    0.190718    0.411332    4.342198 v _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.191002    0.006516    4.348714 v _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.034943    0.192880    0.485870    4.834585 v _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.193074    0.005488    4.840073 v _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051098    0.164883    0.510946    5.351019 v _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.166324    0.011719    5.362738 v _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.029413    0.152403    0.257027    5.619764 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.152636    0.005273    5.625038 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000965    0.019287    0.120470    5.745507 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.019287    0.000027    5.745534 v wbs_dat_o[3] (out)
                                              5.745534   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.745534   data arrival time
---------------------------------------------------------------------------------------------
                                             13.004467   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047724    0.041676    2.371609    3.211978 v i_sram.sram6/DO[2] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[2] (net)
                      0.041676    0.003815    3.215792 v _442_/A (sky130_fd_sc_hd__or3_1)
     1    0.013534    0.125947    0.433686    3.649478 v _442_/X (sky130_fd_sc_hd__or3_1)
                                                         _051_ (net)
                      0.126074    0.001027    3.650505 v _443_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.078249    0.200776    0.308229    3.958734 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.201259    0.008558    3.967292 v _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.035789    0.183045    0.419608    4.386901 v _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.183308    0.006143    4.393044 v _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026276    0.156137    0.451715    4.844758 v _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.156279    0.004254    4.849012 v _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056006    0.175562    0.505979    5.354992 v _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.177667    0.014800    5.369792 v _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.027086    0.141335    0.255852    5.625644 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.141405    0.002919    5.628562 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000883    0.018523    0.116342    5.744904 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.018523    0.000020    5.744925 v wbs_dat_o[2] (out)
                                              5.744925   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.744925   data arrival time
---------------------------------------------------------------------------------------------
                                             13.005076   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     4    0.075211    0.055863    2.375523    3.215892 v i_sram.sram6/DO[0] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[0] (net)
                      0.068101    0.020647    3.236538 v _424_/A (sky130_fd_sc_hd__or3_1)
     1    0.011900    0.118082    0.433164    3.669702 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.118082    0.001164    3.670866 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.055165    0.171530    0.522302    4.193168 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.173759    0.015066    4.208234 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.035133    0.177512    0.351766    4.560000 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.177859    0.006886    4.566886 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.038196    0.128810    0.416726    4.983613 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.129260    0.006513    4.990126 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.022451    0.146546    0.422022    5.412148 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.146640    0.003373    5.415522 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003726    0.043464    0.245671    5.661192 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.043464    0.000273    5.661466 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001116    0.018110    0.077321    5.738787 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.018110    0.000036    5.738823 v wbs_dat_o[0] (out)
                                              5.738823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.738823   data arrival time
---------------------------------------------------------------------------------------------
                                             13.011178   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.064034    0.047778    2.377251    3.217620 v i_sram.sram6/DO[11] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[11] (net)
                      0.047778    0.006365    3.223985 v _520_/A (sky130_fd_sc_hd__or3_1)
     1    0.017103    0.143437    0.453608    3.677593 v _520_/X (sky130_fd_sc_hd__or3_1)
                                                         _120_ (net)
                      0.143467    0.002023    3.679616 v _521_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.039414    0.118991    0.251411    3.931027 v _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.120171    0.008955    3.939982 v _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.042350    0.211396    0.409381    4.349363 v _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.211927    0.009258    4.358621 v _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056814    0.177052    0.527231    4.885852 v _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.178887    0.013952    4.899804 v _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018409    0.126480    0.416733    5.316537 v _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.126526    0.002264    5.318801 v _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.067675    0.180646    0.267205    5.586007 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.183389    0.017887    5.603894 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000519    0.017998    0.126999    5.730893 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.017998    0.000011    5.730905 v wbs_dat_o[11] (out)
                                              5.730905   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.730905   data arrival time
---------------------------------------------------------------------------------------------
                                             13.019097   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.057771    0.045560    2.375323    3.215692 v i_sram.sram6/DO[10] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[10] (net)
                      0.045560    0.004836    3.220528 v _512_/A (sky130_fd_sc_hd__or3_1)
     1    0.017254    0.144080    0.454124    3.674652 v _512_/X (sky130_fd_sc_hd__or3_1)
                                                         _113_ (net)
                      0.144095    0.001516    3.676168 v _513_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.059229    0.162906    0.279056    3.955224 v _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.165412    0.015890    3.971113 v _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044224    0.141121    0.418213    4.389326 v _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.142476    0.010246    4.399572 v _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.048035    0.157614    0.488107    4.887680 v _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.159343    0.012472    4.900152 v _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.020053    0.134719    0.417646    5.317798 v _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.134771    0.002479    5.320277 v _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.065096    0.177705    0.260076    5.580353 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.181915    0.021360    5.601713 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000516    0.017940    0.126517    5.728230 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.017940    0.000014    5.728244 v wbs_dat_o[10] (out)
                                              5.728244   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.728244   data arrival time
---------------------------------------------------------------------------------------------
                                             13.021756   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.055502    0.045661    2.370328    3.210697 v i_sram.sram6/DO[26] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[26] (net)
                      0.053158    0.016295    3.226992 v _650_/A (sky130_fd_sc_hd__or3_1)
     1    0.011628    0.117419    0.426933    3.653925 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.117419    0.000826    3.654752 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.031538    0.159861    0.262756    3.917508 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.160048    0.004904    3.922412 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.060783    0.177534    0.441867    4.364279 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.180553    0.018464    4.382743 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.078486    0.154848    0.511138    4.893881 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.161428    0.024814    4.918695 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009555    0.084586    0.369570    5.288266 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.084593    0.000818    5.289083 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.103843    0.161716    0.232000    5.521084 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.188432    0.049497    5.570580 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000438    0.017740    0.127988    5.698569 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.017740    0.000010    5.698579 v wbs_dat_o[26] (out)
                                              5.698579   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.698579   data arrival time
---------------------------------------------------------------------------------------------
                                             13.051422   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047707    0.043509    2.369323    3.209692 v i_sram.sram6/DO[1] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[1] (net)
                      0.047028    0.008763    3.218455 v _434_/A (sky130_fd_sc_hd__or3_1)
     1    0.010205    0.110932    0.417723    3.636177 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.110932    0.000841    3.637019 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.062291    0.169806    0.267438    3.904456 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.173062    0.018434    3.922890 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046696    0.146128    0.425746    4.348636 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.147430    0.010378    4.359014 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.043140    0.146610    0.482207    4.841221 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.147207    0.008007    4.849228 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039616    0.139324    0.474823    5.324051 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.140038    0.008413    5.332464 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.027350    0.142586    0.240604    5.573068 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.142736    0.004135    5.577203 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000835    0.018319    0.116430    5.693633 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.018319    0.000019    5.693652 v wbs_dat_o[1] (out)
                                              5.693652   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.693652   data arrival time
---------------------------------------------------------------------------------------------
                                             13.056349   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.050382    0.042582    2.372631    3.213000 v i_sram.sram6/DO[12] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[12] (net)
                      0.042582    0.004033    3.217033 v _528_/A (sky130_fd_sc_hd__or3_1)
     1    0.018674    0.151483    0.460492    3.677525 v _528_/X (sky130_fd_sc_hd__or3_1)
                                                         _127_ (net)
                      0.151519    0.002281    3.679806 v _529_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.060653    0.164588    0.288106    3.967912 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.166554    0.014122    3.982033 v _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046284    0.145297    0.422253    4.404286 v _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.146864    0.011256    4.415543 v _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049794    0.161551    0.492679    4.908222 v _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.163116    0.012107    4.920329 v _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010923    0.090686    0.376517    5.296846 v _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.090698    0.001050    5.297896 v _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.064986    0.178154    0.238593    5.536489 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.183370    0.024107    5.560596 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001103    0.020937    0.131227    5.691823 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.020937    0.000033    5.691856 v wbs_dat_o[12] (out)
                                              5.691856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.691856   data arrival time
---------------------------------------------------------------------------------------------
                                             13.058146   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.045595    0.042784    2.369451    3.209820 v i_sram.sram6/DO[27] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[27] (net)
                      0.043917    0.007725    3.217545 v _658_/A (sky130_fd_sc_hd__or3_1)
     1    0.016698    0.142266    0.450287    3.667832 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.142296    0.002035    3.669867 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040827    0.121488    0.255057    3.924925 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.121946    0.006381    3.931305 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.062276    0.179164    0.432595    4.363901 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.181502    0.016406    4.380306 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.073214    0.148031    0.506811    4.887117 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.154238    0.023540    4.910657 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010809    0.090166    0.372945    5.283603 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.090177    0.001039    5.284641 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.090174    0.143120    0.234786    5.519427 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.160167    0.037334    5.556760 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000917    0.019277    0.122522    5.679282 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.019277    0.000026    5.679308 v wbs_dat_o[27] (out)
                                              5.679308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.679308   data arrival time
---------------------------------------------------------------------------------------------
                                             13.070693   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.059357    0.046836    2.372765    3.213134 v i_sram.sram6/DO[8] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[8] (net)
                      0.054184    0.012929    3.226063 v _496_/A (sky130_fd_sc_hd__or3_1)
     1    0.013429    0.125243    0.436587    3.662650 v _496_/X (sky130_fd_sc_hd__or3_1)
                                                         _099_ (net)
                      0.125369    0.001121    3.663771 v _497_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.058784    0.161928    0.269672    3.933443 v _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.164468    0.015940    3.949383 v _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.049364    0.151351    0.428044    4.377428 v _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.152534    0.010102    4.387529 v _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.054929    0.172591    0.504728    4.892257 v _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.174022    0.012061    4.904318 v _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015014    0.109780    0.399223    5.303541 v _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.109816    0.001882    5.305422 v _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.052996    0.150068    0.234335    5.539758 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.152869    0.015740    5.555498 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001298    0.020982    0.122834    5.678332 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.020982    0.000041    5.678372 v wbs_dat_o[8] (out)
                                              5.678372   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.678372   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071629   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.070577    0.049150    2.373373    3.213742 v i_sram.sram6/DO[28] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[28] (net)
                      0.066757    0.024255    3.237997 v _666_/A (sky130_fd_sc_hd__or3_1)
     1    0.012348    0.120855    0.434982    3.672979 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.120855    0.001363    3.674342 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.032751    0.166200    0.267276    3.941618 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.166488    0.006083    3.947701 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044148    0.140853    0.419106    4.366807 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.141967    0.009346    4.376153 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.057788    0.127413    0.479247    4.855400 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.131033    0.015455    4.870855 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011851    0.095109    0.369919    5.240774 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.095120    0.001068    5.241843 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.112741    0.172999    0.237157    5.479000 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.207998    0.059211    5.538210 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000975    0.021053    0.138119    5.676330 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.021053    0.000029    5.676359 v wbs_dat_o[28] (out)
                                              5.676359   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.676359   data arrival time
---------------------------------------------------------------------------------------------
                                             13.073642   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.063740    0.051090    2.373825    3.214193 v i_sram.sram6/DO[5] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[5] (net)
                      0.057143    0.013562    3.227756 v _466_/A (sky130_fd_sc_hd__or3_1)
     1    0.017159    0.143919    0.456937    3.684692 v _466_/X (sky130_fd_sc_hd__or3_1)
                                                         _072_ (net)
                      0.143936    0.001640    3.686333 v _468_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.070872    0.189432    0.294172    3.980505 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.193354    0.021574    4.002079 v _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.048692    0.153879    0.509008    4.511087 v _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.154069    0.004805    4.515892 v _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.052280    0.145858    0.410366    4.926258 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.147351    0.011427    4.937685 v _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.024070    0.142494    0.358865    5.296551 v _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.142608    0.003625    5.300176 v _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.049252    0.141712    0.243972    5.544147 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.143909    0.013450    5.557597 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000912    0.018750    0.117338    5.674935 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.018750    0.000021    5.674957 v wbs_dat_o[5] (out)
                                              5.674957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.674957   data arrival time
---------------------------------------------------------------------------------------------
                                             13.075045   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.053380    0.045120    2.371235    3.211604 v i_sram.sram6/DO[4] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[4] (net)
                      0.050265    0.008418    3.220022 v _458_/A (sky130_fd_sc_hd__or3_1)
     1    0.007016    0.095649    0.396817    3.616839 v _458_/X (sky130_fd_sc_hd__or3_1)
                                                         _065_ (net)
                      0.095649    0.000471    3.617310 v _459_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.068550    0.184211    0.268428    3.885738 v _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.187880    0.020553    3.906291 v _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.046563    0.145885    0.430680    4.336971 v _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.147429    0.011237    4.348208 v _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.045756    0.152346    0.486663    4.834871 v _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.153105    0.009192    4.844063 v _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.024295    0.147722    0.434352    5.278415 v _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.147843    0.003828    5.282242 v _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.031941    0.163471    0.257519    5.539761 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.163790    0.006364    5.546125 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000941    0.019510    0.123840    5.669965 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.019510    0.000025    5.669990 v wbs_dat_o[4] (out)
                                              5.669990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.669990   data arrival time
---------------------------------------------------------------------------------------------
                                             13.080011   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     6    0.060910    0.046723    2.376548    3.216917 v i_sram.sram6/DO[13] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[13] (net)
                      0.046723    0.005137    3.222054 v _536_/A (sky130_fd_sc_hd__or3_1)
     1    0.014753    0.131753    0.440975    3.663028 v _536_/X (sky130_fd_sc_hd__or3_1)
                                                         _134_ (net)
                      0.131788    0.002080    3.665109 v _537_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.042970    0.126495    0.251241    3.916350 v _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.127732    0.009541    3.925891 v _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.043666    0.217418    0.415208    4.341099 v _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.218102    0.010600    4.351699 v _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.061803    0.187893    0.539040    4.890739 v _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.189859    0.014920    4.905659 v _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009230    0.083001    0.377726    5.283385 v _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.083050    0.000776    5.284162 v _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082799    0.133616    0.232535    5.516697 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.142493    0.026519    5.543216 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000520    0.016712    0.114179    5.657395 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.016712    0.000014    5.657409 v wbs_dat_o[13] (out)
                                              5.657409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.657409   data arrival time
---------------------------------------------------------------------------------------------
                                             13.092592   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.055381    0.044621    2.374595    3.214964 v i_sram.sram6/DO[9] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[9] (net)
                      0.044621    0.004231    3.219195 v _504_/A (sky130_fd_sc_hd__or3_1)
     1    0.008742    0.103963    0.408402    3.627597 v _504_/X (sky130_fd_sc_hd__or3_1)
                                                         _106_ (net)
                      0.103963    0.000586    3.628183 v _505_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040475    0.120920    0.235661    3.863844 v _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.122048    0.008733    3.872577 v _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034521    0.178006    0.385152    4.257730 v _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.178262    0.006012    4.263741 v _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.056171    0.176143    0.513542    4.777284 v _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.178281    0.014960    4.792243 v _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.024975    0.110025    0.448298    5.240541 v _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.110177    0.003622    5.244164 v _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063722    0.174485    0.248033    5.492197 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.178536    0.020825    5.513022 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.017712    0.125287    5.638309 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.017712    0.000013    5.638322 v wbs_dat_o[9] (out)
                                              5.638322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.638322   data arrival time
---------------------------------------------------------------------------------------------
                                             13.111679   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.057047    0.045936    2.370140    3.210509 v i_sram.sram6/DO[22] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[22] (net)
                      0.055272    0.016090    3.226599 v _614_/A (sky130_fd_sc_hd__or3_1)
     1    0.010882    0.114034    0.423737    3.650337 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.114034    0.000710    3.651047 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.045968    0.132375    0.249300    3.900347 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.133297    0.008508    3.908855 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.069986    0.138309    0.387006    4.295861 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.146963    0.026501    4.322362 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.066350    0.138860    0.488494    4.810856 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.143597    0.019828    4.830684 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017885    0.123816    0.402310    5.232994 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.123854    0.002062    5.235056 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.086046    0.136305    0.256290    5.491346 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.144229    0.025297    5.516643 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.016465    0.114312    5.630955 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.016465    0.000011    5.630966 v wbs_dat_o[22] (out)
                                              5.630966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.630966   data arrival time
---------------------------------------------------------------------------------------------
                                             13.119035   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.071334    0.049174    2.373080    3.213449 v i_sram.sram6/DO[29] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[29] (net)
                      0.067957    0.022691    3.236140 v _398_/A (sky130_fd_sc_hd__or3_1)
     1    0.020777    0.163227    0.479134    3.715275 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.163266    0.002428    3.717702 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.036558    0.112971    0.256825    3.974527 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.113899    0.007611    3.982138 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039747    0.131802    0.391839    4.373978 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.132819    0.008402    4.382380 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.065049    0.136903    0.482416    4.864796 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.140986    0.017505    4.882301 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007273    0.075338    0.348887    5.231188 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.075341    0.000584    5.231771 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084020    0.135619    0.221068    5.452839 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.154105    0.037697    5.490536 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000509    0.017023    0.117739    5.608275 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.017023    0.000016    5.608291 v wbs_dat_o[29] (out)
                                              5.608291   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.608291   data arrival time
---------------------------------------------------------------------------------------------
                                             13.141710   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.077950    0.050183    2.373451    3.213820 v i_sram.sram6/DO[30] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[30] (net)
                      0.075233    0.025582    3.239402 v _407_/A (sky130_fd_sc_hd__or3_1)
     1    0.015672    0.136870    0.455222    3.694624 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.136886    0.001551    3.696175 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.031750    0.108855    0.237039    3.933214 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.109136    0.004853    3.938067 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038636    0.129198    0.387452    4.325519 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.130224    0.008325    4.333844 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.062407    0.134085    0.478646    4.812490 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.137947    0.017557    4.830047 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014301    0.106545    0.383583    5.213629 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.106575    0.001728    5.215358 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080489    0.131025    0.241202    5.456560 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.141147    0.028117    5.484677 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.016056    0.112935    5.597612 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.016056    0.000009    5.597621 v wbs_dat_o[30] (out)
                                              5.597621   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.597621   data arrival time
---------------------------------------------------------------------------------------------
                                             13.152379   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.066724    0.049087    2.376680    3.217048 v i_sram.sram6/DO[24] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[24] (net)
                      0.050511    0.007679    3.224727 v _632_/A (sky130_fd_sc_hd__or3_1)
     1    0.010935    0.114248    0.422544    3.647271 v _632_/X (sky130_fd_sc_hd__or3_1)
                                                         _219_ (net)
                      0.114248    0.000805    3.648077 v _634_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.044574    0.129377    0.247273    3.895350 v _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.130365    0.008480    3.903830 v _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.105985    0.186732    0.456692    4.360522 v _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.206789    0.046764    4.407286 v _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.068389    0.183311    0.452500    4.859786 v _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.187353    0.021770    4.881556 v _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008947    0.075811    0.309025    5.190580 v _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.075817    0.000748    5.191329 v _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.098285    0.154777    0.226557    5.417885 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.178097    0.045057    5.462942 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.001011    0.020306    0.128884    5.591826 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.020306    0.000024    5.591850 v wbs_dat_o[24] (out)
                                              5.591850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.591850   data arrival time
---------------------------------------------------------------------------------------------
                                             13.158152   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     7    0.056970    0.045115    2.374726    3.215095 v i_sram.sram6/DO[17] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[17] (net)
                      0.045115    0.005818    3.220913 v _572_/A (sky130_fd_sc_hd__or3_1)
     1    0.010842    0.113724    0.420453    3.641366 v _572_/X (sky130_fd_sc_hd__or3_1)
                                                         _166_ (net)
                      0.113724    0.001085    3.642452 v _573_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.064254    0.174664    0.270603    3.913055 v _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.178059    0.019199    3.932254 v _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.049369    0.149943    0.435615    4.367869 v _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.150116    0.004531    4.372399 v _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026051    0.155155    0.439718    4.812117 v _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.155264    0.003771    4.815888 v _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013899    0.104384    0.387880    5.203768 v _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.104398    0.001260    5.205028 v _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082350    0.134754    0.235005    5.440033 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.148001    0.032124    5.472157 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000560    0.017088    0.116181    5.588339 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.017088    0.000016    5.588355 v wbs_dat_o[17] (out)
                                              5.588355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.588355   data arrival time
---------------------------------------------------------------------------------------------
                                             13.161647   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.045705    0.040931    2.370790    3.211159 v i_sram.sram6/DO[7] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[7] (net)
                      0.040931    0.003561    3.214720 v _486_/A (sky130_fd_sc_hd__or3_1)
     1    0.011887    0.118161    0.424863    3.639583 v _486_/X (sky130_fd_sc_hd__or3_1)
                                                         _090_ (net)
                      0.118161    0.000986    3.640569 v _488_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.068573    0.183821    0.279868    3.920438 v _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.187327    0.020048    3.940486 v _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.048496    0.154666    0.504606    4.445092 v _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.155393    0.009030    4.454123 v _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.056068    0.154588    0.416581    4.870704 v _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.156358    0.012845    4.883548 v _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.015441    0.103131    0.326040    5.209589 v _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.103164    0.001741    5.211330 v _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.057169    0.159572    0.236681    5.448010 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.162661    0.017316    5.465327 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000533    0.017413    0.120597    5.585924 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.017413    0.000015    5.585939 v wbs_dat_o[7] (out)
                                              5.585939   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.585939   data arrival time
---------------------------------------------------------------------------------------------
                                             13.164062   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.055933    0.044702    2.374612    3.214981 v i_sram.sram6/DO[16] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[16] (net)
                      0.044702    0.004994    3.219976 v _564_/A (sky130_fd_sc_hd__or3_1)
     1    0.005901    0.089328    0.386816    3.606792 v _564_/X (sky130_fd_sc_hd__or3_1)
                                                         _159_ (net)
                      0.089328    0.000399    3.607191 v _565_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.047605    0.136004    0.239548    3.846740 v _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.137588    0.011555    3.858294 v _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.039302    0.197420    0.406884    4.265178 v _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.197775    0.007362    4.272540 v _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030754    0.175082    0.472710    4.745250 v _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.175287    0.005358    4.750608 v _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019435    0.131488    0.420440    5.171048 v _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.131524    0.002081    5.173128 v _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063896    0.172750    0.262904    5.436032 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.175029    0.015664    5.451696 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.001046    0.020391    0.128161    5.579857 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.020391    0.000030    5.579886 v wbs_dat_o[16] (out)
                                              5.579886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.579886   data arrival time
---------------------------------------------------------------------------------------------
                                             13.170115   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.046057    0.041189    2.370826    3.211195 v i_sram.sram6/DO[18] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[18] (net)
                      0.041189    0.003894    3.215089 v _580_/A (sky130_fd_sc_hd__or3_1)
     1    0.006510    0.092779    0.390436    3.605525 v _580_/X (sky130_fd_sc_hd__or3_1)
                                                         _173_ (net)
                      0.092779    0.000500    3.606026 v _581_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043103    0.126381    0.234778    3.840803 v _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.127400    0.008552    3.849355 v _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044380    0.141115    0.405381    4.254736 v _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.142277    0.009418    4.264154 v _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.035178    0.194102    0.469143    4.733298 v _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.194370    0.006447    4.739745 v _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021070    0.139789    0.434468    5.174213 v _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.139837    0.002413    5.176626 v _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.082883    0.135511    0.250761    5.427387 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.149676    0.033238    5.460625 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.016643    0.116026    5.576651 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.016643    0.000011    5.576662 v wbs_dat_o[18] (out)
                                              5.576662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.576662   data arrival time
---------------------------------------------------------------------------------------------
                                             13.173339   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.053745    0.043920    2.373703    3.214072 v i_sram.sram6/DO[21] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[21] (net)
                      0.043920    0.004745    3.218817 v _606_/A (sky130_fd_sc_hd__or3_1)
     1    0.006802    0.094518    0.393422    3.612240 v _606_/X (sky130_fd_sc_hd__or3_1)
                                                         _196_ (net)
                      0.094518    0.000484    3.612723 v _607_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.047901    0.136533    0.242766    3.855489 v _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.137940    0.010623    3.866112 v _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.057309    0.169901    0.428301    4.294414 v _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.172501    0.016744    4.311157 v _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.026329    0.156253    0.448684    4.759841 v _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.156341    0.003420    4.763261 v _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014023    0.105035    0.388721    5.151982 v _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.105051    0.001318    5.153300 v _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.097465    0.153359    0.240338    5.393637 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.176107    0.044290    5.437928 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000567    0.018007    0.125058    5.562985 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.018007    0.000016    5.563002 v wbs_dat_o[21] (out)
                                              5.563002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.563002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.186999   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.082361    0.051361    2.375210    3.215579 v i_sram.sram6/DO[31] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[31] (net)
                      0.077910    0.027226    3.242805 v _415_/A (sky130_fd_sc_hd__or3_1)
     1    0.011142    0.115284    0.432678    3.675483 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.115284    0.000789    3.676272 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034551    0.108554    0.232591    3.908863 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.109150    0.005690    3.914553 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032603    0.123604    0.372643    4.287196 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.124007    0.006128    4.293324 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.060651    0.131144    0.474623    4.767947 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.135204    0.016934    4.784881 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008752    0.081311    0.356425    5.141306 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.081317    0.000770    5.142076 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.091587    0.144870    0.226424    5.368500 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.169024    0.044214    5.412714 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000476    0.017326    0.122185    5.534899 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.017326    0.000014    5.534913 v wbs_dat_o[31] (out)
                                              5.534913   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.534913   data arrival time
---------------------------------------------------------------------------------------------
                                             13.215088   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     9    0.054361    0.044142    2.374214    3.214583 v i_sram.sram6/DO[20] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[20] (net)
                      0.044142    0.004332    3.218915 v _598_/A (sky130_fd_sc_hd__or3_1)
     1    0.006428    0.092294    0.390626    3.609541 v _598_/X (sky130_fd_sc_hd__or3_1)
                                                         _189_ (net)
                      0.092294    0.000474    3.610015 v _599_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.071736    0.186172    0.283249    3.893264 v _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.186454    0.006381    3.899645 v _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.037095    0.188399    0.418132    4.317777 v _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.188709    0.006751    4.324528 v _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.032371    0.181926    0.475689    4.800217 v _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.182084    0.004830    4.805047 v _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006094    0.068504    0.355365    5.160412 v _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.068504    0.000423    5.160835 v _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.091621    0.141286    0.242823    5.403657 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.142386    0.010498    5.414155 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001084    0.019578    0.118040    5.532195 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.019578    0.000031    5.532226 v wbs_dat_o[20] (out)
                                              5.532226   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.532226   data arrival time
---------------------------------------------------------------------------------------------
                                             13.217775   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.059079    0.045982    2.375578    3.215947 v i_sram.sram6/DO[6] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[6] (net)
                      0.045982    0.005495    3.221442 v _476_/A (sky130_fd_sc_hd__or3_1)
     1    0.010659    0.112661    0.419739    3.641181 v _476_/X (sky130_fd_sc_hd__or3_1)
                                                         _081_ (net)
                      0.112661    0.001080    3.642261 v _478_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.052901    0.148775    0.255757    3.898018 v _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.150914    0.013920    3.911938 v _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.051446    0.159305    0.497812    4.409750 v _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.159489    0.004824    4.414574 v _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.046772    0.134235    0.403193    4.817767 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.135459    0.009831    4.827598 v _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.018604    0.117456    0.331596    5.159194 v _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.117500    0.002113    5.161307 v _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048708    0.140492    0.232507    5.393814 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.142441    0.012763    5.406577 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000458    0.016391    0.113729    5.520306 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.016391    0.000009    5.520315 v wbs_dat_o[6] (out)
                                              5.520315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.520315   data arrival time
---------------------------------------------------------------------------------------------
                                             13.229686   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.060805    0.046443    2.374936    3.215305 v i_sram.sram6/DO[19] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[19] (net)
                      0.047348    0.008139    3.223444 v _588_/A (sky130_fd_sc_hd__or3_1)
     1    0.008295    0.103058    0.405640    3.629085 v _588_/X (sky130_fd_sc_hd__or3_1)
                                                         _180_ (net)
                      0.103058    0.000646    3.629730 v _590_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.085853    0.137420    0.241547    3.871278 v _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.149171    0.031014    3.902292 v _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.068668    0.200703    0.519043    4.421335 v _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.204588    0.022313    4.443648 v _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.021020    0.118305    0.355053    4.798701 v _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.118389    0.002855    4.801555 v _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.013222    0.093156    0.302463    5.104018 v _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.093168    0.001102    5.105120 v _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089618    0.143942    0.231716    5.336836 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.161438    0.037824    5.374661 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000562    0.017522    0.120417    5.495078 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.017522    0.000016    5.495094 v wbs_dat_o[19] (out)
                                              5.495094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.495094   data arrival time
---------------------------------------------------------------------------------------------
                                             13.254907   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.056078    0.044882    2.374739    3.215108 v i_sram.sram6/DO[14] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[14] (net)
                      0.044882    0.004447    3.219555 v _544_/A (sky130_fd_sc_hd__or3_1)
     1    0.012398    0.120249    0.428318    3.647873 v _544_/X (sky130_fd_sc_hd__or3_1)
                                                         _141_ (net)
                      0.120369    0.001747    3.649620 v _546_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050168    0.141616    0.257051    3.906671 v _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.143161    0.011518    3.918190 v _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.067995    0.136002    0.432893    4.351082 v _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.143564    0.024611    4.375693 v _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.064045    0.172148    0.424469    4.800162 v _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.174459    0.015680    4.815843 v _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006369    0.064310    0.288758    5.104601 v _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.064313    0.000508    5.105109 v _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.057376    0.102438    0.203113    5.308222 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.110530    0.021669    5.329892 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.015580    0.102296    5.432187 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.015580    0.000011    5.432198 v wbs_dat_o[14] (out)
                                              5.432198   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.432198   data arrival time
---------------------------------------------------------------------------------------------
                                             13.317803   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.063215    0.047806    2.376670    3.217039 v i_sram.sram6/DO[23] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[23] (net)
                      0.047878    0.006669    3.223708 v _622_/A (sky130_fd_sc_hd__or3_1)
     1    0.014285    0.129895    0.439308    3.663016 v _622_/X (sky130_fd_sc_hd__or3_1)
                                                         _210_ (net)
                      0.129903    0.001160    3.664177 v _624_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.064601    0.111046    0.239698    3.903874 v _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.118310    0.021791    3.925666 v _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.093186    0.170114    0.444140    4.369805 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.181590    0.034176    4.403981 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.020730    0.116854    0.345868    4.749849 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.116917    0.002491    4.752341 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005102    0.058226    0.259627    5.011968 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.058226    0.000242    5.012211 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.074659    0.123471    0.212970    5.225181 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.134863    0.028533    5.253714 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000469    0.016211    0.111434    5.365148 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.016211    0.000011    5.365158 v wbs_dat_o[23] (out)
                                              5.365158   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.365158   data arrival time
---------------------------------------------------------------------------------------------
                                             13.384843   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003756    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000207    0.000103    1.000103 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.072843    0.538155    1.538259 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072843    0.000238    1.538496 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150110    0.296491    0.278896    1.817392 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.298545    0.020051    1.837443 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.255035    0.738762    0.618767    2.456211 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.738973    0.011111    2.467322 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.231944    0.688207    0.636472    3.103794 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.692829    0.047637    3.151431 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.267387    0.232191    0.177449    3.328880 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.326464    0.114698    3.443578 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              3.443578   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -1.254881   19.293190   library setup time
                                             19.293190   data required time
---------------------------------------------------------------------------------------------
                                             19.293190   data required time
                                             -3.443578   data arrival time
---------------------------------------------------------------------------------------------
                                             15.849612   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002746    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000147    0.000073    1.000074 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085708    0.259722    0.256439    1.256512 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.264422    0.027923    1.284435 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.270598    0.860617    0.577330    1.861766 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      0.867391    0.065670    1.927435 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.269863    0.374317    0.878488    2.805923 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.406594    0.081539    2.887463 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.363365    0.357429    0.371267    3.258729 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.408032    0.102966    3.361696 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              3.361696   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -1.281468   19.330965   library setup time
                                             19.330965   data required time
---------------------------------------------------------------------------------------------
                                             19.330965   data required time
                                             -3.361696   data arrival time
---------------------------------------------------------------------------------------------
                                             15.969271   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002746    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000147    0.000073    1.000074 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085708    0.259722    0.256439    1.256512 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.264318    0.027623    1.284136 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.188441    0.544238    0.557572    1.841708 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.559550    0.072565    1.914273 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.039859    0.140850    0.351823    2.266096 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.141784    0.008679    2.274776 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070319    0.682750    1.013724    3.288499 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.682931    0.010631    3.299130 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              3.299130   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -1.327659   19.268438   library setup time
                                             19.268438   data required time
---------------------------------------------------------------------------------------------
                                             19.268438   data required time
                                             -3.299130   data arrival time
---------------------------------------------------------------------------------------------
                                             15.969308   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003591    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000196    0.000098    1.000098 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004619    0.062373    0.544850    1.544948 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.062373    0.000215    1.545163 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148503    0.132019    0.206207    1.751370 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.136552    0.019334    1.770704 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.243801    0.519901    0.471751    2.242455 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.557905    0.108345    2.350800 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.231845    0.838576    0.822122    3.172922 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.838946    0.014694    3.187617 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              3.187617   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -1.351249   19.239122   library setup time
                                             19.239122   data required time
---------------------------------------------------------------------------------------------
                                             19.239122   data required time
                                             -3.187617   data arrival time
---------------------------------------------------------------------------------------------
                                             16.051506   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003756    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000207    0.000103    1.000103 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.072843    0.538155    1.538259 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072843    0.000238    1.538496 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150110    0.296491    0.278896    1.817392 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.298564    0.020140    1.837533 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.145714    0.474027    0.504800    2.342333 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.474332    0.010122    2.352454 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.245486    0.393407    0.322851    2.675305 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.416092    0.073018    2.748323 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.241868    0.297218    0.355556    3.103879 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.315176    0.057023    3.160902 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              3.160902   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -1.262758   19.316830   library setup time
                                             19.316830   data required time
---------------------------------------------------------------------------------------------
                                             19.316830   data required time
                                             -3.160902   data arrival time
---------------------------------------------------------------------------------------------
                                             16.155928   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003756    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000207    0.000103    1.000103 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.072843    0.538155    1.538259 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072843    0.000238    1.538496 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150110    0.296491    0.278896    1.817392 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.298564    0.020140    1.837533 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.145714    0.474027    0.504800    2.342333 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.476389    0.027252    2.369585 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.233444    0.401098    0.275032    2.644617 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.410232    0.049434    2.694051 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.238750    0.293310    0.351676    3.045727 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.309006    0.053063    3.098790 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              3.098790   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -1.261515   19.340008   library setup time
                                             19.340008   data required time
---------------------------------------------------------------------------------------------
                                             19.340008   data required time
                                             -3.098790   data arrival time
---------------------------------------------------------------------------------------------
                                             16.241217   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003591    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000196    0.000098    1.000098 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004619    0.062373    0.544850    1.544948 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.062373    0.000215    1.545163 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.148503    0.132019    0.206207    1.751370 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.134747    0.015213    1.766583 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.293317    0.404332    0.706430    2.473013 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.425551    0.071927    2.544941 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.295436    0.305133    0.353163    2.898103 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.338658    0.078608    2.976712 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.976712   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -1.267489   19.328350   library setup time
                                             19.328350   data required time
---------------------------------------------------------------------------------------------
                                             19.328350   data required time
                                             -2.976712   data arrival time
---------------------------------------------------------------------------------------------
                                             16.351639   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.869033    0.185524    3.344884 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              3.344884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.784613   19.811485   library setup time
                                             19.811485   data required time
---------------------------------------------------------------------------------------------
                                             19.811485   data required time
                                             -3.344884   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466600   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.868835    0.185275    3.344635 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              3.344635   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.784571   19.811527   library setup time
                                             19.811527   data required time
---------------------------------------------------------------------------------------------
                                             19.811527   data required time
                                             -3.344635   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466892   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.868472    0.184816    3.344176 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              3.344176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.784493   19.811605   library setup time
                                             19.811605   data required time
---------------------------------------------------------------------------------------------
                                             19.811605   data required time
                                             -3.344176   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467428   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.897960    0.240226    3.337104 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              3.337104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790815   19.805283   library setup time
                                             19.805283   data required time
---------------------------------------------------------------------------------------------
                                             19.805283   data required time
                                             -3.337104   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468178   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.867944    0.184148    3.343508 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              3.343508   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.784380   19.811718   library setup time
                                             19.811718   data required time
---------------------------------------------------------------------------------------------
                                             19.811718   data required time
                                             -3.343508   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468210   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.897722    0.239976    3.336854 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              3.336854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790764   19.805332   library setup time
                                             19.805332   data required time
---------------------------------------------------------------------------------------------
                                             19.805332   data required time
                                             -3.336854   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468479   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.897310    0.239541    3.336419 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              3.336419   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790676   19.805422   library setup time
                                             19.805422   data required time
---------------------------------------------------------------------------------------------
                                             19.805422   data required time
                                             -3.336419   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469002   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.863485    0.178445    3.337806 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              3.337806   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.783319   19.807051   library setup time
                                             19.807051   data required time
---------------------------------------------------------------------------------------------
                                             19.807051   data required time
                                             -3.337806   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469246   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.867233    0.183245    3.342604 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              3.342604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.784227   19.811871   library setup time
                                             19.811871   data required time
---------------------------------------------------------------------------------------------
                                             19.811871   data required time
                                             -3.342604   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469265   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.863305    0.178213    3.337573 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              3.337573   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.783281   19.807091   library setup time
                                             19.807091   data required time
---------------------------------------------------------------------------------------------
                                             19.807091   data required time
                                             -3.337573   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469519   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.896746    0.238946    3.335824 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              3.335824   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790555   19.805542   library setup time
                                             19.805542   data required time
---------------------------------------------------------------------------------------------
                                             19.805542   data required time
                                             -3.335824   data arrival time
---------------------------------------------------------------------------------------------
                                             16.469719   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.862969    0.177778    3.337138 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              3.337138   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.783209   19.807163   library setup time
                                             19.807163   data required time
---------------------------------------------------------------------------------------------
                                             19.807163   data required time
                                             -3.337138   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470024   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.866345    0.182114    3.341474 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              3.341474   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.784037   19.812059   library setup time
                                             19.812059   data required time
---------------------------------------------------------------------------------------------
                                             19.812059   data required time
                                             -3.341474   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470585   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.895943    0.238096    3.334974 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              3.334974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790383   19.805716   library setup time
                                             19.805716   data required time
---------------------------------------------------------------------------------------------
                                             19.805716   data required time
                                             -3.334974   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470741   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.862464    0.177124    3.336484 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              3.336484   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.783100   19.807272   library setup time
                                             19.807272   data required time
---------------------------------------------------------------------------------------------
                                             19.807272   data required time
                                             -3.336484   data arrival time
---------------------------------------------------------------------------------------------
                                             16.470785   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.861791    0.176250    3.335610 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              3.335610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.782956   19.807415   library setup time
                                             19.807415   data required time
---------------------------------------------------------------------------------------------
                                             19.807415   data required time
                                             -3.335610   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471804   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.865284    0.180758    3.340118 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              3.340118   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.783809   19.812290   library setup time
                                             19.812290   data required time
---------------------------------------------------------------------------------------------
                                             19.812290   data required time
                                             -3.340118   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472172   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.894541    0.236609    3.333487 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              3.333487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790082   19.806015   library setup time
                                             19.806015   data required time
---------------------------------------------------------------------------------------------
                                             19.806015   data required time
                                             -3.333487   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472528   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.860951    0.175157    3.334517 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              3.334517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.782776   19.807594   library setup time
                                             19.807594   data required time
---------------------------------------------------------------------------------------------
                                             19.807594   data required time
                                             -3.334517   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473078   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.864302    0.179498    3.338857 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              3.338857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.783599   19.812498   library setup time
                                             19.812498   data required time
---------------------------------------------------------------------------------------------
                                             19.812498   data required time
                                             -3.338857   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473640   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.893298    0.235287    3.332165 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              3.332165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.789816   19.806282   library setup time
                                             19.806282   data required time
---------------------------------------------------------------------------------------------
                                             19.806282   data required time
                                             -3.332165   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474117   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.859948    0.173845    3.333205 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              3.333205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.782561   19.807810   library setup time
                                             19.807810   data required time
---------------------------------------------------------------------------------------------
                                             19.807810   data required time
                                             -3.333205   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474606   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.891268    0.233119    3.329997 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              3.329997   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.789380   19.806717   library setup time
                                             19.806717   data required time
---------------------------------------------------------------------------------------------
                                             19.806717   data required time
                                             -3.329997   data arrival time
---------------------------------------------------------------------------------------------
                                             16.476719   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.886800    0.228312    3.325190 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              3.325190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.788318   19.802052   library setup time
                                             19.802052   data required time
---------------------------------------------------------------------------------------------
                                             19.802052   data required time
                                             -3.325190   data arrival time
---------------------------------------------------------------------------------------------
                                             16.476864   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.886577    0.228070    3.324948 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              3.324948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.788270   19.802099   library setup time
                                             19.802099   data required time
---------------------------------------------------------------------------------------------
                                             19.802099   data required time
                                             -3.324948   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477152   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.886160    0.227619    3.324497 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              3.324497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.788181   19.802191   library setup time
                                             19.802191   data required time
---------------------------------------------------------------------------------------------
                                             19.802191   data required time
                                             -3.324497   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477694   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.885534    0.226939    3.323817 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              3.323817   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.788047   19.802324   library setup time
                                             19.802324   data required time
---------------------------------------------------------------------------------------------
                                             19.802324   data required time
                                             -3.323817   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478506   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.857092    0.170076    3.329436 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              3.329436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.781949   19.808422   library setup time
                                             19.808422   data required time
---------------------------------------------------------------------------------------------
                                             19.808422   data required time
                                             -3.329436   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478985   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.883353    0.224566    3.321444 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              3.321444   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.787579   19.802792   library setup time
                                             19.802792   data required time
---------------------------------------------------------------------------------------------
                                             19.802792   data required time
                                             -3.321444   data arrival time
---------------------------------------------------------------------------------------------
                                             16.481346   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.880791    0.221760    3.318638 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              3.318638   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.787030   19.803341   library setup time
                                             19.803341   data required time
---------------------------------------------------------------------------------------------
                                             19.803341   data required time
                                             -3.318638   data arrival time
---------------------------------------------------------------------------------------------
                                             16.484703   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.879504    0.220344    3.317221 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              3.317221   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.786754   19.803617   library setup time
                                             19.803617   data required time
---------------------------------------------------------------------------------------------
                                             19.803617   data required time
                                             -3.317221   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486395   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.877898    0.218570    3.315448 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              3.315448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.786409   19.803961   library setup time
                                             19.803961   data required time
---------------------------------------------------------------------------------------------
                                             19.803961   data required time
                                             -3.315448   data arrival time
---------------------------------------------------------------------------------------------
                                             16.488514   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.841976    0.149056    3.308416 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              3.308416   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.780114   19.821409   library setup time
                                             19.821409   data required time
---------------------------------------------------------------------------------------------
                                             19.821409   data required time
                                             -3.308416   data arrival time
---------------------------------------------------------------------------------------------
                                             16.512993   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.841815    0.148817    3.308177 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              3.308177   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.780079   19.821444   library setup time
                                             19.821444   data required time
---------------------------------------------------------------------------------------------
                                             19.821444   data required time
                                             -3.308177   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513266   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.841575    0.148462    3.307822 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              3.307822   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.780028   19.821495   library setup time
                                             19.821495   data required time
---------------------------------------------------------------------------------------------
                                             19.821495   data required time
                                             -3.307822   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513672   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.841129    0.147800    3.307160 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              3.307160   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.779932   19.821590   library setup time
                                             19.821590   data required time
---------------------------------------------------------------------------------------------
                                             19.821590   data required time
                                             -3.307160   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514429   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.840333    0.146610    3.305970 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              3.305970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.779761   19.821760   library setup time
                                             19.821760   data required time
---------------------------------------------------------------------------------------------
                                             19.821760   data required time
                                             -3.305970   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515791   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.839588    0.145490    3.304850 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              3.304850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.779602   19.821920   library setup time
                                             19.821920   data required time
---------------------------------------------------------------------------------------------
                                             19.821920   data required time
                                             -3.304850   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517071   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.838701    0.144142    3.303502 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              3.303502   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.779412   19.822111   library setup time
                                             19.822111   data required time
---------------------------------------------------------------------------------------------
                                             19.822111   data required time
                                             -3.303502   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518610   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.837710    0.142621    3.301981 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              3.301981   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.779199   19.822325   library setup time
                                             19.822325   data required time
---------------------------------------------------------------------------------------------
                                             19.822325   data required time
                                             -3.301981   data arrival time
---------------------------------------------------------------------------------------------
                                             16.520344   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.855710    0.193200    3.290078 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              3.290078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.783058   19.818464   library setup time
                                             19.818464   data required time
---------------------------------------------------------------------------------------------
                                             19.818464   data required time
                                             -3.290078   data arrival time
---------------------------------------------------------------------------------------------
                                             16.528387   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.855527    0.192982    3.289860 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              3.289860   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.783019   19.818502   library setup time
                                             19.818502   data required time
---------------------------------------------------------------------------------------------
                                             19.818502   data required time
                                             -3.289860   data arrival time
---------------------------------------------------------------------------------------------
                                             16.528643   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.855138    0.192521    3.289399 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              3.289399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.782936   19.818586   library setup time
                                             19.818586   data required time
---------------------------------------------------------------------------------------------
                                             19.818586   data required time
                                             -3.289399   data arrival time
---------------------------------------------------------------------------------------------
                                             16.529188   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.854570    0.191847    3.288725 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              3.288725   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.782814   19.818708   library setup time
                                             19.818708   data required time
---------------------------------------------------------------------------------------------
                                             19.818708   data required time
                                             -3.288725   data arrival time
---------------------------------------------------------------------------------------------
                                             16.529985   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.853852    0.190993    3.287871 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              3.287871   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.782660   19.818863   library setup time
                                             19.818863   data required time
---------------------------------------------------------------------------------------------
                                             19.818863   data required time
                                             -3.287871   data arrival time
---------------------------------------------------------------------------------------------
                                             16.530993   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.852603    0.189501    3.286379 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              3.286379   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.782392   19.819130   library setup time
                                             19.819130   data required time
---------------------------------------------------------------------------------------------
                                             19.819130   data required time
                                             -3.286379   data arrival time
---------------------------------------------------------------------------------------------
                                             16.532751   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.851443    0.188110    3.284988 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              3.284988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.782144   19.819378   library setup time
                                             19.819378   data required time
---------------------------------------------------------------------------------------------
                                             19.819378   data required time
                                             -3.284988   data arrival time
---------------------------------------------------------------------------------------------
                                             16.534389   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.849984    0.186353    3.283231 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              3.283231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.781831   19.819691   library setup time
                                             19.819691   data required time
---------------------------------------------------------------------------------------------
                                             19.819691   data required time
                                             -3.283231   data arrival time
---------------------------------------------------------------------------------------------
                                             16.536461   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.807074    0.080660    3.240020 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              3.240020   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.772174   19.807415   library setup time
                                             19.807415   data required time
---------------------------------------------------------------------------------------------
                                             19.807415   data required time
                                             -3.240020   data arrival time
---------------------------------------------------------------------------------------------
                                             16.567394   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.804426    0.072080    3.231440 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              3.231440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.771606   19.807981   library setup time
                                             19.807981   data required time
---------------------------------------------------------------------------------------------
                                             19.807981   data required time
                                             -3.231440   data arrival time
---------------------------------------------------------------------------------------------
                                             16.576542   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.802292    0.064000    3.223360 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              3.223360   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.771149   19.808439   library setup time
                                             19.808439   data required time
---------------------------------------------------------------------------------------------
                                             19.808439   data required time
                                             -3.223360   data arrival time
---------------------------------------------------------------------------------------------
                                             16.585081   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.801634    0.120045    3.216923 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              3.216923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.771008   19.808580   library setup time
                                             19.808580   data required time
---------------------------------------------------------------------------------------------
                                             19.808580   data required time
                                             -3.216923   data arrival time
---------------------------------------------------------------------------------------------
                                             16.591656   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.800653    0.056704    3.216064 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              3.216064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.770798   19.808792   library setup time
                                             19.808792   data required time
---------------------------------------------------------------------------------------------
                                             19.808792   data required time
                                             -3.216064   data arrival time
---------------------------------------------------------------------------------------------
                                             16.592728   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.797555    0.112787    3.209665 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              3.209665   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.770133   19.809456   library setup time
                                             19.809456   data required time
---------------------------------------------------------------------------------------------
                                             19.809456   data required time
                                             -3.209665   data arrival time
---------------------------------------------------------------------------------------------
                                             16.599791   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.602040    0.103661    2.488376 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.795333    0.670984    3.159360 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.799048    0.048073    3.207433 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              3.207433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.770453   19.809134   library setup time
                                             19.809134   data required time
---------------------------------------------------------------------------------------------
                                             19.809134   data required time
                                             -3.207433   data arrival time
---------------------------------------------------------------------------------------------
                                             16.601702   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.792939    0.103792    3.200670 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              3.200670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.769144   19.810446   library setup time
                                             19.810446   data required time
---------------------------------------------------------------------------------------------
                                             19.810446   data required time
                                             -3.200670   data arrival time
---------------------------------------------------------------------------------------------
                                             16.609776   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.785023    0.085310    3.182188 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              3.182188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.767446   19.812141   library setup time
                                             19.812141   data required time
---------------------------------------------------------------------------------------------
                                             19.812141   data required time
                                             -3.182188   data arrival time
---------------------------------------------------------------------------------------------
                                             16.629955   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003756    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000207    0.000103    1.000103 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005098    0.072843    0.538155    1.538259 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.072843    0.000238    1.538496 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.150110    0.296491    0.278896    1.817392 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.297712    0.015636    1.833028 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.100649    0.343224    0.330991    2.164019 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.344884    0.019383    2.183402 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.370968    0.355201    0.339720    2.523122 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.388532    0.083023    2.606145 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.606145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -1.277539   19.275877   library setup time
                                             19.275877   data required time
---------------------------------------------------------------------------------------------
                                             19.275877   data required time
                                             -2.606145   data arrival time
---------------------------------------------------------------------------------------------
                                             16.669733   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.594100    0.108977    2.483152 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.771801    0.613726    3.096878 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.774706    0.043890    3.140768 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              3.140768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.765235   19.814354   library setup time
                                             19.814354   data required time
---------------------------------------------------------------------------------------------
                                             19.814354   data required time
                                             -3.140768   data arrival time
---------------------------------------------------------------------------------------------
                                             16.673586   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.703564    0.093187    2.996168 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.996168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.749137   19.846962   library setup time
                                             19.846962   data required time
---------------------------------------------------------------------------------------------
                                             19.846962   data required time
                                             -2.996168   data arrival time
---------------------------------------------------------------------------------------------
                                             16.850796   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.703445    0.092922    2.995903 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.995903   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.749111   19.846987   library setup time
                                             19.846987   data required time
---------------------------------------------------------------------------------------------
                                             19.846987   data required time
                                             -2.995903   data arrival time
---------------------------------------------------------------------------------------------
                                             16.851084   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.703222    0.092427    2.995408 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.995408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.749063   19.847034   library setup time
                                             19.847034   data required time
---------------------------------------------------------------------------------------------
                                             19.847034   data required time
                                             -2.995408   data arrival time
---------------------------------------------------------------------------------------------
                                             16.851625   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.702905    0.091718    2.994698 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.994698   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.748995   19.847103   library setup time
                                             19.847103   data required time
---------------------------------------------------------------------------------------------
                                             19.847103   data required time
                                             -2.994698   data arrival time
---------------------------------------------------------------------------------------------
                                             16.852404   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.702485    0.090771    2.993751 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.993751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.748905   19.847193   library setup time
                                             19.847193   data required time
---------------------------------------------------------------------------------------------
                                             19.847193   data required time
                                             -2.993751   data arrival time
---------------------------------------------------------------------------------------------
                                             16.853441   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.701966    0.089586    2.992566 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.992566   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.748794   19.847303   library setup time
                                             19.847303   data required time
---------------------------------------------------------------------------------------------
                                             19.847303   data required time
                                             -2.992566   data arrival time
---------------------------------------------------------------------------------------------
                                             16.854736   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.700346    0.085780    2.988760 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.988760   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.748447   19.847651   library setup time
                                             19.847651   data required time
---------------------------------------------------------------------------------------------
                                             19.847651   data required time
                                             -2.988760   data arrival time
---------------------------------------------------------------------------------------------
                                             16.858892   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.679766    0.083152    2.992164 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.992164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.744034   19.852064   library setup time
                                             19.852064   data required time
---------------------------------------------------------------------------------------------
                                             19.852064   data required time
                                             -2.992164   data arrival time
---------------------------------------------------------------------------------------------
                                             16.859900   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.679693    0.082975    2.991987 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.991987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.744019   19.852079   library setup time
                                             19.852079   data required time
---------------------------------------------------------------------------------------------
                                             19.852079   data required time
                                             -2.991987   data arrival time
---------------------------------------------------------------------------------------------
                                             16.860092   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.679507    0.082524    2.991537 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.991537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.743979   19.852119   library setup time
                                             19.852119   data required time
---------------------------------------------------------------------------------------------
                                             19.852119   data required time
                                             -2.991537   data arrival time
---------------------------------------------------------------------------------------------
                                             16.860582   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.679229    0.081843    2.990856 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.990856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.743919   19.852179   library setup time
                                             19.852179   data required time
---------------------------------------------------------------------------------------------
                                             19.852179   data required time
                                             -2.990856   data arrival time
---------------------------------------------------------------------------------------------
                                             16.861324   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.697384    0.078333    2.981314 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.981314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747707   19.842663   library setup time
                                             19.842663   data required time
---------------------------------------------------------------------------------------------
                                             19.842663   data required time
                                             -2.981314   data arrival time
---------------------------------------------------------------------------------------------
                                             16.861351   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.697290    0.078084    2.981065 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.981065   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747687   19.842684   library setup time
                                             19.842684   data required time
---------------------------------------------------------------------------------------------
                                             19.842684   data required time
                                             -2.981065   data arrival time
---------------------------------------------------------------------------------------------
                                             16.861620   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.697117    0.077626    2.980606 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.980606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747650   19.842720   library setup time
                                             19.842720   data required time
---------------------------------------------------------------------------------------------
                                             19.842720   data required time
                                             -2.980606   data arrival time
---------------------------------------------------------------------------------------------
                                             16.862114   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.678873    0.080966    2.989978 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.989978   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.743843   19.852255   library setup time
                                             19.852255   data required time
---------------------------------------------------------------------------------------------
                                             19.852255   data required time
                                             -2.989978   data arrival time
---------------------------------------------------------------------------------------------
                                             16.862278   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696854    0.076921    2.979902 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.979902   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747594   19.842777   library setup time
                                             19.842777   data required time
---------------------------------------------------------------------------------------------
                                             19.842777   data required time
                                             -2.979902   data arrival time
---------------------------------------------------------------------------------------------
                                             16.862877   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.698669    0.081649    2.984630 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.984630   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.748087   19.848009   library setup time
                                             19.848009   data required time
---------------------------------------------------------------------------------------------
                                             19.848009   data required time
                                             -2.984630   data arrival time
---------------------------------------------------------------------------------------------
                                             16.863380   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.678360    0.079682    2.988694 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.988694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.743733   19.852365   library setup time
                                             19.852365   data required time
---------------------------------------------------------------------------------------------
                                             19.852365   data required time
                                             -2.988694   data arrival time
---------------------------------------------------------------------------------------------
                                             16.863672   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.696534    0.076056    2.979036 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.979036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747525   19.842846   library setup time
                                             19.842846   data required time
---------------------------------------------------------------------------------------------
                                             19.842846   data required time
                                             -2.979036   data arrival time
---------------------------------------------------------------------------------------------
                                             16.863810   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677865    0.078424    2.987437 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.987437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.743627   19.852470   library setup time
                                             19.852470   data required time
---------------------------------------------------------------------------------------------
                                             19.852470   data required time
                                             -2.987437   data arrival time
---------------------------------------------------------------------------------------------
                                             16.865034   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.677758    0.078149    2.987162 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.987162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.743604   19.852493   library setup time
                                             19.852493   data required time
---------------------------------------------------------------------------------------------
                                             19.852493   data required time
                                             -2.987162   data arrival time
---------------------------------------------------------------------------------------------
                                             16.865334   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.695318    0.072668    2.975649 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.975649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747264   19.843107   library setup time
                                             19.843107   data required time
---------------------------------------------------------------------------------------------
                                             19.843107   data required time
                                             -2.975649   data arrival time
---------------------------------------------------------------------------------------------
                                             16.867458   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.694272    0.069611    2.972591 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.972591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747040   19.843330   library setup time
                                             19.843330   data required time
---------------------------------------------------------------------------------------------
                                             19.843330   data required time
                                             -2.972591   data arrival time
---------------------------------------------------------------------------------------------
                                             16.870741   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.673716    0.066923    2.975935 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.975935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742633   19.847738   library setup time
                                             19.847738   data required time
---------------------------------------------------------------------------------------------
                                             19.847738   data required time
                                             -2.975935   data arrival time
---------------------------------------------------------------------------------------------
                                             16.871803   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.673636    0.066682    2.975694 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.975694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742616   19.847754   library setup time
                                             19.847754   data required time
---------------------------------------------------------------------------------------------
                                             19.847754   data required time
                                             -2.975694   data arrival time
---------------------------------------------------------------------------------------------
                                             16.872059   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.673486    0.066224    2.975236 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.975236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742584   19.847788   library setup time
                                             19.847788   data required time
---------------------------------------------------------------------------------------------
                                             19.847788   data required time
                                             -2.975236   data arrival time
---------------------------------------------------------------------------------------------
                                             16.872551   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.673251    0.065499    2.974511 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.974511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742533   19.847837   library setup time
                                             19.847837   data required time
---------------------------------------------------------------------------------------------
                                             19.847837   data required time
                                             -2.974511   data arrival time
---------------------------------------------------------------------------------------------
                                             16.873327   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.672957    0.064579    2.973591 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.973591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742470   19.847900   library setup time
                                             19.847900   data required time
---------------------------------------------------------------------------------------------
                                             19.847900   data required time
                                             -2.973591   data arrival time
---------------------------------------------------------------------------------------------
                                             16.874310   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.672595    0.063427    2.972440 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.972440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742392   19.847979   library setup time
                                             19.847979   data required time
---------------------------------------------------------------------------------------------
                                             19.847979   data required time
                                             -2.972440   data arrival time
---------------------------------------------------------------------------------------------
                                             16.875538   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.672141    0.061953    2.970965 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.970965   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742295   19.848076   library setup time
                                             19.848076   data required time
---------------------------------------------------------------------------------------------
                                             19.848076   data required time
                                             -2.970965   data arrival time
---------------------------------------------------------------------------------------------
                                             16.877110   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.691959    0.062272    2.965252 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.965252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.746544   19.843826   library setup time
                                             19.843826   data required time
---------------------------------------------------------------------------------------------
                                             19.843826   data required time
                                             -2.965252   data arrival time
---------------------------------------------------------------------------------------------
                                             16.878574   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.671192    0.058733    2.967745 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.967745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.742092   19.848280   library setup time
                                             19.848280   data required time
---------------------------------------------------------------------------------------------
                                             19.848280   data required time
                                             -2.967745   data arrival time
---------------------------------------------------------------------------------------------
                                             16.880535   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.670282    0.055450    2.964462 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.964462   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743545   19.868891   library setup time
                                             19.868891   data required time
---------------------------------------------------------------------------------------------
                                             19.868891   data required time
                                             -2.964462   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904428   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.670218    0.055207    2.964219 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.964219   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743531   19.868904   library setup time
                                             19.868904   data required time
---------------------------------------------------------------------------------------------
                                             19.868904   data required time
                                             -2.964219   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904684   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.670094    0.054743    2.963756 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.963756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743504   19.868931   library setup time
                                             19.868931   data required time
---------------------------------------------------------------------------------------------
                                             19.868931   data required time
                                             -2.963756   data arrival time
---------------------------------------------------------------------------------------------
                                             16.905174   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.669923    0.054090    2.963102 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.963102   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743467   19.868967   library setup time
                                             19.868967   data required time
---------------------------------------------------------------------------------------------
                                             19.868967   data required time
                                             -2.963102   data arrival time
---------------------------------------------------------------------------------------------
                                             16.905865   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.669666    0.053094    2.962106 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.962106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743412   19.869022   library setup time
                                             19.869022   data required time
---------------------------------------------------------------------------------------------
                                             19.869022   data required time
                                             -2.962106   data arrival time
---------------------------------------------------------------------------------------------
                                             16.906916   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.669371    0.051927    2.960940 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.960940   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743349   19.869087   library setup time
                                             19.869087   data required time
---------------------------------------------------------------------------------------------
                                             19.869087   data required time
                                             -2.960940   data arrival time
---------------------------------------------------------------------------------------------
                                             16.908146   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.689470    0.053099    2.956079 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.956079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747658   19.864777   library setup time
                                             19.864777   data required time
---------------------------------------------------------------------------------------------
                                             19.864777   data required time
                                             -2.956079   data arrival time
---------------------------------------------------------------------------------------------
                                             16.908697   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.689426    0.052923    2.955904 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.955904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747649   19.864786   library setup time
                                             19.864786   data required time
---------------------------------------------------------------------------------------------
                                             19.864786   data required time
                                             -2.955904   data arrival time
---------------------------------------------------------------------------------------------
                                             16.908882   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.689292    0.052374    2.955355 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.955355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747620   19.864815   library setup time
                                             19.864815   data required time
---------------------------------------------------------------------------------------------
                                             19.864815   data required time
                                             -2.955355   data arrival time
---------------------------------------------------------------------------------------------
                                             16.909460   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.669019    0.050489    2.959501 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.959501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743274   19.869162   library setup time
                                             19.869162   data required time
---------------------------------------------------------------------------------------------
                                             19.869162   data required time
                                             -2.959501   data arrival time
---------------------------------------------------------------------------------------------
                                             16.909660   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.689107    0.051606    2.954586 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.954586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747581   19.864855   library setup time
                                             19.864855   data required time
---------------------------------------------------------------------------------------------
                                             19.864855   data required time
                                             -2.954586   data arrival time
---------------------------------------------------------------------------------------------
                                             16.910269   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.668666    0.049001    2.958013 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.958013   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.743198   19.869238   library setup time
                                             19.869238   data required time
---------------------------------------------------------------------------------------------
                                             19.869238   data required time
                                             -2.958013   data arrival time
---------------------------------------------------------------------------------------------
                                             16.911224   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.688887    0.050674    2.953654 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.953654   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747533   19.864901   library setup time
                                             19.864901   data required time
---------------------------------------------------------------------------------------------
                                             19.864901   data required time
                                             -2.953654   data arrival time
---------------------------------------------------------------------------------------------
                                             16.911247   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.688617    0.049516    2.952497 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.952497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747476   19.864960   library setup time
                                             19.864960   data required time
---------------------------------------------------------------------------------------------
                                             19.864960   data required time
                                             -2.952497   data arrival time
---------------------------------------------------------------------------------------------
                                             16.912462   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.688319    0.048183    2.951164 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.951164   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747412   19.865025   library setup time
                                             19.865025   data required time
---------------------------------------------------------------------------------------------
                                             19.865025   data required time
                                             -2.951164   data arrival time
---------------------------------------------------------------------------------------------
                                             16.913858   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.687982    0.046626    2.949607 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.949607   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747339   19.865095   library setup time
                                             19.865095   data required time
---------------------------------------------------------------------------------------------
                                             19.865095   data required time
                                             -2.949607   data arrival time
---------------------------------------------------------------------------------------------
                                             16.915487   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.748605    0.197968    2.232601 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.663318    0.676411    2.909012 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.665773    0.033962    2.942974 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.942974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.742336   19.859186   library setup time
                                             19.859186   data required time
---------------------------------------------------------------------------------------------
                                             19.859186   data required time
                                             -2.942974   data arrival time
---------------------------------------------------------------------------------------------
                                             16.916212   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.722035    0.170427    2.219197 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.683356    0.683784    2.902981 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.685609    0.033207    2.936188 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.936188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.746589   19.854935   library setup time
                                             19.854935   data required time
---------------------------------------------------------------------------------------------
                                             19.854935   data required time
                                             -2.936188   data arrival time
---------------------------------------------------------------------------------------------
                                             16.918745   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.484343    0.079893    2.739670 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.739670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.699530   19.853888   library setup time
                                             19.853888   data required time
---------------------------------------------------------------------------------------------
                                             19.853888   data required time
                                             -2.739670   data arrival time
---------------------------------------------------------------------------------------------
                                             17.114218   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.484230    0.079702    2.739479 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.739479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.699492   19.853926   library setup time
                                             19.853926   data required time
---------------------------------------------------------------------------------------------
                                             19.853926   data required time
                                             -2.739479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.114447   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.483951    0.079225    2.739002 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.739002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.699397   19.854019   library setup time
                                             19.854019   data required time
---------------------------------------------------------------------------------------------
                                             19.854019   data required time
                                             -2.739002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.115017   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.483576    0.078581    2.738358 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.738358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.699270   19.854147   library setup time
                                             19.854147   data required time
---------------------------------------------------------------------------------------------
                                             19.854147   data required time
                                             -2.738358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.115788   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.482027    0.075868    2.735645 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.735645   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.698746   19.854671   library setup time
                                             19.854671   data required time
---------------------------------------------------------------------------------------------
                                             19.854671   data required time
                                             -2.735645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.119026   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.480088    0.072332    2.732109 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.732109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.698090   19.855328   library setup time
                                             19.855328   data required time
---------------------------------------------------------------------------------------------
                                             19.855328   data required time
                                             -2.732109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.123219   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.480070    0.072299    2.732075 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.732075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.698084   19.855333   library setup time
                                             19.855333   data required time
---------------------------------------------------------------------------------------------
                                             19.855333   data required time
                                             -2.732075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.123259   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.479941    0.072057    2.731833 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.731833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.698040   19.855377   library setup time
                                             19.855377   data required time
---------------------------------------------------------------------------------------------
                                             19.855377   data required time
                                             -2.731833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.123545   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.476136    0.064527    2.724304 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.724304   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.696688   19.851381   library setup time
                                             19.851381   data required time
---------------------------------------------------------------------------------------------
                                             19.851381   data required time
                                             -2.724304   data arrival time
---------------------------------------------------------------------------------------------
                                             17.127077   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.476023    0.064290    2.724067 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.724067   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.696650   19.851421   library setup time
                                             19.851421   data required time
---------------------------------------------------------------------------------------------
                                             19.851421   data required time
                                             -2.724067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.127354   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.475775    0.063767    2.723544 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.723544   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.696566   19.851503   library setup time
                                             19.851503   data required time
---------------------------------------------------------------------------------------------
                                             19.851503   data required time
                                             -2.723544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.127960   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.475446    0.063065    2.722842 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.722842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.696455   19.851616   library setup time
                                             19.851616   data required time
---------------------------------------------------------------------------------------------
                                             19.851616   data required time
                                             -2.722842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.128773   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.476350    0.071497    2.726936 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.726936   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696824   19.856594   library setup time
                                             19.856594   data required time
---------------------------------------------------------------------------------------------
                                             19.856594   data required time
                                             -2.726936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.129658   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.476229    0.071268    2.726707 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.726707   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696783   19.856634   library setup time
                                             19.856634   data required time
---------------------------------------------------------------------------------------------
                                             19.856634   data required time
                                             -2.726707   data arrival time
---------------------------------------------------------------------------------------------
                                             17.129929   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.474960    0.062012    2.721789 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.721789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.696290   19.851780   library setup time
                                             19.851780   data required time
---------------------------------------------------------------------------------------------
                                             19.851780   data required time
                                             -2.721789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.129990   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.475964    0.070762    2.726201 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.726201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696693   19.856724   library setup time
                                             19.856724   data required time
---------------------------------------------------------------------------------------------
                                             19.856724   data required time
                                             -2.726201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.130522   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.475581    0.070027    2.725466 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.725466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696564   19.856853   library setup time
                                             19.856853   data required time
---------------------------------------------------------------------------------------------
                                             19.856853   data required time
                                             -2.725466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.131386   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.474257    0.060454    2.720231 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.720231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.696052   19.852018   library setup time
                                             19.852018   data required time
---------------------------------------------------------------------------------------------
                                             19.852018   data required time
                                             -2.720231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.131786   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.474954    0.068807    2.724246 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.724246   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696352   19.857065   library setup time
                                             19.857065   data required time
---------------------------------------------------------------------------------------------
                                             19.857065   data required time
                                             -2.724246   data arrival time
---------------------------------------------------------------------------------------------
                                             17.132820   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.474846    0.068594    2.724034 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.724034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696315   19.857101   library setup time
                                             19.857101   data required time
---------------------------------------------------------------------------------------------
                                             19.857101   data required time
                                             -2.724034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.133066   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.474255    0.067419    2.722858 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.722858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696115   19.857302   library setup time
                                             19.857302   data required time
---------------------------------------------------------------------------------------------
                                             19.857302   data required time
                                             -2.722858   data arrival time
---------------------------------------------------------------------------------------------
                                             17.134443   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.474213    0.067336    2.722776 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.722776   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.696101   19.857317   library setup time
                                             19.857317   data required time
---------------------------------------------------------------------------------------------
                                             19.857317   data required time
                                             -2.722776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.134541   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.471786    0.062273    2.717712 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.717712   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.695216   19.852854   library setup time
                                             19.852854   data required time
---------------------------------------------------------------------------------------------
                                             19.852854   data required time
                                             -2.717712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.135141   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.471667    0.062013    2.717452 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.717452   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.695176   19.852896   library setup time
                                             19.852896   data required time
---------------------------------------------------------------------------------------------
                                             19.852896   data required time
                                             -2.717452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.135443   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.471453    0.061544    2.716983 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.716983   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.695103   19.852968   library setup time
                                             19.852968   data required time
---------------------------------------------------------------------------------------------
                                             19.852968   data required time
                                             -2.716983   data arrival time
---------------------------------------------------------------------------------------------
                                             17.135986   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.471131    0.060831    2.716271 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.716271   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.694994   19.853077   library setup time
                                             19.853077   data required time
---------------------------------------------------------------------------------------------
                                             19.853077   data required time
                                             -2.716271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.136806   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.470772    0.060027    2.715466 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.715466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.694873   19.853197   library setup time
                                             19.853197   data required time
---------------------------------------------------------------------------------------------
                                             19.853197   data required time
                                             -2.715466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.137730   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.471824    0.054698    2.714475 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.714475   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.695229   19.852842   library setup time
                                             19.852842   data required time
---------------------------------------------------------------------------------------------
                                             19.852842   data required time
                                             -2.714475   data arrival time
---------------------------------------------------------------------------------------------
                                             17.138367   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.469214    0.056394    2.711834 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.711834   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.694345   19.853725   library setup time
                                             19.853725   data required time
---------------------------------------------------------------------------------------------
                                             19.853725   data required time
                                             -2.711834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.141890   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.671553    0.100254    2.134888 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.461771    0.524889    2.659777 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.470425    0.051064    2.710841 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.710841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.694755   19.853315   library setup time
                                             19.853315   data required time
---------------------------------------------------------------------------------------------
                                             19.853315   data required time
                                             -2.710841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142475   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.467944    0.053237    2.708676 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.708676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.693915   19.854155   library setup time
                                             19.854155   data required time
---------------------------------------------------------------------------------------------
                                             19.854155   data required time
                                             -2.708676   data arrival time
---------------------------------------------------------------------------------------------
                                             17.145479   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661369    0.080843    2.129612 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.458347    0.525827    2.655439 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.466895    0.050466    2.705905 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.705905   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.693560   19.854509   library setup time
                                             19.854509   data required time
---------------------------------------------------------------------------------------------
                                             19.854509   data required time
                                             -2.705905   data arrival time
---------------------------------------------------------------------------------------------
                                             17.148605   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.738293    0.148297    0.839042 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.021535    0.122096    0.589634    1.428676 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.122160    0.002574    1.431250 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000410    0.015505    0.107017    1.538267 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.015505    0.000010    1.538277 v wbs_ack_o (out)
                                              1.538277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -1.538277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.211723   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.640012    0.151977    2.536691 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.536691   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734848   19.818569   library setup time
                                             19.818569   data required time
---------------------------------------------------------------------------------------------
                                             19.818569   data required time
                                             -2.536691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281878   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.639798    0.151730    2.536445 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.536445   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734802   19.818615   library setup time
                                             19.818615   data required time
---------------------------------------------------------------------------------------------
                                             19.818615   data required time
                                             -2.536445   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282169   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.639370    0.151238    2.535952 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.535952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734711   19.818707   library setup time
                                             19.818707   data required time
---------------------------------------------------------------------------------------------
                                             19.818707   data required time
                                             -2.535952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282755   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.638743    0.150513    2.535227 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.535227   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734576   19.818840   library setup time
                                             19.818840   data required time
---------------------------------------------------------------------------------------------
                                             19.818840   data required time
                                             -2.535227   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283613   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.638021    0.149677    2.534391 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.534391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734422   19.818995   library setup time
                                             19.818995   data required time
---------------------------------------------------------------------------------------------
                                             19.818995   data required time
                                             -2.534391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284603   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.637712    0.149318    2.534033 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.534033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734355   19.819063   library setup time
                                             19.819063   data required time
---------------------------------------------------------------------------------------------
                                             19.819063   data required time
                                             -2.534033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285028   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.637571    0.149154    2.533868 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.533868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734325   19.819092   library setup time
                                             19.819092   data required time
---------------------------------------------------------------------------------------------
                                             19.819092   data required time
                                             -2.533868   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285225   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.637198    0.148720    2.533435 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.533435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734245   19.819172   library setup time
                                             19.819172   data required time
---------------------------------------------------------------------------------------------
                                             19.819172   data required time
                                             -2.533435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285738   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.631624    0.155298    2.529472 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.529472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.733050   19.820368   library setup time
                                             19.820368   data required time
---------------------------------------------------------------------------------------------
                                             19.820368   data required time
                                             -2.529472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290895   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.631417    0.155065    2.529239 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.529239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.733006   19.820412   library setup time
                                             19.820412   data required time
---------------------------------------------------------------------------------------------
                                             19.820412   data required time
                                             -2.529239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291174   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.631022    0.154619    2.528793 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.528793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.732921   19.820496   library setup time
                                             19.820496   data required time
---------------------------------------------------------------------------------------------
                                             19.820496   data required time
                                             -2.528793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.291702   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.630431    0.153951    2.528125 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.528125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.732794   19.820623   library setup time
                                             19.820623   data required time
---------------------------------------------------------------------------------------------
                                             19.820623   data required time
                                             -2.528125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292500   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.626164    0.149082    2.523257 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.523257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731816   19.816254   library setup time
                                             19.816254   data required time
---------------------------------------------------------------------------------------------
                                             19.816254   data required time
                                             -2.523257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292997   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.629629    0.153043    2.527217 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.527217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.732622   19.820795   library setup time
                                             19.820795   data required time
---------------------------------------------------------------------------------------------
                                             19.820795   data required time
                                             -2.527217   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293577   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.625518    0.148338    2.522513 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.522513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731678   19.816393   library setup time
                                             19.816393   data required time
---------------------------------------------------------------------------------------------
                                             19.816393   data required time
                                             -2.522513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293879   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.628617    0.151892    2.526066 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.526066   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.732405   19.821011   library setup time
                                             19.821011   data required time
---------------------------------------------------------------------------------------------
                                             19.821011   data required time
                                             -2.526066   data arrival time
---------------------------------------------------------------------------------------------
                                             17.294945   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.624727    0.147424    2.521599 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.521599   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731508   19.816563   library setup time
                                             19.816563   data required time
---------------------------------------------------------------------------------------------
                                             19.816563   data required time
                                             -2.521599   data arrival time
---------------------------------------------------------------------------------------------
                                             17.294964   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.624140    0.146743    2.520918 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.520918   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731382   19.816689   library setup time
                                             19.816689   data required time
---------------------------------------------------------------------------------------------
                                             19.816689   data required time
                                             -2.520918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.295773   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.627381    0.150480    2.524654 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.524654   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.732140   19.821278   library setup time
                                             19.821278   data required time
---------------------------------------------------------------------------------------------
                                             19.821278   data required time
                                             -2.524654   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296623   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.625633    0.134911    2.519625 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.519625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731702   19.816368   library setup time
                                             19.816368   data required time
---------------------------------------------------------------------------------------------
                                             19.816368   data required time
                                             -2.519625   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296741   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.623288    0.145751    2.519926 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.519926   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731199   19.816870   library setup time
                                             19.816870   data required time
---------------------------------------------------------------------------------------------
                                             19.816870   data required time
                                             -2.519926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296946   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.625441    0.134675    2.519390 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.519390   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731661   19.816408   library setup time
                                             19.816408   data required time
---------------------------------------------------------------------------------------------
                                             19.816408   data required time
                                             -2.519390   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297020   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.624941    0.134060    2.518774 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.518774   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731554   19.816517   library setup time
                                             19.816517   data required time
---------------------------------------------------------------------------------------------
                                             19.816517   data required time
                                             -2.518774   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297743   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.624752    0.133827    2.518541 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.518541   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731513   19.816557   library setup time
                                             19.816557   data required time
---------------------------------------------------------------------------------------------
                                             19.816557   data required time
                                             -2.518541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298016   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.622405    0.144721    2.518895 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.518895   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731010   19.817060   library setup time
                                             19.817060   data required time
---------------------------------------------------------------------------------------------
                                             19.817060   data required time
                                             -2.518895   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298164   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.626142    0.149057    2.523232 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.523232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.731875   19.821543   library setup time
                                             19.821543   data required time
---------------------------------------------------------------------------------------------
                                             19.821543   data required time
                                             -2.523232   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298311   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.624420    0.133417    2.518132 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.518132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731442   19.816629   library setup time
                                             19.816629   data required time
---------------------------------------------------------------------------------------------
                                             19.816629   data required time
                                             -2.518132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298498   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.624398    0.133391    2.518106 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.518106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731437   19.816633   library setup time
                                             19.816633   data required time
---------------------------------------------------------------------------------------------
                                             19.816633   data required time
                                             -2.518106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298527   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.623816    0.132671    2.517385 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.517385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731312   19.816759   library setup time
                                             19.816759   data required time
---------------------------------------------------------------------------------------------
                                             19.816759   data required time
                                             -2.517385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.299374   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.623142    0.131836    2.516550 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.516550   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731168   19.816902   library setup time
                                             19.816902   data required time
---------------------------------------------------------------------------------------------
                                             19.816902   data required time
                                             -2.516550   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300352   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.619148    0.140882    2.515056 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.515056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.730312   19.817759   library setup time
                                             19.817759   data required time
---------------------------------------------------------------------------------------------
                                             19.817759   data required time
                                             -2.515056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302702   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.616374    0.137565    2.511739 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.511739   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.729717   19.818354   library setup time
                                             19.818354   data required time
---------------------------------------------------------------------------------------------
                                             19.818354   data required time
                                             -2.511739   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306616   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.593782    0.108537    2.482712 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.482712   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.726444   19.853144   library setup time
                                             19.853144   data required time
---------------------------------------------------------------------------------------------
                                             19.853144   data required time
                                             -2.482712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370432   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.592673    0.106996    2.481170 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.481170   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.726206   19.853382   library setup time
                                             19.853382   data required time
---------------------------------------------------------------------------------------------
                                             19.853382   data required time
                                             -2.481170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.372213   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440529    0.033089    1.886227 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.556225    0.557838    0.487947    2.374175 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.592018    0.106078    2.480253 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.480253   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.726066   19.853521   library setup time
                                             19.853521   data required time
---------------------------------------------------------------------------------------------
                                             19.853521   data required time
                                             -2.480253   data arrival time
---------------------------------------------------------------------------------------------
                                             17.373270   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.588042    0.079936    2.464651 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.464651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.725214   19.854374   library setup time
                                             19.854374   data required time
---------------------------------------------------------------------------------------------
                                             19.854374   data required time
                                             -2.464651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389725   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.585401    0.074448    2.459162 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.459162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.724647   19.854940   library setup time
                                             19.854940   data required time
---------------------------------------------------------------------------------------------
                                             19.854940   data required time
                                             -2.459162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395779   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.441972    0.027967    1.875538 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.569574    0.570600    0.509176    2.384715 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.583153    0.069357    2.454071 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.454071   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.724165   19.855423   library setup time
                                             19.855423   data required time
---------------------------------------------------------------------------------------------
                                             19.855423   data required time
                                             -2.454071   data arrival time
---------------------------------------------------------------------------------------------
                                             17.401352   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.859598    0.349975    2.228868 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.228868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.790257   19.805841   library setup time
                                             19.805841   data required time
---------------------------------------------------------------------------------------------
                                             19.805841   data required time
                                             -2.228868   data arrival time
---------------------------------------------------------------------------------------------
                                             17.576973   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.862506    0.352140    2.231033 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.231033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.792237   19.809286   library setup time
                                             19.809286   data required time
---------------------------------------------------------------------------------------------
                                             19.809286   data required time
                                             -2.231033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.578253   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.851909    0.344231    2.223125 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.223125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.788341   19.802031   library setup time
                                             19.802031   data required time
---------------------------------------------------------------------------------------------
                                             19.802031   data required time
                                             -2.223125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.578905   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.865955    0.354702    2.233596 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.233596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.793291   19.819143   library setup time
                                             19.819143   data required time
---------------------------------------------------------------------------------------------
                                             19.819143   data required time
                                             -2.233596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.585548   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.756810    0.206626    2.241259 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.241259   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.761854   19.839668   library setup time
                                             19.839668   data required time
---------------------------------------------------------------------------------------------
                                             19.839668   data required time
                                             -2.241259   data arrival time
---------------------------------------------------------------------------------------------
                                             17.598408   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.756575    0.206380    2.241014 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.241014   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.761804   19.839720   library setup time
                                             19.839720   data required time
---------------------------------------------------------------------------------------------
                                             19.839720   data required time
                                             -2.241014   data arrival time
---------------------------------------------------------------------------------------------
                                             17.598705   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.756168    0.205955    2.240589 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.240589   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.761717   19.839808   library setup time
                                             19.839808   data required time
---------------------------------------------------------------------------------------------
                                             19.839808   data required time
                                             -2.240589   data arrival time
---------------------------------------------------------------------------------------------
                                             17.599218   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.755557    0.205316    2.239949 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.239949   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.761586   19.839937   library setup time
                                             19.839937   data required time
---------------------------------------------------------------------------------------------
                                             19.839937   data required time
                                             -2.239949   data arrival time
---------------------------------------------------------------------------------------------
                                             17.599987   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.754742    0.204462    2.239095 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.239095   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.761411   19.840113   library setup time
                                             19.840113   data required time
---------------------------------------------------------------------------------------------
                                             19.840113   data required time
                                             -2.239095   data arrival time
---------------------------------------------------------------------------------------------
                                             17.601019   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.752041    0.201615    2.236248 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.236248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.760832   19.840691   library setup time
                                             19.840691   data required time
---------------------------------------------------------------------------------------------
                                             19.840691   data required time
                                             -2.236248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.604443   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.872591    0.375188    2.212461 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.212461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.794855   19.817581   library setup time
                                             19.817581   data required time
---------------------------------------------------------------------------------------------
                                             19.817581   data required time
                                             -2.212461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.605120   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.749350    0.198761    2.233395 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.233395   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.760255   19.841269   library setup time
                                             19.841269   data required time
---------------------------------------------------------------------------------------------
                                             19.841269   data required time
                                             -2.233395   data arrival time
---------------------------------------------------------------------------------------------
                                             17.607874   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.732627    0.237255    2.219232 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.219232   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.760223   19.830147   library setup time
                                             19.830147   data required time
---------------------------------------------------------------------------------------------
                                             19.830147   data required time
                                             -2.219232   data arrival time
---------------------------------------------------------------------------------------------
                                             17.610914   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.854935    0.362550    2.199823 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.199823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.790453   19.811071   library setup time
                                             19.811071   data required time
---------------------------------------------------------------------------------------------
                                             19.811071   data required time
                                             -2.199823   data arrival time
---------------------------------------------------------------------------------------------
                                             17.611248   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.739382    0.243233    2.225210 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.225210   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.763217   19.838306   library setup time
                                             19.838306   data required time
---------------------------------------------------------------------------------------------
                                             19.838306   data required time
                                             -2.225210   data arrival time
---------------------------------------------------------------------------------------------
                                             17.613096   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.737613    0.226694    2.213699 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.213699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.761399   19.828972   library setup time
                                             19.828972   data required time
---------------------------------------------------------------------------------------------
                                             19.828972   data required time
                                             -2.213699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.615274   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.819924    0.331114    2.203338 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.203338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.782201   19.819323   library setup time
                                             19.819323   data required time
---------------------------------------------------------------------------------------------
                                             19.819323   data required time
                                             -2.203338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.615984   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.809565    0.323315    2.195539 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.195539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.778359   19.812012   library setup time
                                             19.812012   data required time
---------------------------------------------------------------------------------------------
                                             19.812012   data required time
                                             -2.195539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.616472   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.814972    0.327393    2.199617 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.199617   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.779738   19.816360   library setup time
                                             19.816360   data required time
---------------------------------------------------------------------------------------------
                                             19.816360   data required time
                                             -2.199617   data arrival time
---------------------------------------------------------------------------------------------
                                             17.616745   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.744559    0.233108    2.220113 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.220113   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.764437   19.837086   library setup time
                                             19.837086   data required time
---------------------------------------------------------------------------------------------
                                             19.837086   data required time
                                             -2.220113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.616974   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.728747    0.178174    2.226943 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.226943   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.755837   19.845684   library setup time
                                             19.845684   data required time
---------------------------------------------------------------------------------------------
                                             19.845684   data required time
                                             -2.226943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.618740   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.728551    0.177951    2.226721 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.226721   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.755795   19.845728   library setup time
                                             19.845728   data required time
---------------------------------------------------------------------------------------------
                                             19.845728   data required time
                                             -2.226721   data arrival time
---------------------------------------------------------------------------------------------
                                             17.619007   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.727459    0.176702    2.225472 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.225472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.755561   19.845963   library setup time
                                             19.845963   data required time
---------------------------------------------------------------------------------------------
                                             19.845963   data required time
                                             -2.225472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.620491   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.742068    0.245592    2.227570 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.227570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.764091   19.848345   library setup time
                                             19.848345   data required time
---------------------------------------------------------------------------------------------
                                             19.848345   data required time
                                             -2.227570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.620775   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.726283    0.175352    2.224121 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.224121   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.755309   19.846214   library setup time
                                             19.846214   data required time
---------------------------------------------------------------------------------------------
                                             19.846214   data required time
                                             -2.224121   data arrival time
---------------------------------------------------------------------------------------------
                                             17.622093   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.725589    0.174552    2.223321 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.223321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.755160   19.846363   library setup time
                                             19.846363   data required time
---------------------------------------------------------------------------------------------
                                             19.846363   data required time
                                             -2.223321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.623041   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.823188    0.333559    2.205783 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.205783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.783211   19.829226   library setup time
                                             19.829226   data required time
---------------------------------------------------------------------------------------------
                                             19.829226   data required time
                                             -2.205783   data arrival time
---------------------------------------------------------------------------------------------
                                             17.623442   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.724662    0.173482    2.222251 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.222251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.754962   19.846561   library setup time
                                             19.846561   data required time
---------------------------------------------------------------------------------------------
                                             19.846561   data required time
                                             -2.222251   data arrival time
---------------------------------------------------------------------------------------------
                                             17.624310   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.747298    0.235617    2.222621 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.222621   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.765324   19.847111   library setup time
                                             19.847111   data required time
---------------------------------------------------------------------------------------------
                                             19.847111   data required time
                                             -2.222621   data arrival time
---------------------------------------------------------------------------------------------
                                             17.624489   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.723339    0.171947    2.220716 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.220716   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.754678   19.846846   library setup time
                                             19.846846   data required time
---------------------------------------------------------------------------------------------
                                             19.846846   data required time
                                             -2.220716   data arrival time
---------------------------------------------------------------------------------------------
                                             17.626129   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.716875    0.223067    2.205045 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.205045   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.756614   19.839483   library setup time
                                             19.839483   data required time
---------------------------------------------------------------------------------------------
                                             19.839483   data required time
                                             -2.205045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.634438   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.775895    0.304617    2.141891 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.141891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.769803   19.778267   library setup time
                                             19.778267   data required time
---------------------------------------------------------------------------------------------
                                             19.778267   data required time
                                             -2.141891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.636377   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.707740    0.203403    2.198351 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.198351   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.754357   19.836014   library setup time
                                             19.836014   data required time
---------------------------------------------------------------------------------------------
                                             19.836014   data required time
                                             -2.198351   data arrival time
---------------------------------------------------------------------------------------------
                                             17.637663   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.711360    0.206900    2.201849 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.201849   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.755314   19.840784   library setup time
                                             19.840784   data required time
---------------------------------------------------------------------------------------------
                                             19.840784   data required time
                                             -2.201849   data arrival time
---------------------------------------------------------------------------------------------
                                             17.638935   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.721749    0.211746    2.198750 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.198750   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.757763   19.838335   library setup time
                                             19.838335   data required time
---------------------------------------------------------------------------------------------
                                             19.838335   data required time
                                             -2.198750   data arrival time
---------------------------------------------------------------------------------------------
                                             17.639584   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.712512    0.219365    2.204852 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.204852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.756883   19.844641   library setup time
                                             19.844641   data required time
---------------------------------------------------------------------------------------------
                                             19.844641   data required time
                                             -2.204852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.639790   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.708571    0.215701    2.201188 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.201188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.754657   19.841440   library setup time
                                             19.841440   data required time
---------------------------------------------------------------------------------------------
                                             19.841440   data required time
                                             -2.201188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.640253   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.701116    0.208697    2.194184 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.194184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.752795   19.837576   library setup time
                                             19.837576   data required time
---------------------------------------------------------------------------------------------
                                             19.837576   data required time
                                             -2.194184   data arrival time
---------------------------------------------------------------------------------------------
                                             17.643391   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.715093    0.221751    2.207238 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.207238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.757733   19.854702   library setup time
                                             19.854702   data required time
---------------------------------------------------------------------------------------------
                                             19.854702   data required time
                                             -2.207238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.647463   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.806968    0.327729    2.165003 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.165003   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.777747   19.812624   library setup time
                                             19.812624   data required time
---------------------------------------------------------------------------------------------
                                             19.812624   data required time
                                             -2.165003   data arrival time
---------------------------------------------------------------------------------------------
                                             17.647621   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.704985    0.227063    2.183892 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.183892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.753707   19.836662   library setup time
                                             19.836662   data required time
---------------------------------------------------------------------------------------------
                                             19.836662   data required time
                                             -2.183892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.652771   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.713279    0.234377    2.191207 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.191207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.757064   19.844460   library setup time
                                             19.844460   data required time
---------------------------------------------------------------------------------------------
                                             19.844460   data required time
                                             -2.191207   data arrival time
---------------------------------------------------------------------------------------------
                                             17.653252   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.701381    0.197196    2.192145 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.192145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.754260   19.847263   library setup time
                                             19.847263   data required time
---------------------------------------------------------------------------------------------
                                             19.847263   data required time
                                             -2.192145   data arrival time
---------------------------------------------------------------------------------------------
                                             17.655119   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.691238    0.213887    2.183642 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.183642   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.750467   19.839905   library setup time
                                             19.839905   data required time
---------------------------------------------------------------------------------------------
                                             19.839905   data required time
                                             -2.183642   data arrival time
---------------------------------------------------------------------------------------------
                                             17.656263   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.784614    0.311153    2.148426 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.148426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.773423   19.806166   library setup time
                                             19.806166   data required time
---------------------------------------------------------------------------------------------
                                             19.806166   data required time
                                             -2.148426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.657742   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.696123    0.209874    2.190238 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.190238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.753020   19.848501   library setup time
                                             19.848501   data required time
---------------------------------------------------------------------------------------------
                                             19.848501   data required time
                                             -2.190238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.658264   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.697783    0.219896    2.189651 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.189651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.753412   19.848112   library setup time
                                             19.848112   data required time
---------------------------------------------------------------------------------------------
                                             19.848112   data required time
                                             -2.189651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.658461   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.681703    0.190272    2.183362 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.183362   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.748219   19.842152   library setup time
                                             19.842152   data required time
---------------------------------------------------------------------------------------------
                                             19.842152   data required time
                                             -2.183362   data arrival time
---------------------------------------------------------------------------------------------
                                             17.658791   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.692178    0.206154    2.186519 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.186519   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.750793   19.845304   library setup time
                                             19.845304   data required time
---------------------------------------------------------------------------------------------
                                             19.845304   data required time
                                             -2.186519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.658785   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.689463    0.197916    2.191006 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.191006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.751451   19.850073   library setup time
                                             19.850073   data required time
---------------------------------------------------------------------------------------------
                                             19.850073   data required time
                                             -2.191006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.659065   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.685721    0.194246    2.187336 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.187336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.749271   19.846827   library setup time
                                             19.846827   data required time
---------------------------------------------------------------------------------------------
                                             19.846827   data required time
                                             -2.187336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.659491   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.716483    0.237177    2.194007 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.194007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.758060   19.854374   library setup time
                                             19.854374   data required time
---------------------------------------------------------------------------------------------
                                             19.854374   data required time
                                             -2.194007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.660368   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.704996    0.200735    2.195683 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.195683   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.755353   19.857082   library setup time
                                             19.857082   data required time
---------------------------------------------------------------------------------------------
                                             19.857082   data required time
                                             -2.195683   data arrival time
---------------------------------------------------------------------------------------------
                                             17.661398   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.684667    0.198993    2.179358 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.179358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.748918   19.841454   library setup time
                                             19.841454   data required time
---------------------------------------------------------------------------------------------
                                             19.841454   data required time
                                             -2.179358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.662096   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.737099    0.278234    2.123475 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.123475   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.760658   19.787413   library setup time
                                             19.787413   data required time
---------------------------------------------------------------------------------------------
                                             19.787413   data required time
                                             -2.123475   data arrival time
---------------------------------------------------------------------------------------------
                                             17.663939   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.698704    0.212292    2.192656 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.192656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.753870   19.858564   library setup time
                                             19.858564   data required time
---------------------------------------------------------------------------------------------
                                             19.858564   data required time
                                             -2.192656   data arrival time
---------------------------------------------------------------------------------------------
                                             17.665909   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.700394    0.222274    2.192029 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.192029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.754268   19.858168   library setup time
                                             19.858168   data required time
---------------------------------------------------------------------------------------------
                                             19.858168   data required time
                                             -2.192029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.666138   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.681160    0.210290    2.175751 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.175751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.748091   19.842279   library setup time
                                             19.842279   data required time
---------------------------------------------------------------------------------------------
                                             19.842279   data required time
                                             -2.175751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.666529   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.691895    0.200286    2.193376 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.193376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.752265   19.860168   library setup time
                                             19.860168   data required time
---------------------------------------------------------------------------------------------
                                             19.860168   data required time
                                             -2.193376   data arrival time
---------------------------------------------------------------------------------------------
                                             17.666794   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.792972    0.317381    2.154654 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.154654   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.774552   19.821547   library setup time
                                             19.821547   data required time
---------------------------------------------------------------------------------------------
                                             19.821547   data required time
                                             -2.154654   data arrival time
---------------------------------------------------------------------------------------------
                                             17.666893   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.687672    0.216283    2.181745 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.181745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.751028   19.850494   library setup time
                                             19.850494   data required time
---------------------------------------------------------------------------------------------
                                             19.850494   data required time
                                             -2.181745   data arrival time
---------------------------------------------------------------------------------------------
                                             17.668751   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.689368    0.220129    2.179919 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.179919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.751428   19.850096   library setup time
                                             19.850096   data required time
---------------------------------------------------------------------------------------------
                                             19.850096   data required time
                                             -2.179919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.670177   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.788017    0.313678    2.150951 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.150951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.774558   19.821280   library setup time
                                             19.821280   data required time
---------------------------------------------------------------------------------------------
                                             19.821280   data required time
                                             -2.150951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.670328   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.685315    0.216489    2.176280 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.176280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.749175   19.846924   library setup time
                                             19.846924   data required time
---------------------------------------------------------------------------------------------
                                             19.846924   data required time
                                             -2.176280   data arrival time
---------------------------------------------------------------------------------------------
                                             17.670645   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.687156    0.124674    2.159308 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.159308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.746464   19.833124   library setup time
                                             19.833124   data required time
---------------------------------------------------------------------------------------------
                                             19.833124   data required time
                                             -2.159308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.673817   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.677572    0.209462    2.169253 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.169253   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.747245   19.843124   library setup time
                                             19.843124   data required time
---------------------------------------------------------------------------------------------
                                             19.843124   data required time
                                             -2.169253   data arrival time
---------------------------------------------------------------------------------------------
                                             17.673872   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000131    0.000065    1.000065 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008620    0.103537    0.564788    1.564854 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.103539    0.000683    1.565537 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.509886    0.271737    1.837273 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.743550    0.279989    2.117262 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.117262   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.762242   19.791176   library setup time
                                             19.791176   data required time
---------------------------------------------------------------------------------------------
                                             19.791176   data required time
                                             -2.117262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.673912   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.679128    0.202578    2.172333 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.172333   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.747717   19.848381   library setup time
                                             19.848381   data required time
---------------------------------------------------------------------------------------------
                                             19.848381   data required time
                                             -2.172333   data arrival time
---------------------------------------------------------------------------------------------
                                             17.676048   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.690278    0.218663    2.184124 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.184124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.751884   19.860552   library setup time
                                             19.860552   data required time
---------------------------------------------------------------------------------------------
                                             19.860552   data required time
                                             -2.184124   data arrival time
---------------------------------------------------------------------------------------------
                                             17.676426   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.765951    0.300608    2.145849 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.145849   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.768079   19.822292   library setup time
                                             19.822292   data required time
---------------------------------------------------------------------------------------------
                                             19.822292   data required time
                                             -2.145849   data arrival time
---------------------------------------------------------------------------------------------
                                             17.676441   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.692052    0.222525    2.182316 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.182316   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.752302   19.860134   library setup time
                                             19.860134   data required time
---------------------------------------------------------------------------------------------
                                             19.860134   data required time
                                             -2.182316   data arrival time
---------------------------------------------------------------------------------------------
                                             17.677818   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.774111    0.306837    2.152078 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.152078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.771402   19.830120   library setup time
                                             19.830120   data required time
---------------------------------------------------------------------------------------------
                                             19.830120   data required time
                                             -2.152078   data arrival time
---------------------------------------------------------------------------------------------
                                             17.678043   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.683480    0.119396    2.154029 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.154029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.745676   19.833914   library setup time
                                             19.833914   data required time
---------------------------------------------------------------------------------------------
                                             19.833914   data required time
                                             -2.154029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.679882   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.686015    0.210028    2.166858 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.166858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.749340   19.846758   library setup time
                                             19.846758   data required time
---------------------------------------------------------------------------------------------
                                             19.846758   data required time
                                             -2.166858   data arrival time
---------------------------------------------------------------------------------------------
                                             17.679899   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.663273    0.204611    2.163603 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.163603   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.743875   19.846497   library setup time
                                             19.846497   data required time
---------------------------------------------------------------------------------------------
                                             19.846497   data required time
                                             -2.163603   data arrival time
---------------------------------------------------------------------------------------------
                                             17.682894   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.681449    0.116373    2.151006 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.151006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.745240   19.834349   library setup time
                                             19.834349   data required time
---------------------------------------------------------------------------------------------
                                             19.834349   data required time
                                             -2.151006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683342   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.672746    0.103406    2.152176 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.152176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.743374   19.836214   library setup time
                                             19.836214   data required time
---------------------------------------------------------------------------------------------
                                             19.836214   data required time
                                             -2.152176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684040   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.669802    0.210603    2.169596 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.169596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.746816   19.854708   library setup time
                                             19.854708   data required time
---------------------------------------------------------------------------------------------
                                             19.854708   data required time
                                             -2.169596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685110   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.745652    0.284926    2.130167 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.130167   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.764239   19.815348   library setup time
                                             19.815348   data required time
---------------------------------------------------------------------------------------------
                                             19.815348   data required time
                                             -2.130167   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685181   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.777353    0.309300    2.154542 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.154542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.772407   19.840027   library setup time
                                             19.840027   data required time
---------------------------------------------------------------------------------------------
                                             19.840027   data required time
                                             -2.154542   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685486   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.679800    0.113856    2.148490 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.148490   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.744887   19.834702   library setup time
                                             19.834702   data required time
---------------------------------------------------------------------------------------------
                                             19.834702   data required time
                                             -2.148490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.686213   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.671224    0.100709    2.149478 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.149478   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.743048   19.836540   library setup time
                                             19.836540   data required time
---------------------------------------------------------------------------------------------
                                             19.836540   data required time
                                             -2.149478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687063   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.643303    0.172885    2.163307 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.163307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.739168   19.851204   library setup time
                                             19.851204   data required time
---------------------------------------------------------------------------------------------
                                             19.851204   data required time
                                             -2.163307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687897   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.677797    0.110708    2.145341 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.145341   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.744457   19.835131   library setup time
                                             19.835131   data required time
---------------------------------------------------------------------------------------------
                                             19.835131   data required time
                                             -2.145341   data arrival time
---------------------------------------------------------------------------------------------
                                             17.689789   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.666093    0.196137    2.161598 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.161598   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.744644   19.851454   library setup time
                                             19.851454   data required time
---------------------------------------------------------------------------------------------
                                             19.851454   data required time
                                             -2.161598   data arrival time
---------------------------------------------------------------------------------------------
                                             17.689856   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.669621    0.097779    2.146549 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.146549   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.742704   19.836885   library setup time
                                             19.836885   data required time
---------------------------------------------------------------------------------------------
                                             19.836885   data required time
                                             -2.146549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.690336   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.645683    0.175324    2.165745 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.165745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.739833   19.856264   library setup time
                                             19.856264   data required time
---------------------------------------------------------------------------------------------
                                             19.856264   data required time
                                             -2.165745   data arrival time
---------------------------------------------------------------------------------------------
                                             17.690519   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.672407    0.212975    2.171968 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.171968   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.747672   19.864763   library setup time
                                             19.864763   data required time
---------------------------------------------------------------------------------------------
                                             19.864763   data required time
                                             -2.171968   data arrival time
---------------------------------------------------------------------------------------------
                                             17.692795   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.668037    0.094791    2.143560 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.143560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.742365   19.837223   library setup time
                                             19.837223   data required time
---------------------------------------------------------------------------------------------
                                             19.837223   data required time
                                             -2.143560   data arrival time
---------------------------------------------------------------------------------------------
                                             17.693665   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.675314    0.106684    2.141317 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.141317   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.743925   19.835665   library setup time
                                             19.835665   data required time
---------------------------------------------------------------------------------------------
                                             19.835665   data required time
                                             -2.141317   data arrival time
---------------------------------------------------------------------------------------------
                                             17.694347   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.624278    0.130172    2.160962 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.160962   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.734683   19.855688   library setup time
                                             19.855688   data required time
---------------------------------------------------------------------------------------------
                                             19.855688   data required time
                                             -2.160962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.694725   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.753001    0.290635    2.135876 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.135876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.765130   19.830967   library setup time
                                             19.830967   data required time
---------------------------------------------------------------------------------------------
                                             19.830967   data required time
                                             -2.135876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.695091   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.627156    0.133907    2.164697 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.164697   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.735466   19.860632   library setup time
                                             19.860632   data required time
---------------------------------------------------------------------------------------------
                                             19.860632   data required time
                                             -2.164697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.695936   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.666389    0.091567    2.140336 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.140336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.742011   19.837578   library setup time
                                             19.837578   data required time
---------------------------------------------------------------------------------------------
                                             19.837578   data required time
                                             -2.140336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.697241   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.633515    0.173509    2.155890 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.155890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.736861   19.853510   library setup time
                                             19.853510   data required time
---------------------------------------------------------------------------------------------
                                             19.853510   data required time
                                             -2.155890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.697620   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.748952    0.287494    2.132735 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.132735   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.765350   19.830488   library setup time
                                             19.830488   data required time
---------------------------------------------------------------------------------------------
                                             19.830488   data required time
                                             -2.132735   data arrival time
---------------------------------------------------------------------------------------------
                                             17.697754   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.673160    0.103054    2.137687 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.137687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.743463   19.836126   library setup time
                                             19.836126   data required time
---------------------------------------------------------------------------------------------
                                             19.836126   data required time
                                             -2.137687   data arrival time
---------------------------------------------------------------------------------------------
                                             17.698439   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002855    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000156    0.000078    1.000078 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561832    1.561910 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.100415    0.000628    1.562538 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.510759    0.282704    1.845242 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.708796    0.255686    2.100928 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.100928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.754049   19.799368   library setup time
                                             19.799368   data required time
---------------------------------------------------------------------------------------------
                                             19.799368   data required time
                                             -2.100928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.698441   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.639752    0.179651    2.162032 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.162032   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.739734   19.861790   library setup time
                                             19.861790   data required time
---------------------------------------------------------------------------------------------
                                             19.861790   data required time
                                             -2.162032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.699757   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664690    0.088105    2.136874 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.136874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.741647   19.837942   library setup time
                                             19.837942   data required time
---------------------------------------------------------------------------------------------
                                             19.837942   data required time
                                             -2.136874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701067   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.634793    0.174781    2.157162 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.157162   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.737266   19.858831   library setup time
                                             19.858831   data required time
---------------------------------------------------------------------------------------------
                                             19.858831   data required time
                                             -2.157162   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701670   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.662957    0.084404    2.133173 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.133173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.741275   19.838312   library setup time
                                             19.838312   data required time
---------------------------------------------------------------------------------------------
                                             19.838312   data required time
                                             -2.133173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705139   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.647874    0.190176    2.149168 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.149168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.740349   19.855747   library setup time
                                             19.855747   data required time
---------------------------------------------------------------------------------------------
                                             19.855747   data required time
                                             -2.149168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706579   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.635706    0.164995    2.155416 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.155416   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.738780   19.862743   library setup time
                                             19.862743   data required time
---------------------------------------------------------------------------------------------
                                             19.862743   data required time
                                             -2.155416   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707325   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.642108    0.182075    2.164456 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.164456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.740530   19.871904   library setup time
                                             19.871904   data required time
---------------------------------------------------------------------------------------------
                                             19.871904   data required time
                                             -2.164456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707449   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.667825    0.093393    2.128026 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.128026   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.742319   19.837269   library setup time
                                             19.837269   data required time
---------------------------------------------------------------------------------------------
                                             19.837269   data required time
                                             -2.128026   data arrival time
---------------------------------------------------------------------------------------------
                                             17.709242   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661239    0.080542    2.129312 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.129312   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.740907   19.838680   library setup time
                                             19.838680   data required time
---------------------------------------------------------------------------------------------
                                             19.838680   data required time
                                             -2.129312   data arrival time
---------------------------------------------------------------------------------------------
                                             17.709368   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.639508    0.168966    2.159387 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.159387   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.739918   19.872517   library setup time
                                             19.872517   data required time
---------------------------------------------------------------------------------------------
                                             19.872517   data required time
                                             -2.159387   data arrival time
---------------------------------------------------------------------------------------------
                                             17.713129   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.607669    0.112226    2.144290 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.144290   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.730768   19.859602   library setup time
                                             19.859602   data required time
---------------------------------------------------------------------------------------------
                                             19.859602   data required time
                                             -2.144290   data arrival time
---------------------------------------------------------------------------------------------
                                             17.715313   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664445    0.087591    2.136360 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.136360   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741929   19.853909   library setup time
                                             19.853909   data required time
---------------------------------------------------------------------------------------------
                                             19.853909   data required time
                                             -2.136360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.717548   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664335    0.087361    2.136130 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.136130   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741905   19.853933   library setup time
                                             19.853933   data required time
---------------------------------------------------------------------------------------------
                                             19.853933   data required time
                                             -2.136130   data arrival time
---------------------------------------------------------------------------------------------
                                             17.717802   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.664122    0.086912    2.135681 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.135681   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741860   19.853979   library setup time
                                             19.853979   data required time
---------------------------------------------------------------------------------------------
                                             19.853979   data required time
                                             -2.135681   data arrival time
---------------------------------------------------------------------------------------------
                                             17.718296   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.682826    0.208078    2.086971 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.086971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.747927   19.805489   library setup time
                                             19.805489   data required time
---------------------------------------------------------------------------------------------
                                             19.805489   data required time
                                             -2.086971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.718519   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.608973    0.114191    2.146255 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.146255   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.731180   19.864918   library setup time
                                             19.864918   data required time
---------------------------------------------------------------------------------------------
                                             19.864918   data required time
                                             -2.146255   data arrival time
---------------------------------------------------------------------------------------------
                                             17.718662   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.670856    0.099011    2.133644 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.133644   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.743303   19.852535   library setup time
                                             19.852535   data required time
---------------------------------------------------------------------------------------------
                                             19.852535   data required time
                                             -2.133644   data arrival time
---------------------------------------------------------------------------------------------
                                             17.718889   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.663804    0.086236    2.135005 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.135005   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741791   19.854048   library setup time
                                             19.854048   data required time
---------------------------------------------------------------------------------------------
                                             19.854048   data required time
                                             -2.135005   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719042   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.670770    0.098857    2.133490 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.133490   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.743285   19.852554   library setup time
                                             19.852554   data required time
---------------------------------------------------------------------------------------------
                                             19.852554   data required time
                                             -2.133490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719065   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.670494    0.098360    2.132993 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.132993   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.743226   19.852613   library setup time
                                             19.852613   data required time
---------------------------------------------------------------------------------------------
                                             19.852613   data required time
                                             -2.132993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719620   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.663413    0.085396    2.134166 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.134166   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741708   19.854132   library setup time
                                             19.854132   data required time
---------------------------------------------------------------------------------------------
                                             19.854132   data required time
                                             -2.134166   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719967   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.670176    0.097782    2.132416 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.132416   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.743158   19.852682   library setup time
                                             19.852682   data required time
---------------------------------------------------------------------------------------------
                                             19.852682   data required time
                                             -2.132416   data arrival time
---------------------------------------------------------------------------------------------
                                             17.720266   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.592550    0.071945    2.100674 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.100674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.726583   19.821487   library setup time
                                             19.821487   data required time
---------------------------------------------------------------------------------------------
                                             19.821487   data required time
                                             -2.100674   data arrival time
---------------------------------------------------------------------------------------------
                                             17.720812   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.592502    0.083020    2.100587 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.100587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.726572   19.821497   library setup time
                                             19.821497   data required time
---------------------------------------------------------------------------------------------
                                             19.821497   data required time
                                             -2.100587   data arrival time
---------------------------------------------------------------------------------------------
                                             17.720911   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.662856    0.084183    2.132952 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.132952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741588   19.854250   library setup time
                                             19.854250   data required time
---------------------------------------------------------------------------------------------
                                             19.854250   data required time
                                             -2.132952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721298   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.669675    0.096867    2.131500 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.131500   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.743050   19.852789   library setup time
                                             19.852789   data required time
---------------------------------------------------------------------------------------------
                                             19.852789   data required time
                                             -2.131500   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721289   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.604307    0.162240    2.139033 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.139033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.729976   19.860395   library setup time
                                             19.860395   data required time
---------------------------------------------------------------------------------------------
                                             19.860395   data required time
                                             -2.139033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721363   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.593978    0.075255    2.103984 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.103984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.726983   19.826435   library setup time
                                             19.826435   data required time
---------------------------------------------------------------------------------------------
                                             19.826435   data required time
                                             -2.103984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.722450   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.662274    0.082895    2.131664 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.131664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741463   19.854374   library setup time
                                             19.854374   data required time
---------------------------------------------------------------------------------------------
                                             19.854374   data required time
                                             -2.131664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.722712   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.668959    0.095539    2.130172 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.130172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.742897   19.852942   library setup time
                                             19.852942   data required time
---------------------------------------------------------------------------------------------
                                             19.852942   data required time
                                             -2.130172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.722769   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.610333    0.168415    2.145208 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.145208   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.732800   19.868723   library setup time
                                             19.868723   data required time
---------------------------------------------------------------------------------------------
                                             19.868723   data required time
                                             -2.145208   data arrival time
---------------------------------------------------------------------------------------------
                                             17.723515   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003152    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000182    0.000091    1.000091 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.100546    0.000628    1.562687 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.646507    0.645827    0.486082    2.048769 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.661608    0.081389    2.130158 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.130158   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.741321   19.854519   library setup time
                                             19.854519   data required time
---------------------------------------------------------------------------------------------
                                             19.854519   data required time
                                             -2.130158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.724361   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.668195    0.094100    2.128733 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.128733   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.742733   19.853106   library setup time
                                             19.853106   data required time
---------------------------------------------------------------------------------------------
                                             19.853106   data required time
                                             -2.128733   data arrival time
---------------------------------------------------------------------------------------------
                                             17.724373   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.605981    0.164049    2.140842 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.140842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.730474   19.865623   library setup time
                                             19.865623   data required time
---------------------------------------------------------------------------------------------
                                             19.865623   data required time
                                             -2.140842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.724783   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003150    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.100546    0.000628    1.562687 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.649396    0.646498    0.471946    2.034633 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.667417    0.092606    2.127239 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.127239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.742566   19.853271   library setup time
                                             19.853271   data required time
---------------------------------------------------------------------------------------------
                                             19.853271   data required time
                                             -2.127239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.726032   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.594628    0.080836    2.094221 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.094221   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.727073   19.820997   library setup time
                                             19.820997   data required time
---------------------------------------------------------------------------------------------
                                             19.820997   data required time
                                             -2.094221   data arrival time
---------------------------------------------------------------------------------------------
                                             17.726776   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.592523    0.120711    2.134892 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.134892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.727198   19.863173   library setup time
                                             19.863173   data required time
---------------------------------------------------------------------------------------------
                                             19.863173   data required time
                                             -2.134892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.728279   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.594938    0.123946    2.138127 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.138127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.727871   19.868227   library setup time
                                             19.868227   data required time
---------------------------------------------------------------------------------------------
                                             19.868227   data required time
                                             -2.138127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.730099   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.612769    0.170837    2.147630 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.147630   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.733615   19.878819   library setup time
                                             19.878819   data required time
---------------------------------------------------------------------------------------------
                                             19.878819   data required time
                                             -2.147630   data arrival time
---------------------------------------------------------------------------------------------
                                             17.731190   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.666647    0.193412    2.072305 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.072305   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.744050   19.804020   library setup time
                                             19.804020   data required time
---------------------------------------------------------------------------------------------
                                             19.804020   data required time
                                             -2.072305   data arrival time
---------------------------------------------------------------------------------------------
                                             17.731716   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.574953    0.077194    2.092507 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.092507   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.722435   19.825636   library setup time
                                             19.825636   data required time
---------------------------------------------------------------------------------------------
                                             19.825636   data required time
                                             -2.092507   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733128   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.607034    0.107884    2.125452 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.125452   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.730618   19.859753   library setup time
                                             19.859753   data required time
---------------------------------------------------------------------------------------------
                                             19.859753   data required time
                                             -2.125452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734301   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.604881    0.096711    2.125441 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.125441   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.730111   19.860260   library setup time
                                             19.860260   data required time
---------------------------------------------------------------------------------------------
                                             19.860260   data required time
                                             -2.125441   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734819   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.576139    0.079653    2.094966 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.094966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.722778   19.830639   library setup time
                                             19.830639   data required time
---------------------------------------------------------------------------------------------
                                             19.830639   data required time
                                             -2.094966   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735674   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.611263    0.114114    2.131681 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.131681   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.733019   19.868504   library setup time
                                             19.868504   data required time
---------------------------------------------------------------------------------------------
                                             19.868504   data required time
                                             -2.131681   data arrival time
---------------------------------------------------------------------------------------------
                                             17.736822   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.608669    0.110332    2.127900 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.127900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.731108   19.864990   library setup time
                                             19.864990   data required time
---------------------------------------------------------------------------------------------
                                             19.864990   data required time
                                             -2.127900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.737091   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.606558    0.099600    2.128330 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.128330   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.730610   19.865488   library setup time
                                             19.865488   data required time
---------------------------------------------------------------------------------------------
                                             19.865488   data required time
                                             -2.128330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.737158   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.610278    0.108074    2.121458 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.121458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.731383   19.858988   library setup time
                                             19.858988   data required time
---------------------------------------------------------------------------------------------
                                             19.858988   data required time
                                             -2.121458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.737530   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.615957    0.116399    2.129784 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.129784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.734125   19.867397   library setup time
                                             19.867397   data required time
---------------------------------------------------------------------------------------------
                                             19.867397   data required time
                                             -2.129784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.737614   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.687263    0.211989    2.090882 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.090882   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.750477   19.829111   library setup time
                                             19.829111   data required time
---------------------------------------------------------------------------------------------
                                             19.829111   data required time
                                             -2.090882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.738230   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.582382    0.053636    2.084426 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.084426   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.724186   19.823883   library setup time
                                             19.823883   data required time
---------------------------------------------------------------------------------------------
                                             19.823883   data required time
                                             -2.084426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.739456   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.586844    0.070833    2.088401 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.088401   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.725302   19.828117   library setup time
                                             19.828117   data required time
---------------------------------------------------------------------------------------------
                                             19.828117   data required time
                                             -2.088401   data arrival time
---------------------------------------------------------------------------------------------
                                             17.739716   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.583803    0.058086    2.088876 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.088876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.724585   19.828833   library setup time
                                             19.828833   data required time
---------------------------------------------------------------------------------------------
                                             19.828833   data required time
                                             -2.088876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.739956   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.581131    0.126173    2.125482 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.125482   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.724512   19.865858   library setup time
                                             19.865858   data required time
---------------------------------------------------------------------------------------------
                                             19.865858   data required time
                                             -2.125482   data arrival time
---------------------------------------------------------------------------------------------
                                             17.740377   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.611377    0.109732    2.123116 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.123116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.731746   19.864351   library setup time
                                             19.864351   data required time
---------------------------------------------------------------------------------------------
                                             19.864351   data required time
                                             -2.123116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.741234   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.614109    0.087728    2.074732 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.074732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.731665   19.816404   library setup time
                                             19.816404   data required time
---------------------------------------------------------------------------------------------
                                             19.816404   data required time
                                             -2.074732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.741674   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.583752    0.129445    2.128754 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.128754   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.725234   19.870863   library setup time
                                             19.870863   data required time
---------------------------------------------------------------------------------------------
                                             19.870863   data required time
                                             -2.128754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742109   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.558095    0.074030    2.087175 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.087175   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.718461   19.829609   library setup time
                                             19.829609   data required time
---------------------------------------------------------------------------------------------
                                             19.829609   data required time
                                             -2.087175   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742434   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.570963    0.077132    2.083897 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.083897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.721495   19.826576   library setup time
                                             19.826576   data required time
---------------------------------------------------------------------------------------------
                                             19.826576   data required time
                                             -2.083897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742680   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.582577    0.106472    2.080507 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.080507   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.724232   19.823839   library setup time
                                             19.823839   data required time
---------------------------------------------------------------------------------------------
                                             19.823839   data required time
                                             -2.080507   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743332   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.595969    0.089602    2.107169 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.107169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.728958   19.850630   library setup time
                                             19.850630   data required time
---------------------------------------------------------------------------------------------
                                             19.850630   data required time
                                             -2.107169   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743460   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.589833    0.070224    2.083608 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.083608   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.726006   19.827412   library setup time
                                             19.827412   data required time
---------------------------------------------------------------------------------------------
                                             19.827412   data required time
                                             -2.083608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743803   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.577614    0.048860    2.080923 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.080923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.723062   19.825008   library setup time
                                             19.825008   data required time
---------------------------------------------------------------------------------------------
                                             19.825008   data required time
                                             -2.080923   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744083   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.559625    0.077247    2.090392 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.090392   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.718885   19.834534   library setup time
                                             19.834534   data required time
---------------------------------------------------------------------------------------------
                                             19.834534   data required time
                                             -2.090392   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744141   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.572532    0.080334    2.087099 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.087099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.721928   19.831490   library setup time
                                             19.831490   data required time
---------------------------------------------------------------------------------------------
                                             19.831490   data required time
                                             -2.087099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744390   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.612993    0.116571    2.134138 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.134138   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.733668   19.878767   library setup time
                                             19.878767   data required time
---------------------------------------------------------------------------------------------
                                             19.878767   data required time
                                             -2.134138   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744629   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.617887    0.119090    2.132475 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.132475   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.734822   19.877613   library setup time
                                             19.877613   data required time
---------------------------------------------------------------------------------------------
                                             19.877613   data required time
                                             -2.132475   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745138   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.578694    0.052627    2.084691 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.084691   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.723380   19.830036   library setup time
                                             19.830036   data required time
---------------------------------------------------------------------------------------------
                                             19.830036   data required time
                                             -2.084691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745348   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.584444    0.109097    2.083133 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.083133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.724736   19.828682   library setup time
                                             19.828682   data required time
---------------------------------------------------------------------------------------------
                                             19.828682   data required time
                                             -2.083133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745548   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.574338    0.119109    2.121644 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.121644   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.722911   19.867460   library setup time
                                             19.867460   data required time
---------------------------------------------------------------------------------------------
                                             19.867460   data required time
                                             -2.121644   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745813   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.576881    0.122435    2.124971 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.124971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.723615   19.872482   library setup time
                                             19.872482   data required time
---------------------------------------------------------------------------------------------
                                             19.872482   data required time
                                             -2.124971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747513   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.560192    0.063305    2.081519 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.081519   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.718955   19.829115   library setup time
                                             19.829115   data required time
---------------------------------------------------------------------------------------------
                                             19.829115   data required time
                                             -2.081519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747597   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.613762    0.087109    2.074114 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.074114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.731647   19.821770   library setup time
                                             19.821770   data required time
---------------------------------------------------------------------------------------------
                                             19.821770   data required time
                                             -2.074114   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747656   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.598057    0.087561    2.100946 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.100946   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.729450   19.850138   library setup time
                                             19.850138   data required time
---------------------------------------------------------------------------------------------
                                             19.850138   data required time
                                             -2.100946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749193   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.643971    0.187877    2.060101 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.060101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.738705   19.809366   library setup time
                                             19.809366   data required time
---------------------------------------------------------------------------------------------
                                             19.809366   data required time
                                             -2.060101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749266   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.561363    0.066265    2.084479 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.084479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.719295   19.834122   library setup time
                                             19.834122   data required time
---------------------------------------------------------------------------------------------
                                             19.834122   data required time
                                             -2.084479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749643   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002944    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000157    0.000078    1.000078 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008662    0.103865    0.565139    1.565218 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.103867    0.000658    1.565876 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.544792    0.313018    1.878893 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.690683    0.214994    2.093888 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.093888   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.751616   19.844223   library setup time
                                             19.844223   data required time
---------------------------------------------------------------------------------------------
                                             19.844223   data required time
                                             -2.093888   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750336   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.601847    0.091259    2.119988 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.119988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.730800   19.870722   library setup time
                                             19.870722   data required time
---------------------------------------------------------------------------------------------
                                             19.870722   data required time
                                             -2.119988   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750734   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.584762    0.095596    2.110909 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.110909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.725368   19.865004   library setup time
                                             19.865004   data required time
---------------------------------------------------------------------------------------------
                                             19.865004   data required time
                                             -2.110909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754093   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.552459    0.055261    2.075160 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.075160   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.717133   19.830938   library setup time
                                             19.830938   data required time
---------------------------------------------------------------------------------------------
                                             19.830938   data required time
                                             -2.075160   data arrival time
---------------------------------------------------------------------------------------------
                                             17.755777   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002498    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000132    0.000066    1.000066 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008753    0.104607    0.565798    1.565863 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.104609    0.000699    1.566562 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.573379    0.451005    2.017567 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.597357    0.092097    2.109664 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.109664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.729619   19.866219   library setup time
                                             19.866219   data required time
---------------------------------------------------------------------------------------------
                                             19.866219   data required time
                                             -2.109664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.756556   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.586353    0.098256    2.113569 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.113569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.725848   19.870251   library setup time
                                             19.870251   data required time
---------------------------------------------------------------------------------------------
                                             19.870251   data required time
                                             -2.113569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.756680   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.599003    0.067671    2.062620 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.062620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.728104   19.819967   library setup time
                                             19.819967   data required time
---------------------------------------------------------------------------------------------
                                             19.819967   data required time
                                             -2.062620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757347   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.599752    0.129344    2.103379 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.103379   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.728902   19.861469   library setup time
                                             19.861469   data required time
---------------------------------------------------------------------------------------------
                                             19.861469   data required time
                                             -2.103379   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758091   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.603442    0.094164    2.122894 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.122894   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.731417   19.881018   library setup time
                                             19.881018   data required time
---------------------------------------------------------------------------------------------
                                             19.881018   data required time
                                             -2.122894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758125   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.557539    0.057409    2.071590 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.071590   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.718330   19.829741   library setup time
                                             19.829741   data required time
---------------------------------------------------------------------------------------------
                                             19.829741   data required time
                                             -2.071590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758150   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.553378    0.057934    2.077833 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.077833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.717412   19.836006   library setup time
                                             19.836006   data required time
---------------------------------------------------------------------------------------------
                                             19.836006   data required time
                                             -2.077833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758173   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.589321    0.081711    2.063689 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.063689   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.725822   19.822248   library setup time
                                             19.822248   data required time
---------------------------------------------------------------------------------------------
                                             19.822248   data required time
                                             -2.063689   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758562   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.588959    0.077878    2.063366 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.063366   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.725737   19.822334   library setup time
                                             19.822334   data required time
---------------------------------------------------------------------------------------------
                                             19.822334   data required time
                                             -2.063366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758968   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.600185    0.070476    2.065424 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.065424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.728446   19.824970   library setup time
                                             19.824970   data required time
---------------------------------------------------------------------------------------------
                                             19.824970   data required time
                                             -2.065424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759546   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.660672    0.202912    2.075136 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.075136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.744209   19.835381   library setup time
                                             19.835381   data required time
---------------------------------------------------------------------------------------------
                                             19.835381   data required time
                                             -2.075136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760244   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.601804    0.131912    2.105948 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.105948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.729490   19.866608   library setup time
                                             19.866608   data required time
---------------------------------------------------------------------------------------------
                                             19.866608   data required time
                                             -2.105948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.760660   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.590719    0.084206    2.066184 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.066184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.726215   19.827202   library setup time
                                             19.827202   data required time
---------------------------------------------------------------------------------------------
                                             19.827202   data required time
                                             -2.066184   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761019   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.558009    0.058741    2.072922 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.072922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.718504   19.834913   library setup time
                                             19.834913   data required time
---------------------------------------------------------------------------------------------
                                             19.834913   data required time
                                             -2.072922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761992   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000158    0.000079    1.000079 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.100415    0.000628    1.562539 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.576715    0.450845    2.013385 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.599432    0.090108    2.103493 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.103493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.730108   19.865730   library setup time
                                             19.865730   data required time
---------------------------------------------------------------------------------------------
                                             19.865730   data required time
                                             -2.103493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.762238   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.618959    0.095887    2.082891 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.082891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.734377   19.845211   library setup time
                                             19.845211   data required time
---------------------------------------------------------------------------------------------
                                             19.845211   data required time
                                             -2.082891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.762318   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.588115    0.060375    2.089104 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.089104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.727107   19.852482   library setup time
                                             19.852482   data required time
---------------------------------------------------------------------------------------------
                                             19.852482   data required time
                                             -2.089104   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763376   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.570131    0.085077    2.103291 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.103291   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.721919   19.868450   library setup time
                                             19.868450   data required time
---------------------------------------------------------------------------------------------
                                             19.868450   data required time
                                             -2.103291   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765160   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.565010    0.084349    2.104248 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.104248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.720712   19.869659   library setup time
                                             19.869659   data required time
---------------------------------------------------------------------------------------------
                                             19.869659   data required time
                                             -2.104248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765411   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.584093    0.064168    2.057258 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.057258   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.724590   19.823481   library setup time
                                             19.823481   data required time
---------------------------------------------------------------------------------------------
                                             19.823481   data required time
                                             -2.057258   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766222   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.566001    0.089389    2.102534 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.102534   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.720946   19.869425   library setup time
                                             19.869425   data required time
---------------------------------------------------------------------------------------------
                                             19.869425   data required time
                                             -2.102534   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766891   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.583029    0.055716    2.086506 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.086506   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.725908   19.853680   library setup time
                                             19.853680   data required time
---------------------------------------------------------------------------------------------
                                             19.853680   data required time
                                             -2.086506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767174   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.581299    0.076507    2.056872 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.056872   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.723931   19.824139   library setup time
                                             19.824139   data required time
---------------------------------------------------------------------------------------------
                                             19.824139   data required time
                                             -2.056872   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767267   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.578976    0.092294    2.099059 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.099059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.724005   19.866367   library setup time
                                             19.866367   data required time
---------------------------------------------------------------------------------------------
                                             19.866367   data required time
                                             -2.099059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767307   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.585488    0.067610    2.060700 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.060700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.724982   19.828434   library setup time
                                             19.828434   data required time
---------------------------------------------------------------------------------------------
                                             19.828434   data required time
                                             -2.060700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767735   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.571551    0.087740    2.105954 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.105954   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.722359   19.873739   library setup time
                                             19.873739   data required time
---------------------------------------------------------------------------------------------
                                             19.873739   data required time
                                             -2.105954   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767784   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.566417    0.086988    2.106887 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.106887   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.721148   19.874950   library setup time
                                             19.874950   data required time
---------------------------------------------------------------------------------------------
                                             19.874950   data required time
                                             -2.106887   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768063   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.579071    0.053868    2.085932 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.085932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.724975   19.854612   library setup time
                                             19.854612   data required time
---------------------------------------------------------------------------------------------
                                             19.854612   data required time
                                             -2.085932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768681   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.567454    0.091932    2.105076 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.105076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.721393   19.874704   library setup time
                                             19.874704   data required time
---------------------------------------------------------------------------------------------
                                             19.874704   data required time
                                             -2.105076   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769629   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.580483    0.094871    2.101636 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.101636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.724464   19.871634   library setup time
                                             19.871634   data required time
---------------------------------------------------------------------------------------------
                                             19.871634   data required time
                                             -2.101636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769997   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.571772    0.070139    2.085453 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.085453   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.723255   19.856335   library setup time
                                             19.856335   data required time
---------------------------------------------------------------------------------------------
                                             19.856335   data required time
                                             -2.085453   data arrival time
---------------------------------------------------------------------------------------------
                                             17.770882   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.581120    0.089215    2.104528 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.104528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.725914   19.875608   library setup time
                                             19.875608   data required time
---------------------------------------------------------------------------------------------
                                             19.875608   data required time
                                             -2.104528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771082   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.585576    0.070829    2.056317 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.056317   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.725003   19.828415   library setup time
                                             19.828415   data required time
---------------------------------------------------------------------------------------------
                                             19.828415   data required time
                                             -2.056317   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772099   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.663799    0.205663    2.077888 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.077888   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.745280   19.850559   library setup time
                                             19.850559   data required time
---------------------------------------------------------------------------------------------
                                             19.850559   data required time
                                             -2.077888   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772671   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.588419    0.070344    2.101134 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.101134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.727635   19.873888   library setup time
                                             19.873888   data required time
---------------------------------------------------------------------------------------------
                                             19.873888   data required time
                                             -2.101134   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772755   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.587006    0.105322    2.112087 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.112087   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.727543   19.884893   library setup time
                                             19.884893   data required time
---------------------------------------------------------------------------------------------
                                             19.884893   data required time
                                             -2.112087   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772806   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.595752    0.124247    2.098283 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.098283   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.729363   19.872160   library setup time
                                             19.872160   data required time
---------------------------------------------------------------------------------------------
                                             19.872160   data required time
                                             -2.098283   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773876   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002645    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000145    0.000072    1.000072 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008143    0.099730    0.561173    1.561246 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099732    0.000623    1.561868 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.593329    0.425136    1.987004 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.620909    0.098951    2.085955 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.085955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.735170   19.860668   library setup time
                                             19.860668   data required time
---------------------------------------------------------------------------------------------
                                             19.860668   data required time
                                             -2.085955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774714   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.584047    0.067919    2.099983 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.099983   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.726604   19.874918   library setup time
                                             19.874918   data required time
---------------------------------------------------------------------------------------------
                                             19.874918   data required time
                                             -2.099983   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774937   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002917    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000158    0.000079    1.000079 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561833    1.561912 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.100415    0.000628    1.562539 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.524618    0.309685    1.872224 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.626334    0.171529    2.043753 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.043753   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.734610   19.818808   library setup time
                                             19.818808   data required time
---------------------------------------------------------------------------------------------
                                             19.818808   data required time
                                             -2.043753   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775055   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.583504    0.093441    2.108755 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.108755   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.726718   19.885717   library setup time
                                             19.885717   data required time
---------------------------------------------------------------------------------------------
                                             19.885717   data required time
                                             -2.108755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776962   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.569151    0.083189    2.101403 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.101403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.723093   19.878429   library setup time
                                             19.878429   data required time
---------------------------------------------------------------------------------------------
                                             19.878429   data required time
                                             -2.101403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.777027   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.574172    0.083513    2.053267 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.053267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.722314   19.831102   library setup time
                                             19.831102   data required time
---------------------------------------------------------------------------------------------
                                             19.831102   data required time
                                             -2.053267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.777834   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.584643    0.060533    2.091323 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.091323   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.726622   19.869217   library setup time
                                             19.869217   data required time
---------------------------------------------------------------------------------------------
                                             19.869217   data required time
                                             -2.091323   data arrival time
---------------------------------------------------------------------------------------------
                                             17.777893   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.571360    0.078460    2.048215 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.048215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.721588   19.826483   library setup time
                                             19.826483   data required time
---------------------------------------------------------------------------------------------
                                             19.826483   data required time
                                             -2.048215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778267   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.580715    0.058935    2.090998 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.090998   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.725697   19.870142   library setup time
                                             19.870142   data required time
---------------------------------------------------------------------------------------------
                                             19.870142   data required time
                                             -2.090998   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779144   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.593834    0.089468    2.071446 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.071446   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.728455   19.851133   library setup time
                                             19.851133   data required time
---------------------------------------------------------------------------------------------
                                             19.851133   data required time
                                             -2.071446   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779688   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.539167    0.054494    2.053803 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.053803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.713999   19.834070   library setup time
                                             19.834070   data required time
---------------------------------------------------------------------------------------------
                                             19.834070   data required time
                                             -2.053803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780268   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.577029    0.088853    2.095618 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.095618   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.724950   19.876574   library setup time
                                             19.876574   data required time
---------------------------------------------------------------------------------------------
                                             19.876574   data required time
                                             -2.095618   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780956   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.563849    0.085485    2.098629 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.098629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.721843   19.879679   library setup time
                                             19.879679   data required time
---------------------------------------------------------------------------------------------
                                             19.879679   data required time
                                             -2.098629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781050   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.536860    0.050670    2.053205 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.053205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.713455   19.834614   library setup time
                                             19.834614   data required time
---------------------------------------------------------------------------------------------
                                             19.834614   data required time
                                             -2.053205   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781408   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.597764    0.126825    2.100861 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.100861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.730079   19.882357   library setup time
                                             19.882357   data required time
---------------------------------------------------------------------------------------------
                                             19.882357   data required time
                                             -2.100861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781494   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.565768    0.080789    2.046250 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.046250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.720270   19.827801   library setup time
                                             19.827801   data required time
---------------------------------------------------------------------------------------------
                                             19.827801   data required time
                                             -2.046250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781551   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002811    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000150    0.000075    1.000075 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008614    0.103486    0.564757    1.564832 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.103489    0.000668    1.565500 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.575037    0.465290    2.030790 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.589144    0.072053    2.102843 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.102843   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.728047   19.884388   library setup time
                                             19.884388   data required time
---------------------------------------------------------------------------------------------
                                             19.884388   data required time
                                             -2.102843   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781546   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.540406    0.057979    2.057288 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.057288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.714355   19.839062   library setup time
                                             19.839062   data required time
---------------------------------------------------------------------------------------------
                                             19.839062   data required time
                                             -2.057288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781775   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.577508    0.099104    2.073139 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.073139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.724607   19.854982   library setup time
                                             19.854982   data required time
---------------------------------------------------------------------------------------------
                                             19.854982   data required time
                                             -2.073139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781843   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.592141    0.083848    2.069336 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.069336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.728056   19.851532   library setup time
                                             19.851532   data required time
---------------------------------------------------------------------------------------------
                                             19.851532   data required time
                                             -2.069336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782196   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.577170    0.067699    2.048064 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.048064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.723021   19.830395   library setup time
                                             19.830395   data required time
---------------------------------------------------------------------------------------------
                                             19.830395   data required time
                                             -2.048064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782333   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003008    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000169    0.000084    1.000084 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561317    1.561401 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099872    0.000623    1.562024 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.578600    0.466705    2.028729 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.587097    0.057335    2.086065 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.086065   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.727201   19.868637   library setup time
                                             19.868637   data required time
---------------------------------------------------------------------------------------------
                                             19.868637   data required time
                                             -2.086065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782572   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.561613    0.077606    2.097505 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.097505   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.721316   19.880207   library setup time
                                             19.880207   data required time
---------------------------------------------------------------------------------------------
                                             19.880207   data required time
                                             -2.097505   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782701   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.537977    0.054090    2.056626 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.056626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.713782   19.839634   library setup time
                                             19.839634   data required time
---------------------------------------------------------------------------------------------
                                             19.839634   data required time
                                             -2.056626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.783009   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.560438    0.060923    2.051345 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.051345   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.719077   19.834341   library setup time
                                             19.834341   data required time
---------------------------------------------------------------------------------------------
                                             19.834341   data required time
                                             -2.051345   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782995   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.558595    0.055880    2.046302 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.046302   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.718579   19.829491   library setup time
                                             19.829491   data required time
---------------------------------------------------------------------------------------------
                                             19.829491   data required time
                                             -2.046302   data arrival time
---------------------------------------------------------------------------------------------
                                             17.783188   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.949776    0.381154    2.287050 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.287050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.519231   20.071140   library setup time
                                             20.071140   data required time
---------------------------------------------------------------------------------------------
                                             20.071140   data required time
                                             -2.287050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784090   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002889    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000165    0.000082    1.000082 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008171    0.099954    0.561395    1.561477 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099956    0.000625    1.562102 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.571477    0.469962    2.032063 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.584571    0.069217    2.101280 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.101280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.726969   19.885466   library setup time
                                             19.885466   data required time
---------------------------------------------------------------------------------------------
                                             19.885466   data required time
                                             -2.101280   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784185   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.553331    0.062886    2.076030 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.076030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.718908   19.860682   library setup time
                                             19.860682   data required time
---------------------------------------------------------------------------------------------
                                             19.860682   data required time
                                             -2.076030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784651   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.570524    0.085822    2.104037 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.104037   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.723659   19.888777   library setup time
                                             19.888777   data required time
---------------------------------------------------------------------------------------------
                                             19.888777   data required time
                                             -2.104037   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784740   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.565844    0.065485    2.072250 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.072250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.721857   19.857731   library setup time
                                             19.857731   data required time
---------------------------------------------------------------------------------------------
                                             19.857731   data required time
                                             -2.072250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785480   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.954200    0.384498    2.290394 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.290394   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.519454   20.076643   library setup time
                                             20.076643   data required time
---------------------------------------------------------------------------------------------
                                             20.076643   data required time
                                             -2.290394   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786249   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.569524    0.082894    2.039724 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.039724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.721155   19.826916   library setup time
                                             19.826916   data required time
---------------------------------------------------------------------------------------------
                                             19.826916   data required time
                                             -2.039724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787191   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.833601    0.240397    2.287652 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.287652   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.515188   20.075184   library setup time
                                             20.075184   data required time
---------------------------------------------------------------------------------------------
                                             20.075184   data required time
                                             -2.287652   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787533   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.838366    0.245013    2.292267 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.292267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.515423   20.080673   library setup time
                                             20.080673   data required time
---------------------------------------------------------------------------------------------
                                             20.080673   data required time
                                             -2.292267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.788406   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.551486    0.052257    2.072156 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.072156   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.718473   19.861116   library setup time
                                             19.861116   data required time
---------------------------------------------------------------------------------------------
                                             19.861116   data required time
                                             -2.072156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.788960   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.633839    0.239072    2.086643 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.086643   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.735731   19.876703   library setup time
                                             19.876703   data required time
---------------------------------------------------------------------------------------------
                                             19.876703   data required time
                                             -2.086643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.790060   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.586328    0.069574    2.062664 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.062664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.726686   19.852901   library setup time
                                             19.852901   data required time
---------------------------------------------------------------------------------------------
                                             19.852901   data required time
                                             -2.062664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.790239   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.562842    0.080111    2.100010 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.100010   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.721848   19.890587   library setup time
                                             19.890587   data required time
---------------------------------------------------------------------------------------------
                                             19.890587   data required time
                                             -2.100010   data arrival time
---------------------------------------------------------------------------------------------
                                             17.790577   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.632807    0.238251    2.085822 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.085822   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.735510   19.876926   library setup time
                                             19.876926   data required time
---------------------------------------------------------------------------------------------
                                             19.876926   data required time
                                             -2.085822   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791103   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.631952    0.237570    2.085142 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.085142   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.735327   19.877108   library setup time
                                             19.877108   data required time
---------------------------------------------------------------------------------------------
                                             19.877108   data required time
                                             -2.085142   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791967   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003348    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000182    0.000091    1.000091 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008750    0.104573    0.565817    1.565908 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.104575    0.000668    1.566576 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.570583    0.415402    1.981978 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.595656    0.092386    2.074364 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.074364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.729218   19.866621   library setup time
                                             19.866621   data required time
---------------------------------------------------------------------------------------------
                                             19.866621   data required time
                                             -2.074364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792257   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.555486    0.049400    2.067614 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.067614   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.719416   19.860172   library setup time
                                             19.860172   data required time
---------------------------------------------------------------------------------------------
                                             19.860172   data required time
                                             -2.067614   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792559   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.631126    0.236912    2.084484 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.084484   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.735150   19.877287   library setup time
                                             19.877287   data required time
---------------------------------------------------------------------------------------------
                                             19.877287   data required time
                                             -2.084484   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792803   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000181    0.000091    1.000091 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008229    0.100413    0.561841    1.561932 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.100415    0.000628    1.562560 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.547694    0.411476    1.974036 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.580366    0.103309    2.077345 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.077345   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.725614   19.870224   library setup time
                                             19.870224   data required time
---------------------------------------------------------------------------------------------
                                             19.870224   data required time
                                             -2.077345   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792879   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002856    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000159    0.000079    1.000079 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008409    0.101848    0.563195    1.563275 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101850    0.000655    1.563930 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.558037    0.451383    2.015313 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.569197    0.063791    2.079104 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.079104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.722982   19.872856   library setup time
                                             19.872856   data required time
---------------------------------------------------------------------------------------------
                                             19.872856   data required time
                                             -2.079104   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793751   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.568668    0.081434    2.038264 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.038264   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.721017   19.832401   library setup time
                                             19.832401   data required time
---------------------------------------------------------------------------------------------
                                             19.832401   data required time
                                             -2.038264   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794136   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.629713    0.235784    2.083355 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.083355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.734847   19.877588   library setup time
                                             19.877588   data required time
---------------------------------------------------------------------------------------------
                                             19.877588   data required time
                                             -2.083355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794233   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.557218    0.075642    2.035432 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.035432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.718254   19.829817   library setup time
                                             19.829817   data required time
---------------------------------------------------------------------------------------------
                                             19.829817   data required time
                                             -2.035432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794386   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.562153    0.074019    2.039481 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.039481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.719481   19.833937   library setup time
                                             19.833937   data required time
---------------------------------------------------------------------------------------------
                                             19.833937   data required time
                                             -2.039481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.794455   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002704    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000142    0.000071    1.000071 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008469    0.102332    0.563648    1.563719 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.102334    0.000662    1.564381 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.572359    0.421106    1.985487 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.593676    0.086553    2.072041 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.072041   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.728751   19.867086   library setup time
                                             19.867086   data required time
---------------------------------------------------------------------------------------------
                                             19.867086   data required time
                                             -2.072041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795046   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.555434    0.050943    2.065124 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.065124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.719404   19.860186   library setup time
                                             19.860186   data required time
---------------------------------------------------------------------------------------------
                                             19.860186   data required time
                                             -2.065124   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795061   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.628323    0.234673    2.082244 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.082244   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.734549   19.877886   library setup time
                                             19.877886   data required time
---------------------------------------------------------------------------------------------
                                             19.877886   data required time
                                             -2.082244   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795643   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.577558    0.089153    2.058907 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.058907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.724618   19.854969   library setup time
                                             19.854969   data required time
---------------------------------------------------------------------------------------------
                                             19.854969   data required time
                                             -2.058907   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796062   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.581785    0.077462    2.057826 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.057826   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.725615   19.853973   library setup time
                                             19.853973   data required time
---------------------------------------------------------------------------------------------
                                             19.853973   data required time
                                             -2.057826   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796146   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.626656    0.233337    2.080909 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.080909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.734191   19.878244   library setup time
                                             19.878244   data required time
---------------------------------------------------------------------------------------------
                                             19.878244   data required time
                                             -2.080909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797335   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.595426    0.058012    2.052960 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.052960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.728830   19.850758   library setup time
                                             19.850758   data required time
---------------------------------------------------------------------------------------------
                                             19.850758   data required time
                                             -2.052960   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797798   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.548116    0.074115    2.033108 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.033108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.716109   19.831963   library setup time
                                             19.831963   data required time
---------------------------------------------------------------------------------------------
                                             19.831963   data required time
                                             -2.033108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798855   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.624777    0.231829    2.079401 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.079401   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.733788   19.878647   library setup time
                                             19.878647   data required time
---------------------------------------------------------------------------------------------
                                             19.878647   data required time
                                             -2.079401   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799246   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.560230    0.064613    2.078794 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.078794   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.720990   19.880531   library setup time
                                             19.880531   data required time
---------------------------------------------------------------------------------------------
                                             19.880531   data required time
                                             -2.078794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801737   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002501    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000130    0.000065    1.000065 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008582    0.103236    0.564506    1.564571 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.103239    0.000674    1.565244 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.543945    0.454655    2.019899 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.552378    0.055017    2.074916 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.074916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.719017   19.876822   library setup time
                                             19.876822   data required time
---------------------------------------------------------------------------------------------
                                             19.876822   data required time
                                             -2.074916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801905   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.552808    0.061526    2.074670 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.074670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.719119   19.876720   library setup time
                                             19.876720   data required time
---------------------------------------------------------------------------------------------
                                             19.876720   data required time
                                             -2.074670   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802048   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.548885    0.075560    2.034552 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.034552   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.716353   19.837065   library setup time
                                             19.837065   data required time
---------------------------------------------------------------------------------------------
                                             19.837065   data required time
                                             -2.034552   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802511   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.939462    0.373322    2.279218 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.279218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.519806   20.081717   library setup time
                                             20.081717   data required time
---------------------------------------------------------------------------------------------
                                             20.081717   data required time
                                             -2.279218   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802498   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.542125    0.048227    2.030608 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.030608   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.714696   19.833374   library setup time
                                             19.833374   data required time
---------------------------------------------------------------------------------------------
                                             19.833374   data required time
                                             -2.030608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802767   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002072    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000108    0.000054    1.000054 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008044    0.098894    0.560548    1.560602 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.098894    0.000376    1.560977 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.553943    0.445787    2.006765 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.565270    0.064031    2.070796 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.070796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.722056   19.873783   library setup time
                                             19.873783   data required time
---------------------------------------------------------------------------------------------
                                             19.873783   data required time
                                             -2.070796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802986   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002113    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000109    0.000055    1.000055 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008334    0.101252    0.562623    1.562678 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101254    0.000636    1.563313 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.573581    0.429777    1.993090 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.587488    0.072175    2.065265 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.065265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.727293   19.868546   library setup time
                                             19.868546   data required time
---------------------------------------------------------------------------------------------
                                             19.868546   data required time
                                             -2.065265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.803280   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.543527    0.052683    2.035064 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.035064   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.715090   19.838327   library setup time
                                             19.838327   data required time
---------------------------------------------------------------------------------------------
                                             19.838327   data required time
                                             -2.035064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.803263   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.569607    0.087302    2.052763 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.052763   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.722744   19.856844   library setup time
                                             19.856844   data required time
---------------------------------------------------------------------------------------------
                                             19.856844   data required time
                                             -2.052763   data arrival time
---------------------------------------------------------------------------------------------
                                             17.804081   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.825075    0.232040    2.279294 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.279294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.515825   20.085697   library setup time
                                             20.085697   data required time
---------------------------------------------------------------------------------------------
                                             20.085697   data required time
                                             -2.279294   data arrival time
---------------------------------------------------------------------------------------------
                                             17.806404   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.556318    0.053770    2.067951 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.067951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.719946   19.875893   library setup time
                                             19.875893   data required time
---------------------------------------------------------------------------------------------
                                             19.875893   data required time
                                             -2.067951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807941   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000149    0.000074    1.000074 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561499    1.561573 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.100070    0.000625    1.562198 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.548889    0.456016    2.018214 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.555595    0.049773    2.067987 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.067987   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.719776   19.876062   library setup time
                                             19.876062   data required time
---------------------------------------------------------------------------------------------
                                             19.876062   data required time
                                             -2.067987   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808075   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.600202    0.211772    2.059344 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.059344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.728155   19.867683   library setup time
                                             19.867683   data required time
---------------------------------------------------------------------------------------------
                                             19.867683   data required time
                                             -2.059344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808340   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002114    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000109    0.000055    1.000055 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008329    0.101210    0.562582    1.562637 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.101212    0.000636    1.563273 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.553807    0.406482    1.969755 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.579132    0.091640    2.061395 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.061395   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.725323   19.870514   library setup time
                                             19.870514   data required time
---------------------------------------------------------------------------------------------
                                             19.870514   data required time
                                             -2.061395   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809120   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000146    0.000073    1.000073 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099712    0.000622    1.561850 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.565053    0.418515    1.980364 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.583123    0.080017    2.060381 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.060381   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.726264   19.869576   library setup time
                                             19.869576   data required time
---------------------------------------------------------------------------------------------
                                             19.869576   data required time
                                             -2.060381   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809193   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002559    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000138    0.000069    1.000069 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008168    0.099933    0.561366    1.561435 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099935    0.000623    1.562058 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.548438    0.452123    2.014181 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.561405    0.067489    2.081670 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.081670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.721509   19.890926   library setup time
                                             19.890926   data required time
---------------------------------------------------------------------------------------------
                                             19.890926   data required time
                                             -2.081670   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809258   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.573588    0.089447    2.046277 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.046277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.723683   19.855906   library setup time
                                             19.855906   data required time
---------------------------------------------------------------------------------------------
                                             19.855906   data required time
                                             -2.046277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809629   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.943990    0.376767    2.282663 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.282663   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.520124   20.092310   library setup time
                                             20.092310   data required time
---------------------------------------------------------------------------------------------
                                             20.092310   data required time
                                             -2.282663   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809649   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.552404    0.065880    2.025671 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.025671   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.717183   19.836235   library setup time
                                             19.836235   data required time
---------------------------------------------------------------------------------------------
                                             19.836235   data required time
                                             -2.025671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.810564   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000160    0.000080    1.000080 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.103600    0.564874    1.564955 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.103602    0.000665    1.565620 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.542082    0.447525    2.013144 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.555240    0.067595    2.080739 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.080739   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.720056   19.892378   library setup time
                                             19.892378   data required time
---------------------------------------------------------------------------------------------
                                             19.892378   data required time
                                             -2.080739   data arrival time
---------------------------------------------------------------------------------------------
                                             17.811640   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.559012    0.057073    2.047494 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.047494   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.720247   19.859341   library setup time
                                             19.859341   data required time
---------------------------------------------------------------------------------------------
                                             19.859341   data required time
                                             -2.047494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.811846   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.596772    0.208930    2.056501 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.056501   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.727420   19.868418   library setup time
                                             19.868418   data required time
---------------------------------------------------------------------------------------------
                                             19.868418   data required time
                                             -2.056501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.811918   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.829903    0.236787    2.284042 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.284042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.516154   20.096281   library setup time
                                             20.096281   data required time
---------------------------------------------------------------------------------------------
                                             20.096281   data required time
                                             -2.284042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812239   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.536396    0.049167    2.051702 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.051702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.714916   19.864672   library setup time
                                             19.864672   data required time
---------------------------------------------------------------------------------------------
                                             19.864672   data required time
                                             -2.051702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812969   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002440    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000127    0.000063    1.000063 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008003    0.098571    0.560246    1.560309 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.098571    0.000373    1.560681 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.587439    0.434267    1.994949 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.595574    0.058457    2.053405 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.053405   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.729199   19.866640   library setup time
                                             19.866640   data required time
---------------------------------------------------------------------------------------------
                                             19.866640   data required time
                                             -2.053405   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813236   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.537838    0.050426    2.049735 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.049735   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.715256   19.864332   library setup time
                                             19.864332   data required time
---------------------------------------------------------------------------------------------
                                             19.864332   data required time
                                             -2.049735   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814598   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.521154    0.045122    2.021915 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.021915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.709753   19.838318   library setup time
                                             19.838318   data required time
---------------------------------------------------------------------------------------------
                                             19.838318   data required time
                                             -2.021915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816402   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.522510    0.049581    2.026374 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.026374   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.710136   19.843281   library setup time
                                             19.843281   data required time
---------------------------------------------------------------------------------------------
                                             19.843281   data required time
                                             -2.026374   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816908   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002733    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000147    0.000073    1.000074 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561309    1.561383 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099872    0.000623    1.562006 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.546599    0.403456    1.965461 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.571171    0.089802    2.055263 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.055263   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.723447   19.872391   library setup time
                                             19.872391   data required time
---------------------------------------------------------------------------------------------
                                             19.872391   data required time
                                             -2.055263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.817127   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.541789    0.064210    2.066745 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.066745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.716644   19.884878   library setup time
                                             19.884878   data required time
---------------------------------------------------------------------------------------------
                                             19.884878   data required time
                                             -2.066745   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818132   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.559773    0.080226    2.040017 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.040017   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.720426   19.859161   library setup time
                                             19.859161   data required time
---------------------------------------------------------------------------------------------
                                             19.859161   data required time
                                             -2.040017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819145   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.543419    0.065578    2.064887 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.064887   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.717028   19.884495   library setup time
                                             19.884495   data required time
---------------------------------------------------------------------------------------------
                                             19.884495   data required time
                                             -2.064887   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819607   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.552020    0.081136    2.040128 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.040128   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.718599   19.860991   library setup time
                                             19.860991   data required time
---------------------------------------------------------------------------------------------
                                             19.860991   data required time
                                             -2.040128   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820862   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.587745    0.201361    2.048933 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.048933   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.725484   19.870356   library setup time
                                             19.870356   data required time
---------------------------------------------------------------------------------------------
                                             19.870356   data required time
                                             -2.048933   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821421   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002346    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000124    0.000062    1.000062 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007963    0.098247    0.559937    1.559999 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.098247    0.000369    1.560368 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.549136    0.396462    1.956830 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.575225    0.091937    2.048767 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.048767   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.724403   19.871437   library setup time
                                             19.871437   data required time
---------------------------------------------------------------------------------------------
                                             19.871437   data required time
                                             -2.048767   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822670   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.538128    0.054532    2.057068 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.057068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.715659   19.880180   library setup time
                                             19.880180   data required time
---------------------------------------------------------------------------------------------
                                             19.880180   data required time
                                             -2.057068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823112   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.539758    0.056188    2.055497 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.055497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.716043   19.879797   library setup time
                                             19.879797   data required time
---------------------------------------------------------------------------------------------
                                             19.879797   data required time
                                             -2.055497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824299   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.590374    0.207836    2.060974 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.060974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.726412   19.886023   library setup time
                                             19.886023   data required time
---------------------------------------------------------------------------------------------
                                             19.886023   data required time
                                             -2.060974   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825048   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.590181    0.207673    2.060811 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.060811   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.726371   19.886065   library setup time
                                             19.886065   data required time
---------------------------------------------------------------------------------------------
                                             19.886065   data required time
                                             -2.060811   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825254   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.589658    0.207230    2.060369 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.060369   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.726259   19.886177   library setup time
                                             19.886177   data required time
---------------------------------------------------------------------------------------------
                                             19.886177   data required time
                                             -2.060369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825809   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.588802    0.206507    2.059645 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.059645   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.726075   19.886360   library setup time
                                             19.886360   data required time
---------------------------------------------------------------------------------------------
                                             19.886360   data required time
                                             -2.059645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826715   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003072    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000183    0.000091    1.000091 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008160    0.099870    0.561322    1.561414 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099872    0.000623    1.562037 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.550369    0.428385    1.990422 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.559189    0.057568    2.047990 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.047990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.720623   19.875216   library setup time
                                             19.875216   data required time
---------------------------------------------------------------------------------------------
                                             19.875216   data required time
                                             -2.047990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827225   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.587828    0.205681    2.058819 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.058819   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.725866   19.886570   library setup time
                                             19.886570   data required time
---------------------------------------------------------------------------------------------
                                             19.886570   data required time
                                             -2.058819   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827751   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003082    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000173    0.000087    1.000087 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008281    0.100827    0.562238    1.562325 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100829    0.000631    1.562956 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.529677    0.439579    2.002536 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.542092    0.064939    2.067474 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.067474   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.716957   19.895477   library setup time
                                             19.895477   data required time
---------------------------------------------------------------------------------------------
                                             19.895477   data required time
                                             -2.067474   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828005   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003194    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000183    0.000091    1.000091 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008247    0.100556    0.561980    1.562072 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.100558    0.000628    1.562700 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.530801    0.436609    1.999309 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.543679    0.066188    2.065497 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.065497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.717331   19.895103   library setup time
                                             19.895103   data required time
---------------------------------------------------------------------------------------------
                                             19.895103   data required time
                                             -2.065497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829605   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.585893    0.204038    2.057176 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.057176   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.725451   19.886984   library setup time
                                             19.886984   data required time
---------------------------------------------------------------------------------------------
                                             19.886984   data required time
                                             -2.057176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829807   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.585599    0.203788    2.056926 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.056926   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.725388   19.887047   library setup time
                                             19.887047   data required time
---------------------------------------------------------------------------------------------
                                             19.887047   data required time
                                             -2.056926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830122   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.747956    0.161600    2.247825 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.247825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.512208   20.078163   library setup time
                                             20.078163   data required time
---------------------------------------------------------------------------------------------
                                             20.078163   data required time
                                             -2.247825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830339   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.570196    0.190512    2.043650 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.043650   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.721722   19.874117   library setup time
                                             19.874117   data required time
---------------------------------------------------------------------------------------------
                                             19.874117   data required time
                                             -2.043650   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830467   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.585254    0.203494    2.056632 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.056632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.725315   19.887119   library setup time
                                             19.887119   data required time
---------------------------------------------------------------------------------------------
                                             19.887119   data required time
                                             -2.056632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830488   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.569656    0.190040    2.043178 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.043178   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.721606   19.874233   library setup time
                                             19.874233   data required time
---------------------------------------------------------------------------------------------
                                             19.874233   data required time
                                             -2.043178   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831055   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.578472    0.193478    2.041050 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.041050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.723496   19.872343   library setup time
                                             19.872343   data required time
---------------------------------------------------------------------------------------------
                                             19.872343   data required time
                                             -2.041050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831293   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.569099    0.189553    2.042691 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.042691   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.721487   19.874352   library setup time
                                             19.874352   data required time
---------------------------------------------------------------------------------------------
                                             19.874352   data required time
                                             -2.042691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831659   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.751287    0.165794    2.252019 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.252019   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.512393   20.083704   library setup time
                                             20.083704   data required time
---------------------------------------------------------------------------------------------
                                             20.083704   data required time
                                             -2.252019   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831686   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000145    0.000073    1.000073 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008141    0.099720    0.561164    1.561236 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099722    0.000622    1.561859 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.540434    0.397931    1.959790 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.561309    0.082836    2.042627 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.042627   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.721123   19.874716   library setup time
                                             19.874716   data required time
---------------------------------------------------------------------------------------------
                                             19.874716   data required time
                                             -2.042627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832090   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002680    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000146    0.000073    1.000073 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008140    0.099710    0.561154    1.561227 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099712    0.000622    1.561849 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.531820    0.397143    1.958993 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.553965    0.084379    2.043372 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.043372   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.719392   19.876448   library setup time
                                             19.876448   data required time
---------------------------------------------------------------------------------------------
                                             19.876448   data required time
                                             -2.043372   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833076   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.541793    0.047083    2.029464 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.029464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.716188   19.863400   library setup time
                                             19.863400   data required time
---------------------------------------------------------------------------------------------
                                             19.863400   data required time
                                             -2.029464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833935   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.574731    0.190264    2.037836 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.037836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.722694   19.873144   library setup time
                                             19.873144   data required time
---------------------------------------------------------------------------------------------
                                             19.873144   data required time
                                             -2.037836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835308   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.739075    0.084371    2.199192 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.199192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.511486   20.036585   library setup time
                                             20.036585   data required time
---------------------------------------------------------------------------------------------
                                             20.036585   data required time
                                             -2.199192   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837393   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.741006    0.089171    2.203993 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.203993   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.511595   20.041822   library setup time
                                             20.041822   data required time
---------------------------------------------------------------------------------------------
                                             20.041822   data required time
                                             -2.203993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837830   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.562984    0.184165    2.037303 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.037303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.720176   19.875662   library setup time
                                             19.875662   data required time
---------------------------------------------------------------------------------------------
                                             19.875662   data required time
                                             -2.037303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838358   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.570753    0.186823    2.034395 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.034395   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.721841   19.873999   library setup time
                                             19.873999   data required time
---------------------------------------------------------------------------------------------
                                             19.873999   data required time
                                             -2.034395   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839603   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.557908    0.179653    2.032792 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.032792   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.719087   19.876751   library setup time
                                             19.876751   data required time
---------------------------------------------------------------------------------------------
                                             19.876751   data required time
                                             -2.032792   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843960   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.566282    0.182928    2.030500 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.030500   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.720883   19.874956   library setup time
                                             19.874956   data required time
---------------------------------------------------------------------------------------------
                                             19.874956   data required time
                                             -2.030500   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844456   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.521535    0.046435    2.023228 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.023228   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.711413   19.868176   library setup time
                                             19.868176   data required time
---------------------------------------------------------------------------------------------
                                             19.868176   data required time
                                             -2.023228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844948   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000161    0.000080    1.000080 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008543    0.102921    0.564213    1.564294 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102923    0.000671    1.564965 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.536161    0.417416    1.982381 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.542644    0.049941    2.032322 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.032322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.716723   19.879116   library setup time
                                             19.879116   data required time
---------------------------------------------------------------------------------------------
                                             19.879116   data required time
                                             -2.032322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.846792   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.553773    0.175924    2.029062 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.029062   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.718201   19.877638   library setup time
                                             19.877638   data required time
---------------------------------------------------------------------------------------------
                                             19.877638   data required time
                                             -2.029062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.848576   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.732123    0.086136    2.192837 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.192837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.511286   20.042131   library setup time
                                             20.042131   data required time
---------------------------------------------------------------------------------------------
                                             20.042131   data required time
                                             -2.192837   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849295   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.729750    0.080047    2.186749 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.186749   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.511161   20.036909   library setup time
                                             20.036909   data required time
---------------------------------------------------------------------------------------------
                                             20.036909   data required time
                                             -2.186749   data arrival time
---------------------------------------------------------------------------------------------
                                             17.850161   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.550136    0.172651    2.025789 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.025789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.717421   19.878418   library setup time
                                             19.878418   data required time
---------------------------------------------------------------------------------------------
                                             19.878418   data required time
                                             -2.025789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.852629   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.719029    0.092416    2.184036 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.184036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.510788   20.037283   library setup time
                                             20.037283   data required time
---------------------------------------------------------------------------------------------
                                             20.037283   data required time
                                             -2.184036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853247   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.721206    0.097110    2.188730 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.188730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.510906   20.042511   library setup time
                                             20.042511   data required time
---------------------------------------------------------------------------------------------
                                             20.042511   data required time
                                             -2.188730   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853779   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.747262    0.117366    2.224068 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.224068   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.512184   20.078186   library setup time
                                             20.078186   data required time
---------------------------------------------------------------------------------------------
                                             20.078186   data required time
                                             -2.224068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.854118   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.749880    0.121944    2.228647 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.228647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.512344   20.083754   library setup time
                                             20.083754   data required time
---------------------------------------------------------------------------------------------
                                             20.083754   data required time
                                             -2.228647   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855108   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003107    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000180    0.000090    1.000090 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562058 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.100546    0.000628    1.562686 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.456017    0.440243    0.284886    1.847572 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.555398    0.173301    2.020873 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.020873   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.718549   19.877289   library setup time
                                             19.877289   data required time
---------------------------------------------------------------------------------------------
                                             19.877289   data required time
                                             -2.020873   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856415   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002519    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000131    0.000065    1.000065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008834    0.105281    0.566410    1.566475 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.105284    0.000703    1.567178 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.515685    0.409614    1.976793 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.522361    0.049120    2.025913 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.025913   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.711942   19.883896   library setup time
                                             19.883896   data required time
---------------------------------------------------------------------------------------------
                                             19.883896   data required time
                                             -2.025913   data arrival time
---------------------------------------------------------------------------------------------
                                             17.857983   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.715341    0.091892    2.179432 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.179432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.510660   20.037411   library setup time
                                             20.037411   data required time
---------------------------------------------------------------------------------------------
                                             20.037411   data required time
                                             -2.179432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.857979   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.717430    0.096395    2.183935 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.183935   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.510775   20.042643   library setup time
                                             20.042643   data required time
---------------------------------------------------------------------------------------------
                                             20.042643   data required time
                                             -2.183935   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858707   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.704962    0.095461    2.181686 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.181686   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.510341   20.043077   library setup time
                                             20.043077   data required time
---------------------------------------------------------------------------------------------
                                             20.043077   data required time
                                             -2.181686   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861391   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.746600    0.101720    2.216542 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.216542   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.512161   20.078211   library setup time
                                             20.078211   data required time
---------------------------------------------------------------------------------------------
                                             20.078211   data required time
                                             -2.216542   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861668   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.748568    0.105769    2.220591 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.220591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.512299   20.083799   library setup time
                                             20.083799   data required time
---------------------------------------------------------------------------------------------
                                             20.083799   data required time
                                             -2.220591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863209   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.700948    0.086740    2.172965 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.172965   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.510159   20.037912   library setup time
                                             20.037912   data required time
---------------------------------------------------------------------------------------------
                                             20.037912   data required time
                                             -2.172965   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864948   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000181    0.000091    1.000091 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.100588    0.562010    1.562101 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.100590    0.000628    1.562729 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.446484    0.437831    0.290409    1.853138 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.538816    0.162230    2.015368 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.015368   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.714994   19.880844   library setup time
                                             19.880844   data required time
---------------------------------------------------------------------------------------------
                                             19.880844   data required time
                                             -2.015368   data arrival time
---------------------------------------------------------------------------------------------
                                             17.865475   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.734055    0.121045    2.212665 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.212665   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.511724   20.078648   library setup time
                                             20.078648   data required time
---------------------------------------------------------------------------------------------
                                             20.078648   data required time
                                             -2.212665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.865982   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.732912    0.124632    2.212172 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.212172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.511684   20.078686   library setup time
                                             20.078686   data required time
---------------------------------------------------------------------------------------------
                                             20.078686   data required time
                                             -2.212172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.866514   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.736625    0.125287    2.216907 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.216907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.511883   20.084215   library setup time
                                             20.084215   data required time
---------------------------------------------------------------------------------------------
                                             20.084215   data required time
                                             -2.216907   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867308   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.735768    0.129160    2.216700 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.216700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.511853   20.084244   library setup time
                                             20.084244   data required time
---------------------------------------------------------------------------------------------
                                             20.084244   data required time
                                             -2.216700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867544   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.738301    0.082361    2.197183 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.197183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.512502   20.067087   library setup time
                                             20.067087   data required time
---------------------------------------------------------------------------------------------
                                             20.067087   data required time
                                             -2.197183   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869904   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.747189    0.102949    2.217771 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.217771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.513115   20.088408   library setup time
                                             20.088408   data required time
---------------------------------------------------------------------------------------------
                                             20.088408   data required time
                                             -2.217771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870638   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.571972    0.195756    2.163166 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.163166   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.518639   20.034779   library setup time
                                             20.034779   data required time
---------------------------------------------------------------------------------------------
                                             20.034779   data required time
                                             -2.163166   data arrival time
---------------------------------------------------------------------------------------------
                                             17.871613   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.566681    0.191165    2.158575 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.158575   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.517462   20.030609   library setup time
                                             20.030609   data required time
---------------------------------------------------------------------------------------------
                                             20.030609   data required time
                                             -2.158575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872034   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.743101    0.109701    2.216403 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.216403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.512973   20.088551   library setup time
                                             20.088551   data required time
---------------------------------------------------------------------------------------------
                                             20.088551   data required time
                                             -2.216403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872147   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.731766    0.085251    2.191953 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.191953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.512275   20.067314   library setup time
                                             20.067314   data required time
---------------------------------------------------------------------------------------------
                                             20.067314   data required time
                                             -2.191953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875360   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.741953    0.091425    2.206246 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.206246   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.512852   20.082987   library setup time
                                             20.082987   data required time
---------------------------------------------------------------------------------------------
                                             20.082987   data required time
                                             -2.206246   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876741   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.679208    0.078011    2.160661 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.160661   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.509402   20.038668   library setup time
                                             20.038668   data required time
---------------------------------------------------------------------------------------------
                                             20.038668   data required time
                                             -2.160661   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878008   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.745644    0.114446    2.221148 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.221148   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.513222   20.099213   library setup time
                                             20.099213   data required time
---------------------------------------------------------------------------------------------
                                             20.099213   data required time
                                             -2.221148   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878065   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.681196    0.082880    2.165530 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.165530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.509514   20.043903   library setup time
                                             20.043903   data required time
---------------------------------------------------------------------------------------------
                                             20.043903   data required time
                                             -2.165530   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878372   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002094    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000109    0.000054    1.000054 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008048    0.098929    0.560582    1.560636 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.098929    0.000376    1.561012 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.723854    0.553810    2.114822 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.747480    0.103551    2.218373 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.218373   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.513286   20.099150   library setup time
                                             20.099150   data required time
---------------------------------------------------------------------------------------------
                                             20.099150   data required time
                                             -2.218373   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880777   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003217    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000183    0.000091    1.000091 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008252    0.100600    0.562021    1.562112 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.100602    0.000629    1.562742 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.716058    0.543960    2.106702 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.735202    0.093389    2.200091 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.200091   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.512617   20.083221   library setup time
                                             20.083221   data required time
---------------------------------------------------------------------------------------------
                                             20.083221   data required time
                                             -2.200091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.883131   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.728388    0.111136    2.202756 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.202756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.512461   20.089062   library setup time
                                             20.089062   data required time
---------------------------------------------------------------------------------------------
                                             20.089062   data required time
                                             -2.202756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886307   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.726856    0.114430    2.201970 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.201970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.512407   20.089115   library setup time
                                             20.089115   data required time
---------------------------------------------------------------------------------------------
                                             20.089115   data required time
                                             -2.201970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.887144   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.694735    0.110151    2.192801 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.192801   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.510356   20.080015   library setup time
                                             20.080015   data required time
---------------------------------------------------------------------------------------------
                                             20.080015   data required time
                                             -2.192801   data arrival time
---------------------------------------------------------------------------------------------
                                             17.887215   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.696947    0.113977    2.196627 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.196627   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.510502   20.085596   library setup time
                                             20.085596   data required time
---------------------------------------------------------------------------------------------
                                             20.085596   data required time
                                             -2.196627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888969   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.588747    0.210046    2.177456 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.177456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.522606   20.067764   library setup time
                                             20.067764   data required time
---------------------------------------------------------------------------------------------
                                             20.067764   data required time
                                             -2.177456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.890308   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.592714    0.213371    2.180781 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.180781   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.523526   20.072571   library setup time
                                             20.072571   data required time
---------------------------------------------------------------------------------------------
                                             20.072571   data required time
                                             -2.180781   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891792   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.730772    0.115409    2.207029 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.207029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.512704   20.099730   library setup time
                                             20.099730   data required time
---------------------------------------------------------------------------------------------
                                             20.099730   data required time
                                             -2.207029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.892702   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.729307    0.118663    2.206203 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.206203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.512653   20.099781   library setup time
                                             20.099781   data required time
---------------------------------------------------------------------------------------------
                                             20.099781   data required time
                                             -2.206203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893579   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.713768    0.079807    2.171427 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.171427   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.511649   20.067940   library setup time
                                             20.067940   data required time
---------------------------------------------------------------------------------------------
                                             20.067940   data required time
                                             -2.171427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896511   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.651438    0.086957    2.141187 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.141187   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.508436   20.039635   library setup time
                                             20.039635   data required time
---------------------------------------------------------------------------------------------
                                             20.039635   data required time
                                             -2.141187   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898447   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.711068    0.081827    2.169367 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.169367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.511555   20.068033   library setup time
                                             20.068033   data required time
---------------------------------------------------------------------------------------------
                                             20.068033   data required time
                                             -2.169367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898666   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.653707    0.091622    2.145852 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.145852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.508557   20.044861   library setup time
                                             20.044861   data required time
---------------------------------------------------------------------------------------------
                                             20.044861   data required time
                                             -2.145852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899010   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.690232    0.101922    2.184571 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.184571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.511133   20.090391   library setup time
                                             20.090391   data required time
---------------------------------------------------------------------------------------------
                                             20.090391   data required time
                                             -2.184571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905819   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.696475    0.075670    2.161895 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.161895   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.511047   20.068541   library setup time
                                             20.068541   data required time
---------------------------------------------------------------------------------------------
                                             20.068541   data required time
                                             -2.161895   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906645   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.755033    0.221407    2.127304 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.127304   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.512041   20.036028   library setup time
                                             20.036028   data required time
---------------------------------------------------------------------------------------------
                                             20.036028   data required time
                                             -2.127304   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908726   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.760064    0.225987    2.131883 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.131883   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.512258   20.041159   library setup time
                                             20.041159   data required time
---------------------------------------------------------------------------------------------
                                             20.041159   data required time
                                             -2.131883   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909277   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.580110    0.202736    2.170146 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.170146   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.521688   20.079836   library setup time
                                             20.079836   data required time
---------------------------------------------------------------------------------------------
                                             20.079836   data required time
                                             -2.170146   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909689   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.705270    0.079759    2.127013 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.127013   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.510309   20.037760   library setup time
                                             20.037760   data required time
---------------------------------------------------------------------------------------------
                                             20.037760   data required time
                                             -2.127013   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910748   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.707269    0.084488    2.131743 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.131743   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.510421   20.042995   library setup time
                                             20.042995   data required time
---------------------------------------------------------------------------------------------
                                             20.042995   data required time
                                             -2.131743   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911253   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.677983    0.074834    2.157483 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.157483   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.510403   20.069183   library setup time
                                             20.069183   data required time
---------------------------------------------------------------------------------------------
                                             20.069183   data required time
                                             -2.157483   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911701   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.692361    0.105892    2.188541 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.188541   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.511368   20.101068   library setup time
                                             20.101068   data required time
---------------------------------------------------------------------------------------------
                                             20.101068   data required time
                                             -2.188541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912527   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.665942    0.113418    2.167648 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.167648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.509354   20.081017   library setup time
                                             20.081017   data required time
---------------------------------------------------------------------------------------------
                                             20.081017   data required time
                                             -2.167648   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913368   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003229    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000184    0.000092    1.000092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008250    0.100585    0.562009    1.562101 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.100587    0.000628    1.562729 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.699849    0.528891    2.091620 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.713264    0.078478    2.170098 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.170098   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.511853   20.083984   library setup time
                                             20.083984   data required time
---------------------------------------------------------------------------------------------
                                             20.083984   data required time
                                             -2.170098   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913885   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.701931    0.088964    2.175189 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.175189   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.511540   20.089983   library setup time
                                             20.089983   data required time
---------------------------------------------------------------------------------------------
                                             20.089983   data required time
                                             -2.175189   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914795   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.668241    0.117064    2.171294 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.171294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.509503   20.086594   library setup time
                                             20.086594   data required time
---------------------------------------------------------------------------------------------
                                             20.086594   data required time
                                             -2.171294   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915300   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.698662    0.081302    2.167527 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.167527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.511345   20.084494   library setup time
                                             20.084494   data required time
---------------------------------------------------------------------------------------------
                                             20.084494   data required time
                                             -2.167527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916965   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.552402    0.178548    2.145958 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.145958   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.515445   20.064142   library setup time
                                             20.064142   data required time
---------------------------------------------------------------------------------------------
                                             20.064142   data required time
                                             -2.145958   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918184   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003147    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000182    0.000091    1.000091 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.100546    0.000628    1.562687 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.696298    0.524853    2.087540 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.709384    0.077446    2.164986 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.164986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.511718   20.084120   library setup time
                                             20.084120   data required time
---------------------------------------------------------------------------------------------
                                             20.084120   data required time
                                             -2.164986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919134   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002924    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000152    0.000076    1.000076 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008638    0.103683    0.564935    1.565011 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.103685    0.000679    1.565690 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.665107    0.516960    2.082649 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.680917    0.082217    2.164866 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.164866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.510728   20.085112   library setup time
                                             20.085112   data required time
---------------------------------------------------------------------------------------------
                                             20.085112   data required time
                                             -2.164866   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920246   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002553    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000136    0.000068    1.000068 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008663    0.103880    0.565113    1.565181 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103883    0.000689    1.565870 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.683837    0.520355    2.086225 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.703300    0.091961    2.178186 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.178186   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.511748   20.100687   library setup time
                                             20.100687   data required time
---------------------------------------------------------------------------------------------
                                             20.100687   data required time
                                             -2.178186   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922499   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.622363    0.074469    2.118041 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.118041   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080680   20.798069 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.548071   clock uncertainty
                                  0.000000   20.548071   clock reconvergence pessimism
                                 -0.507424   20.040648   library setup time
                                             20.040648   data required time
---------------------------------------------------------------------------------------------
                                             20.040648   data required time
                                             -2.118041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922606   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.623535    0.077237    2.120810 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.120810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027   20.803417 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.553417   clock uncertainty
                                  0.000000   20.553417   clock reconvergence pessimism
                                 -0.507507   20.045910   library setup time
                                             20.045910   data required time
---------------------------------------------------------------------------------------------
                                             20.045910   data required time
                                             -2.120810   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925100   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.660903    0.104995    2.159225 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.159225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.510112   20.091410   library setup time
                                             20.091410   data required time
---------------------------------------------------------------------------------------------
                                             20.091410   data required time
                                             -2.159225   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932184   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.637692    0.104787    2.148359 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.148359   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122981   20.840370 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.590370   clock uncertainty
                                  0.000000   20.590370   clock reconvergence pessimism
                                 -0.508371   20.082001   library setup time
                                             20.082001   data required time
---------------------------------------------------------------------------------------------
                                             20.082001   data required time
                                             -2.148359   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933641   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.639625    0.107999    2.151572 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.151572   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013001   20.204075 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314   20.717390 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128708   20.846098 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.596098   clock uncertainty
                                  0.000000   20.596098   clock reconvergence pessimism
                                 -0.508507   20.087591   library setup time
                                             20.087591   data required time
---------------------------------------------------------------------------------------------
                                             20.087591   data required time
                                             -2.151572   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936020   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.707247    0.084438    2.131692 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.131692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.511422   20.068167   library setup time
                                             20.068167   data required time
---------------------------------------------------------------------------------------------
                                             20.068167   data required time
                                             -2.131692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936474   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.756229    0.222500    2.128396 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.128396   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.513126   20.066463   library setup time
                                             20.066463   data required time
---------------------------------------------------------------------------------------------
                                             20.066463   data required time
                                             -2.128396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938068   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.646770    0.076379    2.130610 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.130610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.509317   20.070271   library setup time
                                             20.070271   data required time
---------------------------------------------------------------------------------------------
                                             20.070271   data required time
                                             -2.130610   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939663   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.662454    0.107657    2.161887 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.161887   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.510327   20.102108   library setup time
                                             20.102108   data required time
---------------------------------------------------------------------------------------------
                                             20.102108   data required time
                                             -2.161887   data arrival time
---------------------------------------------------------------------------------------------
                                             17.940220   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002630    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000141    0.000071    1.000071 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.100068    0.561496    1.561567 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.100070    0.000625    1.562192 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.615345    0.343705    1.905896 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.769547    0.234512    2.140408 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.140408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.513812   20.082027   library setup time
                                             20.082027   data required time
---------------------------------------------------------------------------------------------
                                             20.082027   data required time
                                             -2.140408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941620   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003134    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000181    0.000091    1.000091 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562059 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.100546    0.000628    1.562686 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.691805    0.484568    2.047254 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.710654    0.091786    2.139040 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.139040   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.511762   20.084076   library setup time
                                             20.084076   data required time
---------------------------------------------------------------------------------------------
                                             20.084076   data required time
                                             -2.139040   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945034   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.634050    0.098456    2.142028 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.142028   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776   20.851522 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.601522   clock uncertainty
                                  0.000000   20.601522   clock reconvergence pessimism
                                 -0.509178   20.092344   library setup time
                                             20.092344   data required time
---------------------------------------------------------------------------------------------
                                             20.092344   data required time
                                             -2.142028   data arrival time
---------------------------------------------------------------------------------------------
                                             17.950317   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.635773    0.101499    2.145072 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.145072   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.509399   20.103037   library setup time
                                             20.103037   data required time
---------------------------------------------------------------------------------------------
                                             20.103037   data required time
                                             -2.145072   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957964   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.618561    0.064556    2.108128 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.108128   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138842   20.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.579588   clock uncertainty
                                  0.000000   20.579588   clock reconvergence pessimism
                                 -0.508335   20.071253   library setup time
                                             20.071253   data required time
---------------------------------------------------------------------------------------------
                                             20.071253   data required time
                                             -2.108128   data arrival time
---------------------------------------------------------------------------------------------
                                             17.963125   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003214    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000189    0.000094    1.000095 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008338    0.101283    0.562679    1.562773 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101285    0.000633    1.563406 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.632548    0.490824    2.054230 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.643302    0.067281    2.121512 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.121512   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.509419   20.086420   library setup time
                                             20.086420   data required time
---------------------------------------------------------------------------------------------
                                             20.086420   data required time
                                             -2.121512   data arrival time
---------------------------------------------------------------------------------------------
                                             17.964909   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003172    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000183    0.000091    1.000091 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008245    0.100544    0.561968    1.562060 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.100546    0.000628    1.562688 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.608219    0.480885    2.043572 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.619362    0.066786    2.110358 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.110358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.508585   20.087254   library setup time
                                             20.087254   data required time
---------------------------------------------------------------------------------------------
                                             20.087254   data required time
                                             -2.110358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.976894   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.492467    0.120456    2.087866 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.087866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171688   20.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.612434   clock uncertainty
                                  0.000000   20.612434   clock reconvergence pessimism
                                 -0.502500   20.109936   library setup time
                                             20.109936   data required time
---------------------------------------------------------------------------------------------
                                             20.109936   data required time
                                             -2.087866   data arrival time
---------------------------------------------------------------------------------------------
                                             18.022070   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002480    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000129    0.000065    1.000065 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002365    0.049015    0.515438    1.515503 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049015    0.000109    1.515612 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045286    0.142969    0.206839    1.722451 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.143170    0.003793    1.726244 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689060    0.433241    0.241166    1.967410 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.456339    0.076839    2.044249 v i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.044249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092   20.845839 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.595839   clock uncertainty
                                  0.000000   20.595839   clock reconvergence pessimism
                                 -0.491836   20.104002   library setup time
                                             20.104002   data required time
---------------------------------------------------------------------------------------------
                                             20.104002   data required time
                                             -2.044249   data arrival time
---------------------------------------------------------------------------------------------
                                             18.059753   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002746    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000147    0.000073    1.000074 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.085708    0.259722    0.256439    1.256512 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.263883    0.026345    1.282857 ^ _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.048408    0.250502    0.348517    1.631374 ^ _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.251026    0.009351    1.640725 ^ _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.640725   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.738293    0.148297   20.839043 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.589045   clock uncertainty
                                  0.000000   20.589045   clock reconvergence pessimism
                                 -0.025609   20.563437   library setup time
                                             20.563437   data required time
---------------------------------------------------------------------------------------------
                                             20.563437   data required time
                                             -1.640725   data arrival time
---------------------------------------------------------------------------------------------
                                             18.922710   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002065    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000105    0.000052    1.000052 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002082    0.049780    0.525083    1.525135 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.049780    0.000095    1.525231 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010499    0.067304    0.124086    1.649316 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.067316    0.000890    1.650207 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.018341    0.089104    0.098603    1.748810 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.089162    0.001869    1.750679 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.750679   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.142467    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013054   20.013056 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019   20.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018515   20.209589 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481156   20.690746 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.738293    0.148297   20.839043 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.589045   clock uncertainty
                                  0.000000   20.589045   clock reconvergence pessimism
                                  0.389260   20.978304   library recovery time
                                             20.978304   data required time
---------------------------------------------------------------------------------------------
                                             20.978304   data required time
                                             -1.750679   data arrival time
---------------------------------------------------------------------------------------------
                                             19.227627   slack (MET)



