// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xsecure_enclave.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSecure_enclave_CfgInitialize(XSecure_enclave *InstancePtr, XSecure_enclave_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSecure_enclave_Start(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL) & 0x80;
    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XSecure_enclave_IsDone(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XSecure_enclave_IsIdle(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XSecure_enclave_IsReady(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XSecure_enclave_EnableAutoRestart(XSecure_enclave *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XSecure_enclave_DisableAutoRestart(XSecure_enclave *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XSecure_enclave_Get_return(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XSecure_enclave_Set_pin_attempt_V(XSecure_enclave *InstancePtr, XSecure_enclave_Pin_attempt_v Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 0, Data.word_0);
    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 4, Data.word_1);
    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 8, Data.word_2);
    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 12, Data.word_3);
}

XSecure_enclave_Pin_attempt_v XSecure_enclave_Get_pin_attempt_V(XSecure_enclave *InstancePtr) {
    XSecure_enclave_Pin_attempt_v Data;

    Data.word_0 = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 0);
    Data.word_1 = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 4);
    Data.word_2 = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 8);
    Data.word_3 = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA + 12);
    return Data;
}

void XSecure_enclave_Set_pin_attempt_V_vld(XSecure_enclave *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_CTRL, 1);
}

u32 XSecure_enclave_Get_pin_attempt_V_vld(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_CTRL);
    return Data & 0x1;
}

void XSecure_enclave_Set_counter_in(XSecure_enclave *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_COUNTER_IN_DATA, Data);
}

u32 XSecure_enclave_Get_counter_in(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_COUNTER_IN_DATA);
    return Data;
}

void XSecure_enclave_Set_counter_in_vld(XSecure_enclave *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_COUNTER_IN_CTRL, 1);
}

u32 XSecure_enclave_Get_counter_in_vld(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_COUNTER_IN_CTRL);
    return Data & 0x1;
}

u32 XSecure_enclave_Get_increment_counter(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_INCREMENT_COUNTER_DATA);
    return Data;
}

u32 XSecure_enclave_Get_increment_counter_vld(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_INCREMENT_COUNTER_CTRL);
    return Data & 0x1;
}

u32 XSecure_enclave_Get_reset_counter(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_RESET_COUNTER_DATA);
    return Data;
}

u32 XSecure_enclave_Get_reset_counter_vld(XSecure_enclave *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_RESET_COUNTER_CTRL);
    return Data & 0x1;
}

u32 XSecure_enclave_Get_secure_storage_in_V_BaseAddress(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE);
}

u32 XSecure_enclave_Get_secure_storage_in_V_HighAddress(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH);
}

u32 XSecure_enclave_Get_secure_storage_in_V_TotalBytes(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + 1);
}

u32 XSecure_enclave_Get_secure_storage_in_V_BitWidth(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSECURE_ENCLAVE_AXILITES_WIDTH_SECURE_STORAGE_IN_V;
}

u32 XSecure_enclave_Get_secure_storage_in_V_Depth(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSECURE_ENCLAVE_AXILITES_DEPTH_SECURE_STORAGE_IN_V;
}

u32 XSecure_enclave_Write_secure_storage_in_V_Words(XSecure_enclave *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSecure_enclave_Read_secure_storage_in_V_Words(XSecure_enclave *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSecure_enclave_Write_secure_storage_in_V_Bytes(XSecure_enclave *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSecure_enclave_Read_secure_storage_in_V_Bytes(XSecure_enclave *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE + offset + i);
    }
    return length;
}

u32 XSecure_enclave_Get_secure_storage_out_V_BaseAddress(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE);
}

u32 XSecure_enclave_Get_secure_storage_out_V_HighAddress(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH);
}

u32 XSecure_enclave_Get_secure_storage_out_V_TotalBytes(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + 1);
}

u32 XSecure_enclave_Get_secure_storage_out_V_BitWidth(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSECURE_ENCLAVE_AXILITES_WIDTH_SECURE_STORAGE_OUT_V;
}

u32 XSecure_enclave_Get_secure_storage_out_V_Depth(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSECURE_ENCLAVE_AXILITES_DEPTH_SECURE_STORAGE_OUT_V;
}

u32 XSecure_enclave_Write_secure_storage_out_V_Words(XSecure_enclave *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSecure_enclave_Read_secure_storage_out_V_Words(XSecure_enclave *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSecure_enclave_Write_secure_storage_out_V_Bytes(XSecure_enclave *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSecure_enclave_Read_secure_storage_out_V_Bytes(XSecure_enclave *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH - XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE + offset + i);
    }
    return length;
}

void XSecure_enclave_InterruptGlobalEnable(XSecure_enclave *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_GIE, 1);
}

void XSecure_enclave_InterruptGlobalDisable(XSecure_enclave *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_GIE, 0);
}

void XSecure_enclave_InterruptEnable(XSecure_enclave *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_IER);
    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_IER, Register | Mask);
}

void XSecure_enclave_InterruptDisable(XSecure_enclave *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_IER);
    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_IER, Register & (~Mask));
}

void XSecure_enclave_InterruptClear(XSecure_enclave *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSecure_enclave_WriteReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_ISR, Mask);
}

u32 XSecure_enclave_InterruptGetEnabled(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_IER);
}

u32 XSecure_enclave_InterruptGetStatus(XSecure_enclave *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSecure_enclave_ReadReg(InstancePtr->Axilites_BaseAddress, XSECURE_ENCLAVE_AXILITES_ADDR_ISR);
}

