============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Program Files/Anlogic/TD4.6.4/bin/td.exe
   Built at =   16:39:36 Mar 27 2020
   Run by =     jerem
   Run Date =   Tue Oct 22 12:35:22 2002

   Run on =     DESKTOP-40PQF0K
============================================================
RUN-1002 : start command "open_project tutorial-4.al"
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "import_device eagle_20.db -package BGA256X"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-5007 WARNING: net 'fifo_Read_En' does not have a driver in UART_Transceiver.v(38)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_full' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'fifo_overflow' is constantly driven from multiple places in fifo_memory.v(51)
HDL-8007 ERROR: another driver from here in fifo_memory.v(107)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory(c_WIDTH=7) in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory(c_WIDTH=7) is a black box in fifo_memory.v(1)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
HDL-1007 : analyze verilog file UART_Transceiver.v
HDL-1007 : analyze included file UART_RX.v in UART_Transceiver.v(1)
HDL-5007 WARNING: redeclaration of ansi port 'o_RX_Data_Valid' is not allowed in UART_RX.v(33)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(24)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(25)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_RX' with formal parameter declaration list in UART_RX.v(28)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(1)
HDL-1007 : analyze included file UART_TX.v in UART_Transceiver.v(2)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(26)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(27)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(28)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(29)
HDL-5007 WARNING: parameter declaration becomes local in 'UART_TX' with formal parameter declaration list in UART_TX.v(30)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(2)
HDL-1007 : analyze included file fifo_memory.v in UART_Transceiver.v(3)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(6)
HDL-5007 WARNING: identifier 'c_WIDTH' is used before its declaration in fifo_memory.v(7)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(3)
HDL-1007 : analyze included file lower_to_upper.v in UART_Transceiver.v(4)
HDL-1007 : back to file 'UART_Transceiver.v' in UART_Transceiver.v(4)
HDL-5007 WARNING: identifier 'l2u_write_enable' is used before its declaration in UART_Transceiver.v(48)
RUN-1002 : start command "elaborate -top UART_Transceiver"
HDL-1007 : elaborate module UART_Transceiver in UART_Transceiver.v(6)
HDL-1007 : elaborate module UART_RX in UART_RX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_RX.v(46)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(53)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(62)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(64)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(74)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(83)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(85)
HDL-5007 WARNING: 'i_RX_Serial' should be on the sensitivity list in UART_RX.v(91)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(94)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_RX.v(96)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(112)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_RX.v(114)
HDL-1007 : elaborate module fifo_memory in fifo_memory.v(1)
HDL-8007 ERROR: net 'wraddr[7]' is constantly driven from multiple places in fifo_memory.v(35)
HDL-8007 ERROR: another driver from here in fifo_memory.v(89)
HDL-1007 : module 'fifo_memory' remains a black box, due to errors in its contents in fifo_memory.v(1)
HDL-1007 : elaborate module lower_to_upper in lower_to_upper.v(1)
HDL-1007 : elaborate module UART_TX in UART_TX.v(14)
HDL-5007 WARNING: 'r_SM_Main' should be on the sensitivity list in UART_TX.v(44)
HDL-5007 WARNING: 'i_TX_DV' should be on the sensitivity list in UART_TX.v(52)
HDL-5007 WARNING: 'i_TX_Byte' should be on the sensitivity list in UART_TX.v(55)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(69)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(71)
HDL-5007 WARNING: 'r_TX_Data' should be on the sensitivity list in UART_TX.v(85)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(87)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(89)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(97)
HDL-5007 WARNING: 'r_Bit_Index' should be on the sensitivity list in UART_TX.v(99)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(117)
HDL-5007 WARNING: 'r_Clock_Count' should be on the sensitivity list in UART_TX.v(119)
HDL-8007 ERROR: fifo_memory is a black box in fifo_memory.v(1)
