{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576280217746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576280217746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 03:06:57 2019 " "Processing started: Sat Dec 14 03:06:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576280217746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576280217746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calabp3 -c calabp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calabp3 -c calabp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576280217747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576280218339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3bit " "Found entity 1: Counter3bit" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../WB_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm imm Val2Generate.v(4) " "Verilog HDL Declaration information at Val2Generate.v(4): object \"Imm\" differs only in case from object \"imm\" in the same scope" {  } { { "../Val2Generate.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Val2Generate.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280218394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/val2generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/val2generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Generate " "Found entity 1: Val2Generate" {  } { { "../Val2Generate.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Val2Generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(41) " "Verilog HDL warning at SRAM_Controller.v(41): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(46) " "Verilog HDL warning at SRAM_Controller.v(46): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(55) " "Verilog HDL warning at SRAM_Controller.v(55): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(66) " "Verilog HDL warning at SRAM_Controller.v(66): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarmtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarmtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SARMTB " "Found entity 1: SARMTB" {  } { { "../SARMTB.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARMTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SARM " "Found entity 1: SARM" {  } { { "../SARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg4neg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg4neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg4neg " "Found entity 1: reg4neg" {  } { { "../reg4neg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg4neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../MEM_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "../MEM_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iftb " "Found entity 1: iftb" {  } { { "../IF_stage_tb.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_stage_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../IF_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc IF_Stage.v(4) " "Verilog HDL Declaration information at IF_Stage.v(4): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280218432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../ID_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../ID_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Hazard_Detection_Unit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Forwarding_Unit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../EXE_Stage_Reg.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXE_Stage.v(28) " "Verilog HDL warning at EXE_Stage.v(28): extended using \"x\" or \"z\"" {  } { { "../EXE_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXE_Stage.v(30) " "Verilog HDL warning at EXE_Stage.v(30): extended using \"x\" or \"z\"" {  } { { "../EXE_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../EXE_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(14) " "Verilog HDL warning at ControlUnit.v(14): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(18) " "Verilog HDL warning at ControlUnit.v(18): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(42) " "Verilog HDL warning at ControlUnit.v(42): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(44) " "Verilog HDL warning at ControlUnit.v(44): extended using \"x\" or \"z\"" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S ControlUnit.v(2) " "Verilog HDL Declaration information at ControlUnit.v(2): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280218456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../ConditionCheck.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(6) " "Verilog HDL warning at ALU.v(6): extended using \"x\" or \"z\"" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C ALU.v(1) " "Verilog HDL Declaration information at ALU.v(1): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280218466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(44) " "Verilog HDL warning at ALU.v(44): extended using \"x\" or \"z\"" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576280218466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C ALU.v(38) " "Verilog HDL Declaration information at ALU.v(38): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1576280218467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218467 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUTB " "Found entity 2: ALUTB" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280218467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280218467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_clk SARM.v(79) " "Verilog HDL Implicit Net warning at SARM.v(79): created implicit net for \"out_clk\"" {  } { { "../SARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARM.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280218467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_SR SARM.v(157) " "Verilog HDL Implicit Net warning at SARM.v(157): created implicit net for \"ID_SR\"" {  } { { "../SARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SARM.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280218467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_clk ARM.v(394) " "Verilog HDL Implicit Net warning at ARM.v(394): created implicit net for \"out_clk\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280218467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_SR ARM.v(483) " "Verilog HDL Implicit Net warning at ARM.v(483): created implicit net for \"ID_SR\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 483 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280218467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576280218705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 ARM.v(609) " "Verilog HDL assignment warning at ARM.v(609): truncated value with size 16 to match size of target (9)" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218711 "|ARM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 ARM.v(610) " "Verilog HDL assignment warning at ARM.v(610): truncated value with size 32 to match size of target (18)" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218711 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ARM.v(190) " "Output port \"HEX0\" at ARM.v(190) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218711 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ARM.v(191) " "Output port \"HEX1\" at ARM.v(191) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218711 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ARM.v(192) " "Output port \"HEX2\" at ARM.v(192) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ARM.v(193) " "Output port \"HEX3\" at ARM.v(193) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ARM.v(194) " "Output port \"HEX4\" at ARM.v(194) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ARM.v(195) " "Output port \"HEX5\" at ARM.v(195) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 ARM.v(196) " "Output port \"HEX6\" at ARM.v(196) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 ARM.v(197) " "Output port \"HEX7\" at ARM.v(197) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ARM.v(209) " "Output port \"DRAM_ADDR\" at ARM.v(209) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR ARM.v(222) " "Output port \"FL_ADDR\" at ARM.v(222) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR ARM.v(237) " "Output port \"OTG_ADDR\" at ARM.v(237) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ARM.v(279) " "Output port \"VGA_R\" at ARM.v(279) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ARM.v(280) " "Output port \"VGA_G\" at ARM.v(280) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ARM.v(281) " "Output port \"VGA_B\" at ARM.v(281) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ARM.v(210) " "Output port \"DRAM_LDQM\" at ARM.v(210) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ARM.v(211) " "Output port \"DRAM_UDQM\" at ARM.v(211) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ARM.v(212) " "Output port \"DRAM_WE_N\" at ARM.v(212) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ARM.v(213) " "Output port \"DRAM_CAS_N\" at ARM.v(213) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218712 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ARM.v(214) " "Output port \"DRAM_RAS_N\" at ARM.v(214) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ARM.v(215) " "Output port \"DRAM_CS_N\" at ARM.v(215) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 ARM.v(216) " "Output port \"DRAM_BA_0\" at ARM.v(216) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 ARM.v(217) " "Output port \"DRAM_BA_1\" at ARM.v(217) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ARM.v(218) " "Output port \"DRAM_CLK\" at ARM.v(218) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ARM.v(219) " "Output port \"DRAM_CKE\" at ARM.v(219) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N ARM.v(223) " "Output port \"FL_WE_N\" at ARM.v(223) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N ARM.v(224) " "Output port \"FL_RST_N\" at ARM.v(224) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N ARM.v(225) " "Output port \"FL_OE_N\" at ARM.v(225) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N ARM.v(226) " "Output port \"FL_CE_N\" at ARM.v(226) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N ARM.v(238) " "Output port \"OTG_CS_N\" at ARM.v(238) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N ARM.v(239) " "Output port \"OTG_RD_N\" at ARM.v(239) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N ARM.v(240) " "Output port \"OTG_WR_N\" at ARM.v(240) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N ARM.v(241) " "Output port \"OTG_RST_N\" at ARM.v(241) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED ARM.v(242) " "Output port \"OTG_FSPEED\" at ARM.v(242) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED ARM.v(243) " "Output port \"OTG_LSPEED\" at ARM.v(243) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N ARM.v(248) " "Output port \"OTG_DACK0_N\" at ARM.v(248) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N ARM.v(249) " "Output port \"OTG_DACK1_N\" at ARM.v(249) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218713 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON ARM.v(252) " "Output port \"LCD_ON\" at ARM.v(252) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON ARM.v(253) " "Output port \"LCD_BLON\" at ARM.v(253) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW ARM.v(254) " "Output port \"LCD_RW\" at ARM.v(254) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN ARM.v(255) " "Output port \"LCD_EN\" at ARM.v(255) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS ARM.v(256) " "Output port \"LCD_RS\" at ARM.v(256) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO ARM.v(272) " "Output port \"TDO\" at ARM.v(272) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ARM.v(264) " "Output port \"I2C_SCLK\" at ARM.v(264) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ARM.v(274) " "Output port \"VGA_CLK\" at ARM.v(274) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ARM.v(275) " "Output port \"VGA_HS\" at ARM.v(275) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ARM.v(276) " "Output port \"VGA_VS\" at ARM.v(276) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK ARM.v(277) " "Output port \"VGA_BLANK\" at ARM.v(277) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC ARM.v(278) " "Output port \"VGA_SYNC\" at ARM.v(278) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD ARM.v(288) " "Output port \"ENET_CMD\" at ARM.v(288) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N ARM.v(289) " "Output port \"ENET_CS_N\" at ARM.v(289) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N ARM.v(290) " "Output port \"ENET_WR_N\" at ARM.v(290) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N ARM.v(291) " "Output port \"ENET_RD_N\" at ARM.v(291) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N ARM.v(292) " "Output port \"ENET_RST_N\" at ARM.v(292) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218714 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK ARM.v(294) " "Output port \"ENET_CLK\" at ARM.v(294) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218715 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ARM.v(299) " "Output port \"AUD_DACDAT\" at ARM.v(299) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218715 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ARM.v(301) " "Output port \"AUD_XCK\" at ARM.v(301) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218715 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET ARM.v(306) " "Output port \"TD_RESET\" at ARM.v(306) has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576280218715 "|ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:if_stage\"" {  } { { "../ARM.v" "if_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218718 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IF_Stage.v(13) " "Verilog HDL Case Statement warning at IF_Stage.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1576280218720 "|ARM|IF_Stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IF_Stage.v(13) " "Verilog HDL Case Statement warning at IF_Stage.v(13): incomplete case statement has no default case item" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576280218720 "|ARM|IF_Stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ins IF_Stage.v(13) " "Verilog HDL Always Construct warning at IF_Stage.v(13): inferring latch(es) for variable \"ins\", which holds its previous value in one or more paths through the always construct" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280218720 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[0\] IF_Stage.v(13) " "Inferred latch for \"ins\[0\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[1\] IF_Stage.v(13) " "Inferred latch for \"ins\[1\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[2\] IF_Stage.v(13) " "Inferred latch for \"ins\[2\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[3\] IF_Stage.v(13) " "Inferred latch for \"ins\[3\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[4\] IF_Stage.v(13) " "Inferred latch for \"ins\[4\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[5\] IF_Stage.v(13) " "Inferred latch for \"ins\[5\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[6\] IF_Stage.v(13) " "Inferred latch for \"ins\[6\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[7\] IF_Stage.v(13) " "Inferred latch for \"ins\[7\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[8\] IF_Stage.v(13) " "Inferred latch for \"ins\[8\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[9\] IF_Stage.v(13) " "Inferred latch for \"ins\[9\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[10\] IF_Stage.v(13) " "Inferred latch for \"ins\[10\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[11\] IF_Stage.v(13) " "Inferred latch for \"ins\[11\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[12\] IF_Stage.v(13) " "Inferred latch for \"ins\[12\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[13\] IF_Stage.v(13) " "Inferred latch for \"ins\[13\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[14\] IF_Stage.v(13) " "Inferred latch for \"ins\[14\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[15\] IF_Stage.v(13) " "Inferred latch for \"ins\[15\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[16\] IF_Stage.v(13) " "Inferred latch for \"ins\[16\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218721 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[17\] IF_Stage.v(13) " "Inferred latch for \"ins\[17\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[18\] IF_Stage.v(13) " "Inferred latch for \"ins\[18\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[19\] IF_Stage.v(13) " "Inferred latch for \"ins\[19\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[20\] IF_Stage.v(13) " "Inferred latch for \"ins\[20\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[21\] IF_Stage.v(13) " "Inferred latch for \"ins\[21\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[22\] IF_Stage.v(13) " "Inferred latch for \"ins\[22\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[23\] IF_Stage.v(13) " "Inferred latch for \"ins\[23\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[24\] IF_Stage.v(13) " "Inferred latch for \"ins\[24\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[25\] IF_Stage.v(13) " "Inferred latch for \"ins\[25\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[26\] IF_Stage.v(13) " "Inferred latch for \"ins\[26\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[27\] IF_Stage.v(13) " "Inferred latch for \"ins\[27\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[28\] IF_Stage.v(13) " "Inferred latch for \"ins\[28\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[29\] IF_Stage.v(13) " "Inferred latch for \"ins\[29\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[30\] IF_Stage.v(13) " "Inferred latch for \"ins\[30\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[31\] IF_Stage.v(13) " "Inferred latch for \"ins\[31\]\" at IF_Stage.v(13)" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218722 "|ARM|IF_Stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 IF_Stage:if_stage\|reg32:pc " "Elaborating entity \"reg32\" for hierarchy \"IF_Stage:if_stage\|reg32:pc\"" {  } { { "../IF_Stage.v" "pc" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:if_stage_reg\"" {  } { { "../ARM.v" "if_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:id_stage\"" {  } { { "../ARM.v" "id_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_Stage:id_stage\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_Stage:id_stage\|ControlUnit:CU\"" {  } { { "../ID_Stage.v" "CU" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(31) " "Verilog HDL assignment warning at ControlUnit.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../ControlUnit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218740 "|ARM|ID_Stage:id_stage|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_Stage:id_stage\|ConditionCheck:CC " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_Stage:id_stage\|ConditionCheck:CC\"" {  } { { "../ID_Stage.v" "CC" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:id_stage\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:id_stage\|RegisterFile:RF\"" {  } { { "../ID_Stage.v" "RF" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218746 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(24) " "Verilog HDL Always Construct warning at RegisterFile.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../RegisterFile.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/RegisterFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280218752 "|ARM|ID_Stage:id_stage|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:id_stage_reg\"" {  } { { "../ARM.v" "id_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exe_stage\"" {  } { { "../ARM.v" "exe_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exe_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exe_stage\|ALU:alu\"" {  } { { "../EXE_Stage.v" "alu" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218765 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(22) " "Verilog HDL Case Statement warning at ALU.v(22): case item expression covers a value already covered by a previous case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1576280218767 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(23) " "Verilog HDL Case Statement warning at ALU.v(23): case item expression covers a value already covered by a previous case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1576280218767 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(24) " "Verilog HDL Case Statement warning at ALU.v(24): case item expression covers a value already covered by a previous case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1576280218767 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(12) " "Verilog HDL Case Statement warning at ALU.v(12): incomplete case statement has no default case item" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576280218767 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(28) " "Verilog HDL assignment warning at ALU.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218767 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(29) " "Verilog HDL assignment warning at ALU.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218767 "|ARM|EXE_Stage:exe_stage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Generate EXE_Stage:exe_stage\|Val2Generate:v2g " "Elaborating entity \"Val2Generate\" for hierarchy \"EXE_Stage:exe_stage\|Val2Generate:v2g\"" {  } { { "../EXE_Stage.v" "v2g" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../ARM.v" "exe_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage MEM_Stage:mem_stage " "Elaborating entity \"MEM_Stage\" for hierarchy \"MEM_Stage:mem_stage\"" {  } { { "../ARM.v" "mem_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller MEM_Stage:mem_stage\|SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\"" {  } { { "../MEM_Stage.v" "sram_controller" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAM_Controller.v(40) " "Verilog HDL assignment warning at SRAM_Controller.v(40): truncated value with size 32 to match size of target (18)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAM_Controller.v(45) " "Verilog HDL assignment warning at SRAM_Controller.v(45): truncated value with size 32 to match size of target (18)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAM_Controller.v(56) " "Verilog HDL assignment warning at SRAM_Controller.v(56): truncated value with size 32 to match size of target (18)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT_SRAM_DQ SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable \"OUT_SRAM_DQ\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[0\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[1\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[2\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[3\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[4\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[5\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[6\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[7\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[8\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[9\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218787 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[10\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[11\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[12\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[13\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[14\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[15\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[16\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[17\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[18\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[19\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[20\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[21\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[22\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[23\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[24\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[25\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218788 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[26\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[27\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[28\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[29\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[30\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] SRAM_Controller.v(37) " "Inferred latch for \"readData\[31\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218789 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAM_Controller.v(37) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[0\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[0\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[1\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[1\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[2\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[2\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[3\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[3\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[4\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[4\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[5\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[5\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[6\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[6\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[7\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[7\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218790 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[8\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[8\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[9\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[9\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[10\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[10\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[11\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[11\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[12\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[12\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[13\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[13\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[14\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[14\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_SRAM_DQ\[15\] SRAM_Controller.v(37) " "Inferred latch for \"OUT_SRAM_DQ\[15\]\" at SRAM_Controller.v(37)" {  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576280218791 "|ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3bit MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter " "Elaborating entity \"Counter3bit\" for hierarchy \"MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\"" {  } { { "../SRAM_Controller.v" "counter" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg MEM_Stage_Reg:mem_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"MEM_Stage_Reg:mem_stage_reg\"" {  } { { "../ARM.v" "mem_stage_reg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:wb_stage\"" {  } { { "../ARM.v" "wb_stage" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:hazard_detection_unit " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:hazard_detection_unit\"" {  } { { "../ARM.v" "hazard_detection_unit" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Hazard_Detection_Unit.v(16) " "Verilog HDL assignment warning at Hazard_Detection_Unit.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../Hazard_Detection_Unit.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Hazard_Detection_Unit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576280218837 "|ARM|Hazard_Detection_Unit:hazard_detection_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwarding_unit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwarding_unit\"" {  } { { "../ARM.v" "forwarding_unit" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4neg reg4neg:SReg " "Elaborating entity \"reg4neg\" for hierarchy \"reg4neg:SReg\"" {  } { { "../ARM.v" "SReg" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280218843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ms14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ms14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ms14 " "Found entity 1: altsyncram_ms14" {  } { { "db/altsyncram_ms14.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/altsyncram_ms14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280222447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280222447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugq1 " "Found entity 1: altsyncram_ugq1" {  } { { "db/altsyncram_ugq1.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/altsyncram_ugq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280222572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280222572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280222847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280222847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280222976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280222976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bdi " "Found entity 1: cntr_bdi" {  } { { "db/cntr_bdi.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_bdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576280223864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576280223864 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280224041 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1576280229175 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[34\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[34\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1576280229323 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1576280229323 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 208 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 221 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 263 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 296 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 300 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1576280229328 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1576280229328 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IF_Stage:if_stage\|ins\[10\] IF_Stage:if_stage\|ins\[27\] " "Duplicate LATCH primitive \"IF_Stage:if_stage\|ins\[10\]\" merged with LATCH primitive \"IF_Stage:if_stage\|ins\[27\]\"" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280229377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IF_Stage:if_stage\|ins\[9\] IF_Stage:if_stage\|ins\[11\] " "Duplicate LATCH primitive \"IF_Stage:if_stage\|ins\[9\]\" merged with LATCH primitive \"IF_Stage:if_stage\|ins\[11\]\"" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280229377 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IF_Stage:if_stage\|ins\[7\] IF_Stage:if_stage\|ins\[5\] " "Duplicate LATCH primitive \"IF_Stage:if_stage\|ins\[7\]\" merged with LATCH primitive \"IF_Stage:if_stage\|ins\[5\]\"" {  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576280229377 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1576280229377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|SRAM_ADDR\[0\] " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|SRAM_ADDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229380 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[16\] " "Latch IF_Stage:if_stage\|ins\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229381 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[17\] " "Latch IF_Stage:if_stage\|ins\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229381 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[18\] " "Latch IF_Stage:if_stage\|ins\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229381 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[19\] " "Latch IF_Stage:if_stage\|ins\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229381 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[0\] " "Latch IF_Stage:if_stage\|ins\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229382 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[12\] " "Latch IF_Stage:if_stage\|ins\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229382 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[20\] " "Latch IF_Stage:if_stage\|ins\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229382 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[27\] " "Latch IF_Stage:if_stage\|ins\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229382 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[26\] " "Latch IF_Stage:if_stage\|ins\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229382 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[1\] " "Latch IF_Stage:if_stage\|ins\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229383 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[13\] " "Latch IF_Stage:if_stage\|ins\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229383 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[2\] " "Latch IF_Stage:if_stage\|ins\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229383 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[14\] " "Latch IF_Stage:if_stage\|ins\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229383 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[3\] " "Latch IF_Stage:if_stage\|ins\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229384 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[15\] " "Latch IF_Stage:if_stage\|ins\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229384 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[24\] " "Latch IF_Stage:if_stage\|ins\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229384 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[23\] " "Latch IF_Stage:if_stage\|ins\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229385 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[22\] " "Latch IF_Stage:if_stage\|ins\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229385 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[21\] " "Latch IF_Stage:if_stage\|ins\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229385 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[25\] " "Latch IF_Stage:if_stage\|ins\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229385 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[29\] " "Latch IF_Stage:if_stage\|ins\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229386 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[28\] " "Latch IF_Stage:if_stage\|ins\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229386 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[31\] " "Latch IF_Stage:if_stage\|ins\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229386 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[30\] " "Latch IF_Stage:if_stage\|ins\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229386 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[0\]~0 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[0\]~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229386 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[0\]_708 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[0\]_708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229386 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[1\]~1 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[1\]~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229387 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[2\]~2 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[2\]~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229387 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[3\]~3 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[3\]~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229387 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[4\]~4 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[4\]~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229387 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[5\]~5 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[5\]~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229387 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[6\]~6 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[6\]~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229387 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[7\]~7 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[7\]~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[8\]~8 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[8\]~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[9\]~9 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[9\]~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[10\]~10 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[10\]~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[11\]~11 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[11\]~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[12\]~12 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[12\]~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[13\]~13 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[13\]~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229388 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[14\]~14 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[14\]~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229389 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[15\]~15 " "Latch MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|OUT_SRAM_DQ\[15\]~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage\|SRAM_Controller:sram_controller\|Counter3bit:counter\|cout\[0\]" {  } { { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229389 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[6\] " "Latch IF_Stage:if_stage\|ins\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229389 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[4\] " "Latch IF_Stage:if_stage\|ins\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229389 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[11\] " "Latch IF_Stage:if_stage\|ins\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229389 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[8\] " "Latch IF_Stage:if_stage\|ins\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229389 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IF_Stage:if_stage\|ins\[5\] " "Latch IF_Stage:if_stage\|ins\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_Stage:if_stage\|reg32:pc\|reg_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage\|reg32:pc\|reg_out\[0\]" {  } { { "../reg32.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576280229390 ""}  } { { "../IF_Stage.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576280229390 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RegisterFile.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/RegisterFile.v" 30 -1 0 } } { "../Counter.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576280229406 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576280229407 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 309 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280231689 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1576280231689 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280231695 "|ARM|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576280231695 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576280237279 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576280237279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576280237348 "|ARM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576280237348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/output_files/calabp3.map.smsg " "Generated suppressed messages file C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/output_files/calabp3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576280237803 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 203 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1576280239533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576280239722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280239722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 245 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../ARM.v" "" { Text "C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576280242238 "|ARM|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576280242238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5495 " "Implemented 5495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576280242260 ""} { "Info" "ICUT_CUT_TM_OPINS" "252 " "Implemented 252 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576280242260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1576280242260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4935 " "Implemented 4935 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576280242260 ""} { "Info" "ICUT_CUT_TM_RAMS" "101 " "Implemented 101 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576280242260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576280242260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 608 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 608 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576280242457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 03:07:22 2019 " "Processing ended: Sat Dec 14 03:07:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576280242457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576280242457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576280242457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576280242457 ""}
