# A-MCXFIFRAMAccess6

A-MCXFIFRAMAccess6

A-MCXFIF FIFO RAM Access\* Register 6

Address Offset : 0x078

Size : 32

Access : Read/Write

Reset Value : 0x0

**Parent topic:**[Register Map and Descriptions](GUID-521EA668-4C02-4A74-927B-B4C8D92B9489.md)

## A-MCXFIFRAMAccess6

|Bit |31|30|29|28|27|26|25|24|
|----|---|---|---|---|---|---|---|---|
| |HOST RECEIVE RAM READ REQUEST \(HSTRRAMRREQ\)|HOST RECEIVE RAM READ ACKNOWLEDGE \(HSTRRAMRACK\)| | | | | | |
|Access |R/W|R/W| | | | | | |
|Reset |0|0| | | | | | |

|Bit |23|22|21|20|19|18|17|16|
|----|---|---|---|---|---|---|---|---|
| |HOST RECEIVE RAM READ DATA \(HSTRRAMRDAT\[39:32\]\)|
|Access |R|R|R|R|R|R|R|R|
|Reset |0|0|0|0|0|0|0|0|

|Bit |15|14|13|12|11|10|9|8|
|----|---|---|---|---|---|---|---|---|
| | | |HOST RECEIVE RAM READ ADDRESS \(HSTRRAMRADX\[31:0\]\)|
|Access | | |R/W|R/W|R/W|R/W|R/W|R/W|
|Reset | | |0|0|0|0|0|0|

|Bit |7|6|5|4|3|2|1|0|
|----|---|---|---|---|---|---|---|---|
| |HOST RECEIVE RAM READ ADDRESS \(HSTRRAMRADX\[31:0\]\)|
|Access |R/W|R/W|R/W|R/W|R/W|R/W|R/W|R/W|
|Reset |0|0|0|0|0|0|0|0|

# HOST RECEIVE RAM READ REQUEST \(HSTRRAMRREQ\)

Bit Field Width : 1

Bit Field Offset : 31

Bit Field Access : R/W

# HOST RECEIVE RAM READ ACKNOWLEDGE \(HSTRRAMRACK\)

Bit Field Width : 1

Bit Field Offset : 30

Bit Field Access : R/W

# HOST RECEIVE RAM READ DATA \(HSTRRAMRDAT\[39:32\]\)

ValueDescriptionhstrramwdat \[39:36\]unused.hstrramwdat \[35\]System receive start of frame.hstrramwdat \[34\]System receive end of frame.hstrramwdat \[33:32\]Data valid byte enable and applicable only for the last word of the frame.hstrramwdat \[33:32\] = 0Indicates all bytes in the word are valid.hstrramwdat \[33:32\] = 1Indicates the LSB 3 bytes are valid \[23:0\] bits.hstrramwdat \[33:32\] = 2Indicates the LSB 2 bytes are valid \[15:0\] bits.hstrramwdat \[33:32\] = 3Indicates the LSB 1 bytes are valid \[7:0\] bits.

Bit Field Width : 8

Bit Field Offset : 16

Bit Field Access : R

# HOST RECEIVE RAM READ ADDRESS \(HSTRRAMRADX\[31:0\]\)

Bit Field Width : 14

Bit Field Offset : 0

Bit Field Access : R/W

