<profile>

<section name = "Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20'" level="0">
<item name = "Date">Thu Feb 13 17:41:36 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">krnl_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2253, 2253, 7.509 us, 7.509 us, 2253, 2253, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_739_19_VITIS_LOOP_741_20">2251, 2251, 77, 75, 1, 30, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4686, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 497, -</column>
<column name="Register">-, -, 1318, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln739_fu_170_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln741_fu_340_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln743_1_fu_198_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln743_2_fu_310_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln743_3_fu_259_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln743_4_fu_325_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln743_fu_244_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln743_1_fu_296_p2">-, 0, 0, 46, 39, 39</column>
<column name="sub_ln743_fu_230_p2">-, 0, 0, 46, 39, 39</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage73_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74_pp0_stage73_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln739_fu_164_p2">icmp, 0, 0, 9, 5, 3</column>
<column name="icmp_ln741_fu_179_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln743_fu_394_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="lshr_ln743_1_fu_385_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln743_fu_365_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="select_ln739_fu_185_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">351, 76, 1, 76</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten809_load">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_82">9, 2, 3, 6</column>
<column name="indvar_flatten809_fu_86">9, 2, 5, 10</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
<column name="node_child_address0">14, 3, 3, 9</column>
<column name="node_child_address1">14, 3, 3, 9</column>
<column name="node_child_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln739_reg_430">5, 0, 5, 0</column>
<column name="add_ln743_3_reg_465">6, 0, 6, 0</column>
<column name="add_ln743_4_reg_488">6, 0, 6, 0</column>
<column name="ap_CS_fsm">75, 0, 75, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_3_read_reg_504">512, 0, 512, 0</column>
<column name="gmem_addr_read_reg_499">512, 0, 512, 0</column>
<column name="i_fu_82">3, 0, 3, 0</column>
<column name="icmp_ln739_reg_426">1, 0, 1, 0</column>
<column name="icmp_ln743_reg_509">1, 0, 1, 0</column>
<column name="indvar_flatten809_fu_86">5, 0, 5, 0</column>
<column name="node_child_addr_1_reg_454">3, 0, 3, 0</column>
<column name="node_child_addr_reg_441">3, 0, 3, 0</column>
<column name="node_child_load_1_reg_470">32, 0, 32, 0</column>
<column name="select_ln739_reg_435">3, 0, 3, 0</column>
<column name="temp_reg_447">32, 0, 32, 0</column>
<column name="trunc_ln743_4_reg_460">58, 0, 58, 0</column>
<column name="trunc_ln743_5_reg_483">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="node_child_address0">out, 3, ap_memory, node_child, array</column>
<column name="node_child_ce0">out, 1, ap_memory, node_child, array</column>
<column name="node_child_we0">out, 1, ap_memory, node_child, array</column>
<column name="node_child_d0">out, 32, ap_memory, node_child, array</column>
<column name="node_child_address1">out, 3, ap_memory, node_child, array</column>
<column name="node_child_ce1">out, 1, ap_memory, node_child, array</column>
<column name="node_child_q1">in, 32, ap_memory, node_child, array</column>
<column name="add_ln628">in, 64, ap_none, add_ln628, scalar</column>
<column name="add_ln628_1">in, 6, ap_none, add_ln628_1, scalar</column>
</table>
</item>
</section>
</profile>
