-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hitproducerStream_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    timestamp_in : IN STD_LOGIC_VECTOR (69 downto 0);
    timestamp_out : IN STD_LOGIC_VECTOR (69 downto 0);
    dataReady_in : IN STD_LOGIC_VECTOR (0 downto 0);
    dataReady_out : IN STD_LOGIC_VECTOR (0 downto 0);
    FIFO_0 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_2 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_3 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_4 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_5 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_6 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_7 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_8 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_9 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_10 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_11 : IN STD_LOGIC_VECTOR (13 downto 0);
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_11 : OUT STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of hitproducerStream_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hitproducerStream_hw_hitproducerStream_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-1-e,HLS_INPUT_CLOCK=5.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.627854,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8597,HLS_SYN_LUT=8615,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_36_fu_1009_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_36_reg_5605 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ret_V_37_fu_1090_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_reg_5625 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_fu_1171_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_reg_5645 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_fu_1252_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_reg_5665 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_fu_1333_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_reg_5685 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_fu_1414_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_reg_5705 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_fu_1495_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_reg_5725 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_fu_1576_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_reg_5745 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_fu_1657_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_reg_5765 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_fu_1738_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_reg_5785 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_fu_1819_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_reg_5805 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_fu_1900_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_reg_5825 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_5855 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5855_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_5860 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5860_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5860_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_5875 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_5875_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_5880 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5880_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5880_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_5895 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_5895_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_5900 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5900_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5900_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_5915 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_5915_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_5920 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5920_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5920_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_5935 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_5935_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_5940 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5940_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5940_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_5955 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_5955_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_5960 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5960_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5960_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_5975 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_5975_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_5980 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5980_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5980_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_5995 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_5995_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_6000 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_6000_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_6000_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_6015 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_6015_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_6020 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_6020_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_6020_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_6035 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_6035_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_6040 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_6040_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_6040_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_6055 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_6055_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_6060 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_6060_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_6060_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_6075 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_6075_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_6080 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_6080_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_6080_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_2_fu_2275_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_reg_6085 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_fu_2299_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_reg_6090 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_fu_2323_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_reg_6095 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2347_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_reg_6100 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2371_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_reg_6105 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_fu_2395_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_reg_6110 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_fu_2419_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_reg_6115 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2443_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_reg_6120 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2467_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_reg_6125 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_fu_2491_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_6130 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_fu_2515_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_reg_6135 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_2539_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_6140 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_6205 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_1_reg_6210 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_2_reg_6215 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_3_reg_6220 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_4_reg_6225 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_988_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_5_reg_6230 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_6_reg_6235 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_7_reg_6240 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_8_reg_6245 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1000_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_9_reg_6250 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_s_reg_6255 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i53_10_reg_6260 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_853_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_6265 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_858_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_6271 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_863_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_6277 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_868_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_6283 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_6289 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_878_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_6295 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_883_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_6301 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_888_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_6307 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_893_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_6313 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_898_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_6319 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_903_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_6325 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_908_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_6331 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln83_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_reg_6337 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_1_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_1_reg_6342 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_6347 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_fu_2652_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_reg_6352 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_reg_6358 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_6363 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_6368 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_2698_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_6373 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_fu_2722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_reg_6379 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_fu_2746_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_reg_6384 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_2_fu_2771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_2_reg_6389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_3_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_3_reg_6394 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_6399 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_1_fu_2813_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_1_reg_6404 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_1_reg_6410 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_2841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_reg_6415 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_2847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_6420 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_2859_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_6425 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_1_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_reg_6431 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_2907_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_reg_6436 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_4_fu_2932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_4_reg_6441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_5_fu_2938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_5_reg_6446 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_6451 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_2_fu_2974_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_2_reg_6456 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_2990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_2_reg_6462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_reg_6467 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_6472 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_3020_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_6477 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_2_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_reg_6483 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_2_fu_3068_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_reg_6488 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_6_fu_3093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_6_reg_6493 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_7_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_7_reg_6498 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_6503 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_3_fu_3135_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_3_reg_6508 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_3_reg_6514 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_3163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_reg_6519 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_3169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_reg_6524 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_3181_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_6529 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_3_fu_3205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_reg_6535 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_3_fu_3229_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_reg_6540 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_8_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_8_reg_6545 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_9_fu_3260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_9_reg_6550 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_6555 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_4_fu_3296_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_4_reg_6560 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_3312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_4_reg_6566 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_3324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_reg_6571 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_3330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_reg_6576 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_3342_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_6581 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_4_fu_3366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_reg_6587 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_4_fu_3390_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_reg_6592 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_10_fu_3415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_10_reg_6597 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_11_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_11_reg_6602 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_6607 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_5_fu_3457_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_5_reg_6612 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_3473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_5_reg_6618 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_3485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_reg_6623 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_reg_6628 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_3503_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_6633 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_5_fu_3527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_reg_6639 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_5_fu_3551_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_reg_6644 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_12_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_12_reg_6649 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_13_fu_3582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_13_reg_6654 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_6659 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_6_fu_3618_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_6_reg_6664 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_3634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_6_reg_6670 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_3646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_reg_6675 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_reg_6680 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_13_fu_3664_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_reg_6685 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_6_fu_3688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_reg_6691 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_6_fu_3712_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_reg_6696 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_14_fu_3737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_14_reg_6701 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_15_fu_3743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_15_reg_6706 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_reg_6711 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_7_fu_3779_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_7_reg_6716 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_3795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_7_reg_6722 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_3807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_reg_6727 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_3813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_reg_6732 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_15_fu_3825_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_reg_6737 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_7_fu_3849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_reg_6743 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_7_fu_3873_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_reg_6748 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_16_fu_3898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_16_reg_6753 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_17_fu_3904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_17_reg_6758 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_reg_6763 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_8_fu_3940_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_8_reg_6768 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_3956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_8_reg_6774 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_3968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_reg_6779 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_3974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_reg_6784 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_17_fu_3986_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_reg_6789 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_8_fu_4010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_reg_6795 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_8_fu_4034_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_reg_6800 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_18_fu_4059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_18_reg_6805 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_19_fu_4065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_19_reg_6810 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_6815 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_9_fu_4101_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_9_reg_6820 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_4117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_9_reg_6826 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_4129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_reg_6831 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_4135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_reg_6836 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_19_fu_4147_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_reg_6841 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_9_fu_4171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_reg_6847 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_9_fu_4195_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_reg_6852 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_20_fu_4220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_20_reg_6857 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_21_fu_4226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_21_reg_6862 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_reg_6867 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_10_fu_4262_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_10_reg_6872 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_4278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_10_reg_6878 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_4290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_reg_6883 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_4296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_reg_6888 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_21_fu_4308_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_reg_6893 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_10_fu_4332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_reg_6899 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_10_fu_4356_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_reg_6904 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln83_22_fu_4381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_22_reg_6909 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_23_fu_4387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_23_reg_6914 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_6919 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_11_fu_4423_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_11_reg_6924 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_4439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_11_reg_6930 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_4451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_reg_6935 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_4457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_reg_6940 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_23_fu_4469_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_reg_6945 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_11_fu_4493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_reg_6951 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_11_fu_4517_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_reg_6956 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln541_fu_1085_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_12_fu_1079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_1166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_1160_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1484_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_1571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_1565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_1652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_1646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_1733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_1727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_1814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_1808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_1895_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_1889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_1976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_1970_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_973_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_976_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_979_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_982_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_985_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_988_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_991_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_994_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_997_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1003_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_1025_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_1035_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_1049_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_1045_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1_fu_1061_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_1055_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_1071_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_3_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_1106_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_1116_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_1130_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_1_fu_1126_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_1_fu_1142_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_1136_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_3_fu_1152_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_1187_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_1197_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1211_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_1207_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_2_fu_1223_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1217_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_6_fu_1233_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1268_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1278_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_1292_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_1288_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_3_fu_1304_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1298_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_1314_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1349_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1359_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1373_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1369_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_4_fu_1385_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1379_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1395_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1430_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1440_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_1454_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_5_fu_1450_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_5_fu_1466_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1460_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_16_fu_1476_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1511_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1521_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1535_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_1531_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_6_fu_1547_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1541_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_19_fu_1557_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_1592_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_1602_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_1616_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_1612_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_7_fu_1628_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_1622_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_22_fu_1638_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_1673_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_1683_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1697_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1693_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_8_fu_1709_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_1703_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_1719_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_1754_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_1764_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_1778_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_9_fu_1774_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_9_fu_1790_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_1784_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_28_fu_1800_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_1835_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_1845_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1859_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_1855_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_s_fu_1871_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_1865_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_31_fu_1881_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_1916_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_1926_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_1940_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_1936_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1494_10_fu_1952_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_1946_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_34_fu_1962_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_1981_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_1984_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_1994_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_1_fu_2004_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_2007_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_2017_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_2027_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_2030_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_2040_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_2050_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_2053_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_2063_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_2073_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_2076_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_2086_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_2096_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_2099_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_2109_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_2119_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_2122_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_2132_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_2142_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_2145_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_2155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_2165_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_2168_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_2178_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_2188_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_2191_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2211_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2214_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2224_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2234_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2237_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2247_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_2257_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_1_fu_2260_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2266_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5509_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2266_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_fu_2266_p2 : signal is "no";
    signal zext_ln1496_fu_2271_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_1_fu_2281_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_4_fu_2284_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2290_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5517_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2290_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_1_fu_2290_p2 : signal is "no";
    signal zext_ln1496_1_fu_2295_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2305_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_7_fu_2308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2314_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5525_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2314_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2314_p2 : signal is "no";
    signal zext_ln1496_2_fu_2319_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2329_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_10_fu_2332_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2338_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5533_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2338_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_3_fu_2338_p2 : signal is "no";
    signal zext_ln1496_3_fu_2343_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2353_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_13_fu_2356_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2362_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5541_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2362_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2362_p2 : signal is "no";
    signal zext_ln1496_4_fu_2367_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2377_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_16_fu_2380_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2386_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5549_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2386_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_5_fu_2386_p2 : signal is "no";
    signal zext_ln1496_5_fu_2391_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2401_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_19_fu_2404_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2410_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5557_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2410_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2410_p2 : signal is "no";
    signal zext_ln1496_6_fu_2415_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2425_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_22_fu_2428_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2434_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5565_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2434_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_7_fu_2434_p2 : signal is "no";
    signal zext_ln1496_7_fu_2439_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_2449_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_25_fu_2452_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2458_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5573_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2458_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2458_p2 : signal is "no";
    signal zext_ln1496_8_fu_2463_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_2473_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_28_fu_2476_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2482_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5581_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2482_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_9_fu_2482_p2 : signal is "no";
    signal zext_ln1496_9_fu_2487_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_2497_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_31_fu_2500_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2506_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5589_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2506_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2506_p2 : signal is "no";
    signal zext_ln1496_10_fu_2511_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_2521_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_34_fu_2524_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2530_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5597_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2530_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_11_fu_2530_p2 : signal is "no";
    signal zext_ln1496_11_fu_2535_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal reg_fu_2593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_2596_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_fu_2606_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_fu_2634_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_2648_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_2656_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_2622_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_2644_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_2674_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_2704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_2664_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_2708_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_2712_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_2718_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1_fu_2754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_2757_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_1_fu_2767_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_1_fu_2795_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_2809_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_2817_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_2783_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_2805_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_2835_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_2865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_2825_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_2869_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_2873_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_1_fu_2853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_2889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_2895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_2879_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_2_fu_2915_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_2918_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_2_fu_2928_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_2_fu_2956_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_2970_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_2978_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_2944_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_2966_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_2996_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_3026_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_2986_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_3030_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_3034_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_2_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_3040_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_3_fu_3076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_3079_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_3_fu_3089_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_3_fu_3117_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_3131_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_3139_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_3105_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_3127_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_3157_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_3187_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_3147_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_3191_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_3195_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_3_fu_3175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_3211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_3217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_3223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_3201_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_4_fu_3237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_3240_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_4_fu_3250_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_4_fu_3278_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_3292_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_3300_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_3266_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_3288_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_3318_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_3348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_3308_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_3352_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_3356_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_4_fu_3336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_3372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_3362_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_5_fu_3398_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_3401_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_5_fu_3411_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_5_fu_3439_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_3453_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_3461_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_3427_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_3449_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_3479_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_3509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_3469_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_3513_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_3517_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_5_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_3533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_3539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_3523_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_6_fu_3559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_3562_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_6_fu_3572_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_6_fu_3600_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_3614_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_3622_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_3588_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_3610_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_3640_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_3670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_3630_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_3674_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_3678_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_6_fu_3658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_3694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_3700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_3684_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_7_fu_3720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_3723_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_7_fu_3733_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_7_fu_3761_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_3775_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_3783_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_3749_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_3771_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_3801_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_3831_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_3791_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_3835_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_3839_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_7_fu_3819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_3855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_3861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_3845_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_8_fu_3881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_3884_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_8_fu_3894_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_8_fu_3922_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_3936_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_3944_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_3910_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_3932_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_3962_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_3992_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_3952_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_3996_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_4000_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_8_fu_3980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_4016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_4022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_4028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_4006_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_9_fu_4042_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_4045_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_9_fu_4055_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_9_fu_4083_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_4097_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_4105_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_4071_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_4093_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_4123_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_4153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_4113_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_4157_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_4161_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_9_fu_4141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_4177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_4183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_4189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_4167_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_10_fu_4203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_4206_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_10_fu_4216_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_10_fu_4244_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_4258_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_4266_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_4232_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_4254_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_4284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_4314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_4274_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_4318_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_4322_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_10_fu_4302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_4338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_4344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_4350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_4328_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_11_fu_4364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_4367_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln83_11_fu_4377_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_11_fu_4405_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_4419_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_4427_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_4393_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_4415_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_4445_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_4475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_4435_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_4479_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_4483_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_11_fu_4463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_4499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_4505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_4511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_4489_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_fu_4525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_fu_4536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311cast_fu_4544_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_4553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_fu_4539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_4557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_4563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_4548_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_4576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_4581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_4569_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_4586_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_fu_4593_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_1_fu_4607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_1_fu_4618_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_1cast_fu_4626_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_4635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_fu_4621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_4639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_4645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_4630_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_4658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_4663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_4651_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_4668_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_1_fu_4675_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_2_fu_4689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_2_fu_4700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_2cast_fu_4708_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_4717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_fu_4703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_4721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_4727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_4712_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_4740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_4745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_4733_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_4750_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_2_fu_4757_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_3_fu_4771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_3_fu_4782_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_3cast_fu_4790_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_4799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_fu_4785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_4803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_4809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_4794_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_4822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_4827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_4815_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_4832_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_3_fu_4839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_4_fu_4853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_4_fu_4864_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_4cast_fu_4872_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_4881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_fu_4867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_4885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_4891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_4876_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_4904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_4909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_4897_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_4914_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_4_fu_4921_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_5_fu_4935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_5_fu_4946_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_5cast_fu_4954_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_4963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_fu_4949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_4967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_4973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_4958_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_4986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_4991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_4979_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_4996_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_5_fu_5003_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_6_fu_5017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_6_fu_5028_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_6cast_fu_5036_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_5045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_fu_5031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_5049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_5055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_5040_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_5068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_5073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_5061_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_5078_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_6_fu_5085_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_7_fu_5099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_7_fu_5110_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_7cast_fu_5118_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_5127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_fu_5113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_5131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_5137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_5122_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_5150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_5155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_5143_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_5160_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_7_fu_5167_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_8_fu_5181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_8_fu_5192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_8cast_fu_5200_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_5209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_fu_5195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_5213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_5219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_5204_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_5232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_5237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_5225_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_5242_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_8_fu_5249_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_9_fu_5263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_9_fu_5274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_9cast_fu_5282_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_5291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_fu_5277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_5295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_5301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_5286_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_5314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_5319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_5307_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_5324_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_9_fu_5331_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_10_fu_5345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_10_fu_5356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_10cast_fu_5364_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_5373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_fu_5359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_5377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_5383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_5368_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_5396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_5401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_5389_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_5406_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_10_fu_5413_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln83_11_fu_5427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_11_fu_5438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_11cast_fu_5446_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_5455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_fu_5441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_5465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_5450_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_5478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_5483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_5471_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_5488_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln455_11_fu_5495_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component hitproducerStream_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component hitproducerStream_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component hitproducerStream_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component hitproducerStream_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_6205,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_853_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_1_reg_6210,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_858_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_2_reg_6215,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_863_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_3_reg_6220,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_868_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_4_reg_6225,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_873_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_5_reg_6230,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_878_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_6_reg_6235,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_883_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_7_reg_6240,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_888_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_8_reg_6245,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_893_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_9_reg_6250,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_898_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_s_reg_6255,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_903_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i53_10_reg_6260,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_908_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U13 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_reg_6265,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_913_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U14 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_1_reg_6271,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_918_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U15 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_2_reg_6277,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_923_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U16 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_3_reg_6283,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_928_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U17 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_4_reg_6289,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_933_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U18 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_5_reg_6295,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_938_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U19 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_6_reg_6301,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_943_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U20 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_7_reg_6307,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_948_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U21 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_8_reg_6313,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_953_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U22 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_9_reg_6319,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_958_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U23 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_10_reg_6325,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_963_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U24 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_11_reg_6331,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_968_p2);

    sitodp_32s_64_4_no_dsp_1_U25 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_973_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_973_p1);

    sitodp_32s_64_4_no_dsp_1_U26 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_976_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_976_p1);

    sitodp_32s_64_4_no_dsp_1_U27 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_979_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_979_p1);

    sitodp_32s_64_4_no_dsp_1_U28 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_982_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_982_p1);

    sitodp_32s_64_4_no_dsp_1_U29 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_985_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_985_p1);

    sitodp_32s_64_4_no_dsp_1_U30 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_988_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_988_p1);

    sitodp_32s_64_4_no_dsp_1_U31 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_991_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_991_p1);

    sitodp_32s_64_4_no_dsp_1_U32 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_994_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_994_p1);

    sitodp_32s_64_4_no_dsp_1_U33 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_997_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_997_p1);

    sitodp_32s_64_4_no_dsp_1_U34 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1000_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1000_p1);

    sitodp_32s_64_4_no_dsp_1_U35 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1003_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1003_p1);

    sitodp_32s_64_4_no_dsp_1_U36 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1006_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1006_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U37 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln186_fu_1984_p2,
        din2 => edges_load_reg_5855_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5509_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U38 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln186_1_fu_2007_p2,
        din2 => edges_load_1_reg_5875_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5517_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U39 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln186_2_fu_2030_p2,
        din2 => edges_load_2_reg_5895_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5525_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U40 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln186_3_fu_2053_p2,
        din2 => edges_load_3_reg_5915_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5533_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U41 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln186_4_fu_2076_p2,
        din2 => edges_load_4_reg_5935_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5541_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U42 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln186_5_fu_2099_p2,
        din2 => edges_load_5_reg_5955_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5549_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U43 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln186_6_fu_2122_p2,
        din2 => edges_load_6_reg_5975_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5557_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U44 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln186_7_fu_2145_p2,
        din2 => edges_load_7_reg_5995_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5565_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U45 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln186_8_fu_2168_p2,
        din2 => edges_load_8_reg_6015_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5573_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U46 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln186_9_fu_2191_p2,
        din2 => edges_load_9_reg_6035_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5581_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U47 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln186_10_fu_2214_p2,
        din2 => edges_load_10_reg_6055_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5589_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U48 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln186_11_fu_2237_p2,
        din2 => edges_load_11_reg_6075_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5597_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                conv_i53_10_reg_6260 <= grp_fu_1006_p1;
                conv_i53_1_reg_6210 <= grp_fu_976_p1;
                conv_i53_2_reg_6215 <= grp_fu_979_p1;
                conv_i53_3_reg_6220 <= grp_fu_982_p1;
                conv_i53_4_reg_6225 <= grp_fu_985_p1;
                conv_i53_5_reg_6230 <= grp_fu_988_p1;
                conv_i53_6_reg_6235 <= grp_fu_991_p1;
                conv_i53_7_reg_6240 <= grp_fu_994_p1;
                conv_i53_8_reg_6245 <= grp_fu_997_p1;
                conv_i53_9_reg_6250 <= grp_fu_1000_p1;
                conv_i53_s_reg_6255 <= grp_fu_1003_p1;
                conv_i_reg_6205 <= grp_fu_973_p1;
                edges_load_10_reg_6055_pp0_iter2_reg <= edges_load_10_reg_6055;
                edges_load_11_reg_6075_pp0_iter2_reg <= edges_load_11_reg_6075;
                edges_load_1_reg_5875_pp0_iter2_reg <= edges_load_1_reg_5875;
                edges_load_2_reg_5895_pp0_iter2_reg <= edges_load_2_reg_5895;
                edges_load_3_reg_5915_pp0_iter2_reg <= edges_load_3_reg_5915;
                edges_load_4_reg_5935_pp0_iter2_reg <= edges_load_4_reg_5935;
                edges_load_5_reg_5955_pp0_iter2_reg <= edges_load_5_reg_5955;
                edges_load_6_reg_5975_pp0_iter2_reg <= edges_load_6_reg_5975;
                edges_load_7_reg_5995_pp0_iter2_reg <= edges_load_7_reg_5995;
                edges_load_8_reg_6015_pp0_iter2_reg <= edges_load_8_reg_6015;
                edges_load_9_reg_6035_pp0_iter2_reg <= edges_load_9_reg_6035;
                edges_load_reg_5855_pp0_iter2_reg <= edges_load_reg_5855;
                icmp_ln308_10_reg_6878 <= icmp_ln308_10_fu_4278_p2;
                icmp_ln308_11_reg_6930 <= icmp_ln308_11_fu_4439_p2;
                icmp_ln308_1_reg_6410 <= icmp_ln308_1_fu_2829_p2;
                icmp_ln308_2_reg_6462 <= icmp_ln308_2_fu_2990_p2;
                icmp_ln308_3_reg_6514 <= icmp_ln308_3_fu_3151_p2;
                icmp_ln308_4_reg_6566 <= icmp_ln308_4_fu_3312_p2;
                icmp_ln308_5_reg_6618 <= icmp_ln308_5_fu_3473_p2;
                icmp_ln308_6_reg_6670 <= icmp_ln308_6_fu_3634_p2;
                icmp_ln308_7_reg_6722 <= icmp_ln308_7_fu_3795_p2;
                icmp_ln308_8_reg_6774 <= icmp_ln308_8_fu_3956_p2;
                icmp_ln308_9_reg_6826 <= icmp_ln308_9_fu_4117_p2;
                icmp_ln308_reg_6358 <= icmp_ln308_fu_2668_p2;
                icmp_ln312_10_reg_6883 <= icmp_ln312_10_fu_4290_p2;
                icmp_ln312_11_reg_6935 <= icmp_ln312_11_fu_4451_p2;
                icmp_ln312_1_reg_6415 <= icmp_ln312_1_fu_2841_p2;
                icmp_ln312_2_reg_6467 <= icmp_ln312_2_fu_3002_p2;
                icmp_ln312_3_reg_6519 <= icmp_ln312_3_fu_3163_p2;
                icmp_ln312_4_reg_6571 <= icmp_ln312_4_fu_3324_p2;
                icmp_ln312_5_reg_6623 <= icmp_ln312_5_fu_3485_p2;
                icmp_ln312_6_reg_6675 <= icmp_ln312_6_fu_3646_p2;
                icmp_ln312_7_reg_6727 <= icmp_ln312_7_fu_3807_p2;
                icmp_ln312_8_reg_6779 <= icmp_ln312_8_fu_3968_p2;
                icmp_ln312_9_reg_6831 <= icmp_ln312_9_fu_4129_p2;
                icmp_ln312_reg_6363 <= icmp_ln312_fu_2680_p2;
                icmp_ln314_10_reg_6888 <= icmp_ln314_10_fu_4296_p2;
                icmp_ln314_11_reg_6940 <= icmp_ln314_11_fu_4457_p2;
                icmp_ln314_1_reg_6420 <= icmp_ln314_1_fu_2847_p2;
                icmp_ln314_2_reg_6472 <= icmp_ln314_2_fu_3008_p2;
                icmp_ln314_3_reg_6524 <= icmp_ln314_3_fu_3169_p2;
                icmp_ln314_4_reg_6576 <= icmp_ln314_4_fu_3330_p2;
                icmp_ln314_5_reg_6628 <= icmp_ln314_5_fu_3491_p2;
                icmp_ln314_6_reg_6680 <= icmp_ln314_6_fu_3652_p2;
                icmp_ln314_7_reg_6732 <= icmp_ln314_7_fu_3813_p2;
                icmp_ln314_8_reg_6784 <= icmp_ln314_8_fu_3974_p2;
                icmp_ln314_9_reg_6836 <= icmp_ln314_9_fu_4135_p2;
                icmp_ln314_reg_6368 <= icmp_ln314_fu_2686_p2;
                icmp_ln83_10_reg_6597 <= icmp_ln83_10_fu_3415_p2;
                icmp_ln83_11_reg_6602 <= icmp_ln83_11_fu_3421_p2;
                icmp_ln83_12_reg_6649 <= icmp_ln83_12_fu_3576_p2;
                icmp_ln83_13_reg_6654 <= icmp_ln83_13_fu_3582_p2;
                icmp_ln83_14_reg_6701 <= icmp_ln83_14_fu_3737_p2;
                icmp_ln83_15_reg_6706 <= icmp_ln83_15_fu_3743_p2;
                icmp_ln83_16_reg_6753 <= icmp_ln83_16_fu_3898_p2;
                icmp_ln83_17_reg_6758 <= icmp_ln83_17_fu_3904_p2;
                icmp_ln83_18_reg_6805 <= icmp_ln83_18_fu_4059_p2;
                icmp_ln83_19_reg_6810 <= icmp_ln83_19_fu_4065_p2;
                icmp_ln83_1_reg_6342 <= icmp_ln83_1_fu_2616_p2;
                icmp_ln83_20_reg_6857 <= icmp_ln83_20_fu_4220_p2;
                icmp_ln83_21_reg_6862 <= icmp_ln83_21_fu_4226_p2;
                icmp_ln83_22_reg_6909 <= icmp_ln83_22_fu_4381_p2;
                icmp_ln83_23_reg_6914 <= icmp_ln83_23_fu_4387_p2;
                icmp_ln83_2_reg_6389 <= icmp_ln83_2_fu_2771_p2;
                icmp_ln83_3_reg_6394 <= icmp_ln83_3_fu_2777_p2;
                icmp_ln83_4_reg_6441 <= icmp_ln83_4_fu_2932_p2;
                icmp_ln83_5_reg_6446 <= icmp_ln83_5_fu_2938_p2;
                icmp_ln83_6_reg_6493 <= icmp_ln83_6_fu_3093_p2;
                icmp_ln83_7_reg_6498 <= icmp_ln83_7_fu_3099_p2;
                icmp_ln83_8_reg_6545 <= icmp_ln83_8_fu_3254_p2;
                icmp_ln83_9_reg_6550 <= icmp_ln83_9_fu_3260_p2;
                icmp_ln83_reg_6337 <= icmp_ln83_fu_2610_p2;
                lshr_ln186_10_reg_6080_pp0_iter2_reg <= lshr_ln186_10_reg_6080;
                lshr_ln186_10_reg_6080_pp0_iter3_reg <= lshr_ln186_10_reg_6080_pp0_iter2_reg;
                lshr_ln186_1_reg_5980_pp0_iter2_reg <= lshr_ln186_1_reg_5980;
                lshr_ln186_1_reg_5980_pp0_iter3_reg <= lshr_ln186_1_reg_5980_pp0_iter2_reg;
                lshr_ln186_2_reg_5880_pp0_iter2_reg <= lshr_ln186_2_reg_5880;
                lshr_ln186_2_reg_5880_pp0_iter3_reg <= lshr_ln186_2_reg_5880_pp0_iter2_reg;
                lshr_ln186_3_reg_6000_pp0_iter2_reg <= lshr_ln186_3_reg_6000;
                lshr_ln186_3_reg_6000_pp0_iter3_reg <= lshr_ln186_3_reg_6000_pp0_iter2_reg;
                lshr_ln186_4_reg_5900_pp0_iter2_reg <= lshr_ln186_4_reg_5900;
                lshr_ln186_4_reg_5900_pp0_iter3_reg <= lshr_ln186_4_reg_5900_pp0_iter2_reg;
                lshr_ln186_5_reg_6020_pp0_iter2_reg <= lshr_ln186_5_reg_6020;
                lshr_ln186_5_reg_6020_pp0_iter3_reg <= lshr_ln186_5_reg_6020_pp0_iter2_reg;
                lshr_ln186_6_reg_5920_pp0_iter2_reg <= lshr_ln186_6_reg_5920;
                lshr_ln186_6_reg_5920_pp0_iter3_reg <= lshr_ln186_6_reg_5920_pp0_iter2_reg;
                lshr_ln186_7_reg_6040_pp0_iter2_reg <= lshr_ln186_7_reg_6040;
                lshr_ln186_7_reg_6040_pp0_iter3_reg <= lshr_ln186_7_reg_6040_pp0_iter2_reg;
                lshr_ln186_8_reg_5940_pp0_iter2_reg <= lshr_ln186_8_reg_5940;
                lshr_ln186_8_reg_5940_pp0_iter3_reg <= lshr_ln186_8_reg_5940_pp0_iter2_reg;
                lshr_ln186_9_reg_6060_pp0_iter2_reg <= lshr_ln186_9_reg_6060;
                lshr_ln186_9_reg_6060_pp0_iter3_reg <= lshr_ln186_9_reg_6060_pp0_iter2_reg;
                lshr_ln186_s_reg_5960_pp0_iter2_reg <= lshr_ln186_s_reg_5960;
                lshr_ln186_s_reg_5960_pp0_iter3_reg <= lshr_ln186_s_reg_5960_pp0_iter2_reg;
                lshr_ln_reg_5860_pp0_iter2_reg <= lshr_ln_reg_5860;
                lshr_ln_reg_5860_pp0_iter3_reg <= lshr_ln_reg_5860_pp0_iter2_reg;
                or_ln312_10_reg_6899 <= or_ln312_10_fu_4332_p2;
                or_ln312_11_reg_6951 <= or_ln312_11_fu_4493_p2;
                or_ln312_1_reg_6431 <= or_ln312_1_fu_2883_p2;
                or_ln312_2_reg_6483 <= or_ln312_2_fu_3044_p2;
                or_ln312_3_reg_6535 <= or_ln312_3_fu_3205_p2;
                or_ln312_4_reg_6587 <= or_ln312_4_fu_3366_p2;
                or_ln312_5_reg_6639 <= or_ln312_5_fu_3527_p2;
                or_ln312_6_reg_6691 <= or_ln312_6_fu_3688_p2;
                or_ln312_7_reg_6743 <= or_ln312_7_fu_3849_p2;
                or_ln312_8_reg_6795 <= or_ln312_8_fu_4010_p2;
                or_ln312_9_reg_6847 <= or_ln312_9_fu_4171_p2;
                or_ln312_reg_6379 <= or_ln312_fu_2722_p2;
                p_Result_10_reg_6607 <= reg_5_fu_3398_p1(63 downto 63);
                p_Result_12_reg_6659 <= reg_6_fu_3559_p1(63 downto 63);
                p_Result_14_reg_6711 <= reg_7_fu_3720_p1(63 downto 63);
                p_Result_16_reg_6763 <= reg_8_fu_3881_p1(63 downto 63);
                p_Result_18_reg_6815 <= reg_9_fu_4042_p1(63 downto 63);
                p_Result_20_reg_6867 <= reg_10_fu_4203_p1(63 downto 63);
                p_Result_22_reg_6919 <= reg_11_fu_4364_p1(63 downto 63);
                p_Result_2_reg_6399 <= reg_1_fu_2754_p1(63 downto 63);
                p_Result_4_reg_6451 <= reg_2_fu_2915_p1(63 downto 63);
                p_Result_6_reg_6503 <= reg_3_fu_3076_p1(63 downto 63);
                p_Result_8_reg_6555 <= reg_4_fu_3237_p1(63 downto 63);
                p_Result_s_reg_6347 <= reg_fu_2593_p1(63 downto 63);
                ret_V_11_reg_6100 <= ret_V_11_fu_2347_p2;
                ret_V_14_reg_6105 <= ret_V_14_fu_2371_p2;
                ret_V_17_reg_6110 <= ret_V_17_fu_2395_p2;
                ret_V_20_reg_6115 <= ret_V_20_fu_2419_p2;
                ret_V_23_reg_6120 <= ret_V_23_fu_2443_p2;
                ret_V_26_reg_6125 <= ret_V_26_fu_2467_p2;
                ret_V_29_reg_6130 <= ret_V_29_fu_2491_p2;
                ret_V_2_reg_6085 <= ret_V_2_fu_2275_p2;
                ret_V_32_reg_6135 <= ret_V_32_fu_2515_p2;
                ret_V_35_reg_6140 <= ret_V_35_fu_2539_p2;
                ret_V_5_reg_6090 <= ret_V_5_fu_2299_p2;
                ret_V_8_reg_6095 <= ret_V_8_fu_2323_p2;
                select_ln315_10_reg_6904 <= select_ln315_10_fu_4356_p3;
                select_ln315_11_reg_6956 <= select_ln315_11_fu_4517_p3;
                select_ln315_1_reg_6436 <= select_ln315_1_fu_2907_p3;
                select_ln315_2_reg_6488 <= select_ln315_2_fu_3068_p3;
                select_ln315_3_reg_6540 <= select_ln315_3_fu_3229_p3;
                select_ln315_4_reg_6592 <= select_ln315_4_fu_3390_p3;
                select_ln315_5_reg_6644 <= select_ln315_5_fu_3551_p3;
                select_ln315_6_reg_6696 <= select_ln315_6_fu_3712_p3;
                select_ln315_7_reg_6748 <= select_ln315_7_fu_3873_p3;
                select_ln315_8_reg_6800 <= select_ln315_8_fu_4034_p3;
                select_ln315_9_reg_6852 <= select_ln315_9_fu_4195_p3;
                select_ln315_reg_6384 <= select_ln315_fu_2746_p3;
                sh_amt_11_reg_6633 <= sh_amt_11_fu_3503_p2;
                sh_amt_13_reg_6685 <= sh_amt_13_fu_3664_p2;
                sh_amt_15_reg_6737 <= sh_amt_15_fu_3825_p2;
                sh_amt_17_reg_6789 <= sh_amt_17_fu_3986_p2;
                sh_amt_19_reg_6841 <= sh_amt_19_fu_4147_p2;
                sh_amt_1_reg_6373 <= sh_amt_1_fu_2698_p2;
                sh_amt_21_reg_6893 <= sh_amt_21_fu_4308_p2;
                sh_amt_23_reg_6945 <= sh_amt_23_fu_4469_p2;
                sh_amt_3_reg_6425 <= sh_amt_3_fu_2859_p2;
                sh_amt_5_reg_6477 <= sh_amt_5_fu_3020_p2;
                sh_amt_7_reg_6529 <= sh_amt_7_fu_3181_p2;
                sh_amt_9_reg_6581 <= sh_amt_9_fu_3342_p2;
                trunc_ln313_10_reg_6872 <= trunc_ln313_10_fu_4262_p1;
                trunc_ln313_11_reg_6924 <= trunc_ln313_11_fu_4423_p1;
                trunc_ln313_1_reg_6404 <= trunc_ln313_1_fu_2813_p1;
                trunc_ln313_2_reg_6456 <= trunc_ln313_2_fu_2974_p1;
                trunc_ln313_3_reg_6508 <= trunc_ln313_3_fu_3135_p1;
                trunc_ln313_4_reg_6560 <= trunc_ln313_4_fu_3296_p1;
                trunc_ln313_5_reg_6612 <= trunc_ln313_5_fu_3457_p1;
                trunc_ln313_6_reg_6664 <= trunc_ln313_6_fu_3618_p1;
                trunc_ln313_7_reg_6716 <= trunc_ln313_7_fu_3779_p1;
                trunc_ln313_8_reg_6768 <= trunc_ln313_8_fu_3940_p1;
                trunc_ln313_9_reg_6820 <= trunc_ln313_9_fu_4101_p1;
                trunc_ln313_reg_6352 <= trunc_ln313_fu_2652_p1;
                val_10_reg_6325 <= grp_fu_903_p2;
                val_11_reg_6331 <= grp_fu_908_p2;
                val_1_reg_6271 <= grp_fu_858_p2;
                val_2_reg_6277 <= grp_fu_863_p2;
                val_3_reg_6283 <= grp_fu_868_p2;
                val_4_reg_6289 <= grp_fu_873_p2;
                val_5_reg_6295 <= grp_fu_878_p2;
                val_6_reg_6301 <= grp_fu_883_p2;
                val_7_reg_6307 <= grp_fu_888_p2;
                val_8_reg_6313 <= grp_fu_893_p2;
                val_9_reg_6319 <= grp_fu_898_p2;
                val_reg_6265 <= grp_fu_853_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                edges_load_10_reg_6055 <= edges_s_q1;
                edges_load_11_reg_6075 <= edges_s_q0;
                edges_load_1_reg_5875 <= edges_s_q10;
                edges_load_2_reg_5895 <= edges_s_q9;
                edges_load_3_reg_5915 <= edges_s_q8;
                edges_load_4_reg_5935 <= edges_s_q7;
                edges_load_5_reg_5955 <= edges_s_q6;
                edges_load_6_reg_5975 <= edges_s_q5;
                edges_load_7_reg_5995 <= edges_s_q4;
                edges_load_8_reg_6015 <= edges_s_q3;
                edges_load_9_reg_6035 <= edges_s_q2;
                edges_load_reg_5855 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln186_10_reg_6080 <= lshr_ln186_10_fu_2247_p1(13 downto 1);
                lshr_ln186_1_reg_5980 <= lshr_ln186_1_fu_2132_p1(13 downto 1);
                lshr_ln186_2_reg_5880 <= lshr_ln186_2_fu_2017_p1(13 downto 1);
                lshr_ln186_3_reg_6000 <= lshr_ln186_3_fu_2155_p1(13 downto 1);
                lshr_ln186_4_reg_5900 <= lshr_ln186_4_fu_2040_p1(13 downto 1);
                lshr_ln186_5_reg_6020 <= lshr_ln186_5_fu_2178_p1(13 downto 1);
                lshr_ln186_6_reg_5920 <= lshr_ln186_6_fu_2063_p1(13 downto 1);
                lshr_ln186_7_reg_6040 <= lshr_ln186_7_fu_2201_p1(13 downto 1);
                lshr_ln186_8_reg_5940 <= lshr_ln186_8_fu_2086_p1(13 downto 1);
                lshr_ln186_9_reg_6060 <= lshr_ln186_9_fu_2224_p1(13 downto 1);
                lshr_ln186_s_reg_5960 <= lshr_ln186_s_fu_2109_p1(13 downto 1);
                lshr_ln_reg_5860 <= lshr_ln_fu_1994_p1(13 downto 1);
                ret_V_36_reg_5605 <= FIFO_0(11 downto 6);
                ret_V_37_reg_5625 <= FIFO_1(11 downto 6);
                ret_V_38_reg_5645 <= FIFO_2(11 downto 6);
                ret_V_39_reg_5665 <= FIFO_3(11 downto 6);
                ret_V_40_reg_5685 <= FIFO_4(11 downto 6);
                ret_V_41_reg_5705 <= FIFO_5(11 downto 6);
                ret_V_42_reg_5725 <= FIFO_6(11 downto 6);
                ret_V_43_reg_5745 <= FIFO_7(11 downto 6);
                ret_V_44_reg_5765 <= FIFO_8(11 downto 6);
                ret_V_45_reg_5785 <= FIFO_9(11 downto 6);
                ret_V_46_reg_5805 <= FIFO_10(11 downto 6);
                ret_V_47_reg_5825 <= FIFO_11(11 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_10_fu_2332_p2 <= std_logic_vector(unsigned(zext_ln186_3_fu_2329_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_13_fu_2356_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_2353_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_16_fu_2380_p2 <= std_logic_vector(unsigned(zext_ln186_5_fu_2377_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_19_fu_2404_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_2401_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_1_fu_2260_p2 <= std_logic_vector(unsigned(zext_ln186_fu_2257_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_22_fu_2428_p2 <= std_logic_vector(unsigned(zext_ln186_7_fu_2425_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_25_fu_2452_p2 <= std_logic_vector(unsigned(zext_ln186_8_fu_2449_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_28_fu_2476_p2 <= std_logic_vector(unsigned(zext_ln186_9_fu_2473_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_31_fu_2500_p2 <= std_logic_vector(unsigned(zext_ln186_10_fu_2497_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_34_fu_2524_p2 <= std_logic_vector(unsigned(zext_ln186_11_fu_2521_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_4_fu_2284_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_2281_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_7_fu_2308_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_2305_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln214_10_fu_1454_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1430_p1) + unsigned(zext_ln1035_11_fu_1440_p1));
    add_ln214_12_fu_1535_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1511_p1) + unsigned(zext_ln1035_13_fu_1521_p1));
    add_ln214_14_fu_1616_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_1592_p1) + unsigned(zext_ln1035_15_fu_1602_p1));
    add_ln214_16_fu_1697_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_1673_p1) + unsigned(zext_ln1035_17_fu_1683_p1));
    add_ln214_18_fu_1778_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_1754_p1) + unsigned(zext_ln1035_19_fu_1764_p1));
    add_ln214_20_fu_1859_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_1835_p1) + unsigned(zext_ln1035_21_fu_1845_p1));
    add_ln214_22_fu_1940_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_1916_p1) + unsigned(zext_ln1035_23_fu_1926_p1));
    add_ln214_2_fu_1130_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_1106_p1) + unsigned(zext_ln1035_3_fu_1116_p1));
    add_ln214_4_fu_1211_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_1187_p1) + unsigned(zext_ln1035_5_fu_1197_p1));
    add_ln214_6_fu_1292_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1268_p1) + unsigned(zext_ln1035_7_fu_1278_p1));
    add_ln214_8_fu_1373_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1349_p1) + unsigned(zext_ln1035_9_fu_1359_p1));
    add_ln214_fu_1049_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_1025_p1) + unsigned(zext_ln1035_1_fu_1035_p1));
    amplitude_0 <= 
        sub_ln455_fu_4593_p2 when (p_Result_s_reg_6347(0) = '1') else 
        select_ln312_fu_4586_p3;
    amplitude_1 <= 
        sub_ln455_1_fu_4675_p2 when (p_Result_2_reg_6399(0) = '1') else 
        select_ln312_1_fu_4668_p3;
    amplitude_10 <= 
        sub_ln455_10_fu_5413_p2 when (p_Result_20_reg_6867(0) = '1') else 
        select_ln312_10_fu_5406_p3;
    amplitude_11 <= 
        sub_ln455_11_fu_5495_p2 when (p_Result_22_reg_6919(0) = '1') else 
        select_ln312_11_fu_5488_p3;
    amplitude_2 <= 
        sub_ln455_2_fu_4757_p2 when (p_Result_4_reg_6451(0) = '1') else 
        select_ln312_2_fu_4750_p3;
    amplitude_3 <= 
        sub_ln455_3_fu_4839_p2 when (p_Result_6_reg_6503(0) = '1') else 
        select_ln312_3_fu_4832_p3;
    amplitude_4 <= 
        sub_ln455_4_fu_4921_p2 when (p_Result_8_reg_6555(0) = '1') else 
        select_ln312_4_fu_4914_p3;
    amplitude_5 <= 
        sub_ln455_5_fu_5003_p2 when (p_Result_10_reg_6607(0) = '1') else 
        select_ln312_5_fu_4996_p3;
    amplitude_6 <= 
        sub_ln455_6_fu_5085_p2 when (p_Result_12_reg_6659(0) = '1') else 
        select_ln312_6_fu_5078_p3;
    amplitude_7 <= 
        sub_ln455_7_fu_5167_p2 when (p_Result_14_reg_6711(0) = '1') else 
        select_ln312_7_fu_5160_p3;
    amplitude_8 <= 
        sub_ln455_8_fu_5249_p2 when (p_Result_16_reg_6763(0) = '1') else 
        select_ln312_8_fu_5242_p3;
    amplitude_9 <= 
        sub_ln455_9_fu_5331_p2 when (p_Result_18_reg_6815(0) = '1') else 
        select_ln312_9_fu_5324_p3;
    and_ln312_10_fu_5401_p2 <= (xor_ln308_10_fu_5396_p2 and icmp_ln312_10_reg_6883);
    and_ln312_11_fu_5483_p2 <= (xor_ln308_11_fu_5478_p2 and icmp_ln312_11_reg_6935);
    and_ln312_1_fu_4663_p2 <= (xor_ln308_1_fu_4658_p2 and icmp_ln312_1_reg_6415);
    and_ln312_2_fu_4745_p2 <= (xor_ln308_2_fu_4740_p2 and icmp_ln312_2_reg_6467);
    and_ln312_3_fu_4827_p2 <= (xor_ln308_3_fu_4822_p2 and icmp_ln312_3_reg_6519);
    and_ln312_4_fu_4909_p2 <= (xor_ln308_4_fu_4904_p2 and icmp_ln312_4_reg_6571);
    and_ln312_5_fu_4991_p2 <= (xor_ln308_5_fu_4986_p2 and icmp_ln312_5_reg_6623);
    and_ln312_6_fu_5073_p2 <= (xor_ln308_6_fu_5068_p2 and icmp_ln312_6_reg_6675);
    and_ln312_7_fu_5155_p2 <= (xor_ln308_7_fu_5150_p2 and icmp_ln312_7_reg_6727);
    and_ln312_8_fu_5237_p2 <= (xor_ln308_8_fu_5232_p2 and icmp_ln312_8_reg_6779);
    and_ln312_9_fu_5319_p2 <= (xor_ln308_9_fu_5314_p2 and icmp_ln312_9_reg_6831);
    and_ln312_fu_4581_p2 <= (xor_ln308_fu_4576_p2 and icmp_ln312_reg_6363);
    and_ln315_10_fu_3539_p2 <= (xor_ln312_5_fu_3533_p2 and icmp_ln315_5_fu_3497_p2);
    and_ln315_11_fu_3545_p2 <= (icmp_ln314_5_fu_3491_p2 and and_ln315_10_fu_3539_p2);
    and_ln315_12_fu_3700_p2 <= (xor_ln312_6_fu_3694_p2 and icmp_ln315_6_fu_3658_p2);
    and_ln315_13_fu_3706_p2 <= (icmp_ln314_6_fu_3652_p2 and and_ln315_12_fu_3700_p2);
    and_ln315_14_fu_3861_p2 <= (xor_ln312_7_fu_3855_p2 and icmp_ln315_7_fu_3819_p2);
    and_ln315_15_fu_3867_p2 <= (icmp_ln314_7_fu_3813_p2 and and_ln315_14_fu_3861_p2);
    and_ln315_16_fu_4022_p2 <= (xor_ln312_8_fu_4016_p2 and icmp_ln315_8_fu_3980_p2);
    and_ln315_17_fu_4028_p2 <= (icmp_ln314_8_fu_3974_p2 and and_ln315_16_fu_4022_p2);
    and_ln315_18_fu_4183_p2 <= (xor_ln312_9_fu_4177_p2 and icmp_ln315_9_fu_4141_p2);
    and_ln315_19_fu_4189_p2 <= (icmp_ln314_9_fu_4135_p2 and and_ln315_18_fu_4183_p2);
    and_ln315_1_fu_2740_p2 <= (icmp_ln314_fu_2686_p2 and and_ln315_fu_2734_p2);
    and_ln315_20_fu_4344_p2 <= (xor_ln312_10_fu_4338_p2 and icmp_ln315_10_fu_4302_p2);
    and_ln315_21_fu_4350_p2 <= (icmp_ln314_10_fu_4296_p2 and and_ln315_20_fu_4344_p2);
    and_ln315_22_fu_4505_p2 <= (xor_ln312_11_fu_4499_p2 and icmp_ln315_11_fu_4463_p2);
    and_ln315_23_fu_4511_p2 <= (icmp_ln314_11_fu_4457_p2 and and_ln315_22_fu_4505_p2);
    and_ln315_2_fu_2895_p2 <= (xor_ln312_1_fu_2889_p2 and icmp_ln315_1_fu_2853_p2);
    and_ln315_3_fu_2901_p2 <= (icmp_ln314_1_fu_2847_p2 and and_ln315_2_fu_2895_p2);
    and_ln315_4_fu_3056_p2 <= (xor_ln312_2_fu_3050_p2 and icmp_ln315_2_fu_3014_p2);
    and_ln315_5_fu_3062_p2 <= (icmp_ln314_2_fu_3008_p2 and and_ln315_4_fu_3056_p2);
    and_ln315_6_fu_3217_p2 <= (xor_ln312_3_fu_3211_p2 and icmp_ln315_3_fu_3175_p2);
    and_ln315_7_fu_3223_p2 <= (icmp_ln314_3_fu_3169_p2 and and_ln315_6_fu_3217_p2);
    and_ln315_8_fu_3378_p2 <= (xor_ln312_4_fu_3372_p2 and icmp_ln315_4_fu_3336_p2);
    and_ln315_9_fu_3384_p2 <= (icmp_ln314_4_fu_3330_p2 and and_ln315_8_fu_3378_p2);
    and_ln315_fu_2734_p2 <= (xor_ln312_fu_2728_p2 and icmp_ln315_fu_2692_p2);
    and_ln333_10_fu_5383_p2 <= (xor_ln314_10_fu_5377_p2 and icmp_ln333_10_fu_5359_p2);
    and_ln333_11_fu_5465_p2 <= (xor_ln314_11_fu_5459_p2 and icmp_ln333_11_fu_5441_p2);
    and_ln333_1_fu_4645_p2 <= (xor_ln314_1_fu_4639_p2 and icmp_ln333_1_fu_4621_p2);
    and_ln333_2_fu_4727_p2 <= (xor_ln314_2_fu_4721_p2 and icmp_ln333_2_fu_4703_p2);
    and_ln333_3_fu_4809_p2 <= (xor_ln314_3_fu_4803_p2 and icmp_ln333_3_fu_4785_p2);
    and_ln333_4_fu_4891_p2 <= (xor_ln314_4_fu_4885_p2 and icmp_ln333_4_fu_4867_p2);
    and_ln333_5_fu_4973_p2 <= (xor_ln314_5_fu_4967_p2 and icmp_ln333_5_fu_4949_p2);
    and_ln333_6_fu_5055_p2 <= (xor_ln314_6_fu_5049_p2 and icmp_ln333_6_fu_5031_p2);
    and_ln333_7_fu_5137_p2 <= (xor_ln314_7_fu_5131_p2 and icmp_ln333_7_fu_5113_p2);
    and_ln333_8_fu_5219_p2 <= (xor_ln314_8_fu_5213_p2 and icmp_ln333_8_fu_5195_p2);
    and_ln333_9_fu_5301_p2 <= (xor_ln314_9_fu_5295_p2 and icmp_ln333_9_fu_5277_p2);
    and_ln333_fu_4563_p2 <= (xor_ln314_fu_4557_p2 and icmp_ln333_fu_4539_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    charge1_V_10_fu_2506_p1 <= grp_fu_5589_p3;
    charge1_V_10_fu_2506_p2 <= std_logic_vector(unsigned(add_ln186_31_fu_2500_p2) + unsigned(charge1_V_10_fu_2506_p1));
    charge1_V_11_fu_2530_p1 <= grp_fu_5597_p3;
    charge1_V_11_fu_2530_p2 <= std_logic_vector(unsigned(add_ln186_34_fu_2524_p2) + unsigned(charge1_V_11_fu_2530_p1));
    charge1_V_1_fu_2290_p1 <= grp_fu_5517_p3;
    charge1_V_1_fu_2290_p2 <= std_logic_vector(unsigned(add_ln186_4_fu_2284_p2) + unsigned(charge1_V_1_fu_2290_p1));
    charge1_V_2_fu_2314_p1 <= grp_fu_5525_p3;
    charge1_V_2_fu_2314_p2 <= std_logic_vector(unsigned(add_ln186_7_fu_2308_p2) + unsigned(charge1_V_2_fu_2314_p1));
    charge1_V_3_fu_2338_p1 <= grp_fu_5533_p3;
    charge1_V_3_fu_2338_p2 <= std_logic_vector(unsigned(add_ln186_10_fu_2332_p2) + unsigned(charge1_V_3_fu_2338_p1));
    charge1_V_4_fu_2362_p1 <= grp_fu_5541_p3;
    charge1_V_4_fu_2362_p2 <= std_logic_vector(unsigned(add_ln186_13_fu_2356_p2) + unsigned(charge1_V_4_fu_2362_p1));
    charge1_V_5_fu_2386_p1 <= grp_fu_5549_p3;
    charge1_V_5_fu_2386_p2 <= std_logic_vector(unsigned(add_ln186_16_fu_2380_p2) + unsigned(charge1_V_5_fu_2386_p1));
    charge1_V_6_fu_2410_p1 <= grp_fu_5557_p3;
    charge1_V_6_fu_2410_p2 <= std_logic_vector(unsigned(add_ln186_19_fu_2404_p2) + unsigned(charge1_V_6_fu_2410_p1));
    charge1_V_7_fu_2434_p1 <= grp_fu_5565_p3;
    charge1_V_7_fu_2434_p2 <= std_logic_vector(unsigned(add_ln186_22_fu_2428_p2) + unsigned(charge1_V_7_fu_2434_p1));
    charge1_V_8_fu_2458_p1 <= grp_fu_5573_p3;
    charge1_V_8_fu_2458_p2 <= std_logic_vector(unsigned(add_ln186_25_fu_2452_p2) + unsigned(charge1_V_8_fu_2458_p1));
    charge1_V_9_fu_2482_p1 <= grp_fu_5581_p3;
    charge1_V_9_fu_2482_p2 <= std_logic_vector(unsigned(add_ln186_28_fu_2476_p2) + unsigned(charge1_V_9_fu_2482_p1));
    charge1_V_fu_2266_p1 <= grp_fu_5509_p3;
    charge1_V_fu_2266_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_2260_p2) + unsigned(charge1_V_fu_2266_p1));
    edges_s_address0 <= zext_ln541_23_fu_1970_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_22_fu_1889_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_13_fu_1160_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_12_fu_1079_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_21_fu_1808_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_20_fu_1727_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_19_fu_1646_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_18_fu_1565_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_17_fu_1484_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_16_fu_1403_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_15_fu_1322_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_14_fu_1241_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_4244_p4 <= reg_10_fu_4203_p1(62 downto 52);
    exp_11_fu_4405_p4 <= reg_11_fu_4364_p1(62 downto 52);
    exp_1_fu_2795_p4 <= reg_1_fu_2754_p1(62 downto 52);
    exp_2_fu_2956_p4 <= reg_2_fu_2915_p1(62 downto 52);
    exp_3_fu_3117_p4 <= reg_3_fu_3076_p1(62 downto 52);
    exp_4_fu_3278_p4 <= reg_4_fu_3237_p1(62 downto 52);
    exp_5_fu_3439_p4 <= reg_5_fu_3398_p1(62 downto 52);
    exp_6_fu_3600_p4 <= reg_6_fu_3559_p1(62 downto 52);
    exp_7_fu_3761_p4 <= reg_7_fu_3720_p1(62 downto 52);
    exp_8_fu_3922_p4 <= reg_8_fu_3881_p1(62 downto 52);
    exp_9_fu_4083_p4 <= reg_9_fu_4042_p1(62 downto 52);
    exp_fu_2634_p4 <= reg_fu_2593_p1(62 downto 52);
        grp_fu_1000_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_29_reg_6130),32));

        grp_fu_1003_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_reg_6135),32));

        grp_fu_1006_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_reg_6140),32));

        grp_fu_973_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_6085),32));

        grp_fu_976_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_5_reg_6090),32));

        grp_fu_979_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_reg_6095),32));

        grp_fu_982_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_6100),32));

        grp_fu_985_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_6105),32));

        grp_fu_988_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_reg_6110),32));

        grp_fu_991_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_reg_6115),32));

        grp_fu_994_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_6120),32));

        grp_fu_997_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_6125),32));

    icmp_ln1035_10_fu_1272_p2 <= "1" when (unsigned(ret_V_39_fu_1252_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1282_p2 <= "1" when (unsigned(ret_V_39_fu_1252_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1343_p2 <= "1" when (unsigned(ret_V_40_fu_1333_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1353_p2 <= "1" when (unsigned(ret_V_40_fu_1333_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1363_p2 <= "1" when (unsigned(ret_V_40_fu_1333_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1424_p2 <= "1" when (unsigned(ret_V_41_fu_1414_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1434_p2 <= "1" when (unsigned(ret_V_41_fu_1414_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1444_p2 <= "1" when (unsigned(ret_V_41_fu_1414_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1505_p2 <= "1" when (unsigned(ret_V_42_fu_1495_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1515_p2 <= "1" when (unsigned(ret_V_42_fu_1495_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_1029_p2 <= "1" when (unsigned(ret_V_36_fu_1009_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1525_p2 <= "1" when (unsigned(ret_V_42_fu_1495_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_1586_p2 <= "1" when (unsigned(ret_V_43_fu_1576_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_1596_p2 <= "1" when (unsigned(ret_V_43_fu_1576_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_1606_p2 <= "1" when (unsigned(ret_V_43_fu_1576_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_1667_p2 <= "1" when (unsigned(ret_V_44_fu_1657_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_1677_p2 <= "1" when (unsigned(ret_V_44_fu_1657_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_1687_p2 <= "1" when (unsigned(ret_V_44_fu_1657_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_1748_p2 <= "1" when (unsigned(ret_V_45_fu_1738_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_1758_p2 <= "1" when (unsigned(ret_V_45_fu_1738_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_1768_p2 <= "1" when (unsigned(ret_V_45_fu_1738_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_1039_p2 <= "1" when (unsigned(ret_V_36_fu_1009_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_1829_p2 <= "1" when (unsigned(ret_V_46_fu_1819_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_1839_p2 <= "1" when (unsigned(ret_V_46_fu_1819_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_1849_p2 <= "1" when (unsigned(ret_V_46_fu_1819_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_1910_p2 <= "1" when (unsigned(ret_V_47_fu_1900_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_1920_p2 <= "1" when (unsigned(ret_V_47_fu_1900_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_1930_p2 <= "1" when (unsigned(ret_V_47_fu_1900_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_1100_p2 <= "1" when (unsigned(ret_V_37_fu_1090_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_1110_p2 <= "1" when (unsigned(ret_V_37_fu_1090_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_1120_p2 <= "1" when (unsigned(ret_V_37_fu_1090_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_1181_p2 <= "1" when (unsigned(ret_V_38_fu_1171_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_1191_p2 <= "1" when (unsigned(ret_V_38_fu_1171_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1201_p2 <= "1" when (unsigned(ret_V_38_fu_1171_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1262_p2 <= "1" when (unsigned(ret_V_39_fu_1252_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_1019_p2 <= "1" when (unsigned(ret_V_36_fu_1009_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_4278_p2 <= "1" when (trunc_ln291_10_fu_4232_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_4439_p2 <= "1" when (trunc_ln291_11_fu_4393_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_2829_p2 <= "1" when (trunc_ln291_1_fu_2783_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_2990_p2 <= "1" when (trunc_ln291_2_fu_2944_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_3151_p2 <= "1" when (trunc_ln291_3_fu_3105_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_3312_p2 <= "1" when (trunc_ln291_4_fu_3266_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_3473_p2 <= "1" when (trunc_ln291_5_fu_3427_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_3634_p2 <= "1" when (trunc_ln291_6_fu_3588_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_3795_p2 <= "1" when (trunc_ln291_7_fu_3749_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_3956_p2 <= "1" when (trunc_ln291_8_fu_3910_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_4117_p2 <= "1" when (trunc_ln291_9_fu_4071_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_2668_p2 <= "1" when (trunc_ln291_fu_2622_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_4290_p2 <= "1" when (exp_10_fu_4244_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_4451_p2 <= "1" when (exp_11_fu_4405_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_2841_p2 <= "1" when (exp_1_fu_2795_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_3002_p2 <= "1" when (exp_2_fu_2956_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_3163_p2 <= "1" when (exp_3_fu_3117_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_3324_p2 <= "1" when (exp_4_fu_3278_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_3485_p2 <= "1" when (exp_5_fu_3439_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_3646_p2 <= "1" when (exp_6_fu_3600_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_3807_p2 <= "1" when (exp_7_fu_3761_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_3968_p2 <= "1" when (exp_8_fu_3922_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_4129_p2 <= "1" when (exp_9_fu_4083_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_2680_p2 <= "1" when (exp_fu_2634_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_4296_p2 <= "1" when (signed(sh_amt_20_fu_4284_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_4457_p2 <= "1" when (signed(sh_amt_22_fu_4445_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_2847_p2 <= "1" when (signed(sh_amt_2_fu_2835_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_3008_p2 <= "1" when (signed(sh_amt_4_fu_2996_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_3169_p2 <= "1" when (signed(sh_amt_6_fu_3157_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_3330_p2 <= "1" when (signed(sh_amt_8_fu_3318_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_3491_p2 <= "1" when (signed(sh_amt_10_fu_3479_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_3652_p2 <= "1" when (signed(sh_amt_12_fu_3640_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_3813_p2 <= "1" when (signed(sh_amt_14_fu_3801_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_3974_p2 <= "1" when (signed(sh_amt_16_fu_3962_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_4135_p2 <= "1" when (signed(sh_amt_18_fu_4123_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_2686_p2 <= "1" when (signed(sh_amt_fu_2674_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_4302_p2 <= "1" when (signed(sh_amt_20_fu_4284_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_4463_p2 <= "1" when (signed(sh_amt_22_fu_4445_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_2853_p2 <= "1" when (signed(sh_amt_2_fu_2835_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_3014_p2 <= "1" when (signed(sh_amt_4_fu_2996_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_3175_p2 <= "1" when (signed(sh_amt_6_fu_3157_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_3336_p2 <= "1" when (signed(sh_amt_8_fu_3318_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_3497_p2 <= "1" when (signed(sh_amt_10_fu_3479_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_3658_p2 <= "1" when (signed(sh_amt_12_fu_3640_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_3819_p2 <= "1" when (signed(sh_amt_14_fu_3801_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_3980_p2 <= "1" when (signed(sh_amt_16_fu_3962_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_4141_p2 <= "1" when (signed(sh_amt_18_fu_4123_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_2692_p2 <= "1" when (signed(sh_amt_fu_2674_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_5359_p2 <= "1" when (signed(sh_amt_21_reg_6893) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_5441_p2 <= "1" when (signed(sh_amt_23_reg_6945) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_4621_p2 <= "1" when (signed(sh_amt_3_reg_6425) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_4703_p2 <= "1" when (signed(sh_amt_5_reg_6477) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_4785_p2 <= "1" when (signed(sh_amt_7_reg_6529) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_4867_p2 <= "1" when (signed(sh_amt_9_reg_6581) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_4949_p2 <= "1" when (signed(sh_amt_11_reg_6633) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_5031_p2 <= "1" when (signed(sh_amt_13_reg_6685) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_5113_p2 <= "1" when (signed(sh_amt_15_reg_6737) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_5195_p2 <= "1" when (signed(sh_amt_17_reg_6789) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_5277_p2 <= "1" when (signed(sh_amt_19_reg_6841) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_4539_p2 <= "1" when (signed(sh_amt_1_reg_6373) < signed(ap_const_lv12_11)) else "0";
    icmp_ln83_10_fu_3415_p2 <= "0" when (tmp_9_fu_3401_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_11_fu_3421_p2 <= "1" when (trunc_ln83_5_fu_3411_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_12_fu_3576_p2 <= "0" when (tmp_11_fu_3562_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_13_fu_3582_p2 <= "1" when (trunc_ln83_6_fu_3572_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_14_fu_3737_p2 <= "0" when (tmp_13_fu_3723_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_15_fu_3743_p2 <= "1" when (trunc_ln83_7_fu_3733_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_16_fu_3898_p2 <= "0" when (tmp_15_fu_3884_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_17_fu_3904_p2 <= "1" when (trunc_ln83_8_fu_3894_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_18_fu_4059_p2 <= "0" when (tmp_17_fu_4045_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_19_fu_4065_p2 <= "1" when (trunc_ln83_9_fu_4055_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_1_fu_2616_p2 <= "1" when (trunc_ln83_fu_2606_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_20_fu_4220_p2 <= "0" when (tmp_19_fu_4206_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_21_fu_4226_p2 <= "1" when (trunc_ln83_10_fu_4216_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_22_fu_4381_p2 <= "0" when (tmp_21_fu_4367_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_23_fu_4387_p2 <= "1" when (trunc_ln83_11_fu_4377_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_2_fu_2771_p2 <= "0" when (tmp_fu_2757_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_3_fu_2777_p2 <= "1" when (trunc_ln83_1_fu_2767_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_4_fu_2932_p2 <= "0" when (tmp_1_fu_2918_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_5_fu_2938_p2 <= "1" when (trunc_ln83_2_fu_2928_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_6_fu_3093_p2 <= "0" when (tmp_4_fu_3079_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_7_fu_3099_p2 <= "1" when (trunc_ln83_3_fu_3089_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_8_fu_3254_p2 <= "0" when (tmp_6_fu_3240_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln83_9_fu_3260_p2 <= "1" when (trunc_ln83_4_fu_3250_p1 = ap_const_lv52_0) else "0";
    icmp_ln83_fu_2610_p2 <= "0" when (tmp_3_fu_2596_p4 = ap_const_lv11_7FF) else "1";
    lshr_ln186_10_fu_2247_p1 <= sense_s_q0;
    lshr_ln186_1_fu_2132_p1 <= sense_s_q5;
    lshr_ln186_2_fu_2017_p1 <= sense_s_q10;
    lshr_ln186_3_fu_2155_p1 <= sense_s_q4;
    lshr_ln186_4_fu_2040_p1 <= sense_s_q9;
    lshr_ln186_5_fu_2178_p1 <= sense_s_q3;
    lshr_ln186_6_fu_2063_p1 <= sense_s_q8;
    lshr_ln186_7_fu_2201_p1 <= sense_s_q2;
    lshr_ln186_8_fu_2086_p1 <= sense_s_q7;
    lshr_ln186_9_fu_2224_p1 <= sense_s_q1;
    lshr_ln186_s_fu_2109_p1 <= sense_s_q6;
    lshr_ln317_10_fu_4322_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_4274_p1),to_integer(unsigned('0' & zext_ln317_10_fu_4318_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_4483_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_4435_p1),to_integer(unsigned('0' & zext_ln317_11_fu_4479_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_2873_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_2825_p1),to_integer(unsigned('0' & zext_ln317_1_fu_2869_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_3034_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_2986_p1),to_integer(unsigned('0' & zext_ln317_2_fu_3030_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_3195_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_3147_p1),to_integer(unsigned('0' & zext_ln317_3_fu_3191_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_3356_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_3308_p1),to_integer(unsigned('0' & zext_ln317_4_fu_3352_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_3517_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_3469_p1),to_integer(unsigned('0' & zext_ln317_5_fu_3513_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_3678_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_3630_p1),to_integer(unsigned('0' & zext_ln317_6_fu_3674_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_3839_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_3791_p1),to_integer(unsigned('0' & zext_ln317_7_fu_3835_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_4000_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_3952_p1),to_integer(unsigned('0' & zext_ln317_8_fu_3996_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_4161_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_4113_p1),to_integer(unsigned('0' & zext_ln317_9_fu_4157_p1(31-1 downto 0)))));
    lshr_ln317_fu_2712_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_2664_p1),to_integer(unsigned('0' & zext_ln317_fu_2708_p1(31-1 downto 0)))));
    lshr_ln_fu_1994_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln541_11_fu_1976_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_10_fu_1895_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_1_fu_1166_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_fu_1085_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_9_fu_1814_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_8_fu_1733_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_7_fu_1652_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_6_fu_1571_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_5_fu_1490_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_4_fu_1409_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_3_fu_1328_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_2_fu_1247_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= (or_ln83_fu_4525_p2 and grp_fu_913_p2);
    onflag_1 <= (or_ln83_1_fu_4607_p2 and grp_fu_918_p2);
    onflag_10 <= (or_ln83_10_fu_5345_p2 and grp_fu_963_p2);
    onflag_11 <= (or_ln83_11_fu_5427_p2 and grp_fu_968_p2);
    onflag_2 <= (or_ln83_2_fu_4689_p2 and grp_fu_923_p2);
    onflag_3 <= (or_ln83_3_fu_4771_p2 and grp_fu_928_p2);
    onflag_4 <= (or_ln83_4_fu_4853_p2 and grp_fu_933_p2);
    onflag_5 <= (or_ln83_5_fu_4935_p2 and grp_fu_938_p2);
    onflag_6 <= (or_ln83_6_fu_5017_p2 and grp_fu_943_p2);
    onflag_7 <= (or_ln83_7_fu_5099_p2 and grp_fu_948_p2);
    onflag_8 <= (or_ln83_8_fu_5181_p2 and grp_fu_953_p2);
    onflag_9 <= (or_ln83_9_fu_5263_p2 and grp_fu_958_p2);
    or_ln312_10_fu_4332_p2 <= (icmp_ln312_10_fu_4290_p2 or icmp_ln308_10_fu_4278_p2);
    or_ln312_11_fu_4493_p2 <= (icmp_ln312_11_fu_4451_p2 or icmp_ln308_11_fu_4439_p2);
    or_ln312_1_fu_2883_p2 <= (icmp_ln312_1_fu_2841_p2 or icmp_ln308_1_fu_2829_p2);
    or_ln312_2_fu_3044_p2 <= (icmp_ln312_2_fu_3002_p2 or icmp_ln308_2_fu_2990_p2);
    or_ln312_3_fu_3205_p2 <= (icmp_ln312_3_fu_3163_p2 or icmp_ln308_3_fu_3151_p2);
    or_ln312_4_fu_3366_p2 <= (icmp_ln312_4_fu_3324_p2 or icmp_ln308_4_fu_3312_p2);
    or_ln312_5_fu_3527_p2 <= (icmp_ln312_5_fu_3485_p2 or icmp_ln308_5_fu_3473_p2);
    or_ln312_6_fu_3688_p2 <= (icmp_ln312_6_fu_3646_p2 or icmp_ln308_6_fu_3634_p2);
    or_ln312_7_fu_3849_p2 <= (icmp_ln312_7_fu_3807_p2 or icmp_ln308_7_fu_3795_p2);
    or_ln312_8_fu_4010_p2 <= (icmp_ln312_8_fu_3968_p2 or icmp_ln308_8_fu_3956_p2);
    or_ln312_9_fu_4171_p2 <= (icmp_ln312_9_fu_4129_p2 or icmp_ln308_9_fu_4117_p2);
    or_ln312_fu_2722_p2 <= (icmp_ln312_fu_2680_p2 or icmp_ln308_fu_2668_p2);
    or_ln314_10_fu_5373_p2 <= (or_ln312_10_reg_6899 or icmp_ln314_10_reg_6888);
    or_ln314_11_fu_5455_p2 <= (or_ln312_11_reg_6951 or icmp_ln314_11_reg_6940);
    or_ln314_1_fu_4635_p2 <= (or_ln312_1_reg_6431 or icmp_ln314_1_reg_6420);
    or_ln314_2_fu_4717_p2 <= (or_ln312_2_reg_6483 or icmp_ln314_2_reg_6472);
    or_ln314_3_fu_4799_p2 <= (or_ln312_3_reg_6535 or icmp_ln314_3_reg_6524);
    or_ln314_4_fu_4881_p2 <= (or_ln312_4_reg_6587 or icmp_ln314_4_reg_6576);
    or_ln314_5_fu_4963_p2 <= (or_ln312_5_reg_6639 or icmp_ln314_5_reg_6628);
    or_ln314_6_fu_5045_p2 <= (or_ln312_6_reg_6691 or icmp_ln314_6_reg_6680);
    or_ln314_7_fu_5127_p2 <= (or_ln312_7_reg_6743 or icmp_ln314_7_reg_6732);
    or_ln314_8_fu_5209_p2 <= (or_ln312_8_reg_6795 or icmp_ln314_8_reg_6784);
    or_ln314_9_fu_5291_p2 <= (or_ln312_9_reg_6847 or icmp_ln314_9_reg_6836);
    or_ln314_fu_4553_p2 <= (or_ln312_reg_6379 or icmp_ln314_reg_6368);
    or_ln83_10_fu_5345_p2 <= (icmp_ln83_21_reg_6862 or icmp_ln83_20_reg_6857);
    or_ln83_11_fu_5427_p2 <= (icmp_ln83_23_reg_6914 or icmp_ln83_22_reg_6909);
    or_ln83_1_fu_4607_p2 <= (icmp_ln83_3_reg_6394 or icmp_ln83_2_reg_6389);
    or_ln83_2_fu_4689_p2 <= (icmp_ln83_5_reg_6446 or icmp_ln83_4_reg_6441);
    or_ln83_3_fu_4771_p2 <= (icmp_ln83_7_reg_6498 or icmp_ln83_6_reg_6493);
    or_ln83_4_fu_4853_p2 <= (icmp_ln83_9_reg_6550 or icmp_ln83_8_reg_6545);
    or_ln83_5_fu_4935_p2 <= (icmp_ln83_11_reg_6602 or icmp_ln83_10_reg_6597);
    or_ln83_6_fu_5017_p2 <= (icmp_ln83_13_reg_6654 or icmp_ln83_12_reg_6649);
    or_ln83_7_fu_5099_p2 <= (icmp_ln83_15_reg_6706 or icmp_ln83_14_reg_6701);
    or_ln83_8_fu_5181_p2 <= (icmp_ln83_17_reg_6758 or icmp_ln83_16_reg_6753);
    or_ln83_9_fu_5263_p2 <= (icmp_ln83_19_reg_6810 or icmp_ln83_18_reg_6805);
    or_ln83_fu_4525_p2 <= (icmp_ln83_reg_6337 or icmp_ln83_1_reg_6342);
    p_Result_11_fu_3461_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_3453_p1);
    p_Result_13_fu_3622_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_3614_p1);
    p_Result_15_fu_3783_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_3775_p1);
    p_Result_17_fu_3944_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_3936_p1);
    p_Result_19_fu_4105_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_4097_p1);
    p_Result_1_fu_2656_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_2648_p1);
    p_Result_21_fu_4266_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_4258_p1);
    p_Result_23_fu_4427_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_4419_p1);
    p_Result_3_fu_2817_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_2809_p1);
    p_Result_5_fu_2978_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_2970_p1);
    p_Result_7_fu_3139_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_3131_p1);
    p_Result_9_fu_3300_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_3292_p1);
    reg_10_fu_4203_p1 <= val_10_reg_6325;
    reg_11_fu_4364_p1 <= val_11_reg_6331;
    reg_1_fu_2754_p1 <= val_1_reg_6271;
    reg_2_fu_2915_p1 <= val_2_reg_6277;
    reg_3_fu_3076_p1 <= val_3_reg_6283;
    reg_4_fu_3237_p1 <= val_4_reg_6289;
    reg_5_fu_3398_p1 <= val_5_reg_6295;
    reg_6_fu_3559_p1 <= val_6_reg_6301;
    reg_7_fu_3720_p1 <= val_7_reg_6307;
    reg_8_fu_3881_p1 <= val_8_reg_6313;
    reg_9_fu_4042_p1 <= val_9_reg_6319;
    reg_fu_2593_p1 <= val_reg_6265;
    ret_V_11_fu_2347_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2343_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1395_p3 <= (trunc_ln1494_4_fu_1385_p4 & ss_V_4_fu_1379_p2);
    ret_V_14_fu_2371_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2367_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_16_fu_1476_p3 <= (trunc_ln1494_5_fu_1466_p4 & ss_V_5_fu_1460_p2);
    ret_V_17_fu_2395_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2391_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_1557_p3 <= (trunc_ln1494_6_fu_1547_p4 & ss_V_6_fu_1541_p2);
    ret_V_20_fu_2419_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2415_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_22_fu_1638_p3 <= (trunc_ln1494_7_fu_1628_p4 & ss_V_7_fu_1622_p2);
    ret_V_23_fu_2443_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2439_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_1719_p3 <= (trunc_ln1494_8_fu_1709_p4 & ss_V_8_fu_1703_p2);
    ret_V_26_fu_2467_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2463_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_28_fu_1800_p3 <= (trunc_ln1494_9_fu_1790_p4 & ss_V_9_fu_1784_p2);
    ret_V_29_fu_2491_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2487_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_2_fu_2275_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2271_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_1881_p3 <= (trunc_ln1494_s_fu_1871_p4 & ss_V_10_fu_1865_p2);
    ret_V_32_fu_2515_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2511_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_34_fu_1962_p3 <= (trunc_ln1494_10_fu_1952_p4 & ss_V_11_fu_1946_p2);
    ret_V_35_fu_2539_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2535_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_36_fu_1009_p4 <= FIFO_0(11 downto 6);
    ret_V_37_fu_1090_p4 <= FIFO_1(11 downto 6);
    ret_V_38_fu_1171_p4 <= FIFO_2(11 downto 6);
    ret_V_39_fu_1252_p4 <= FIFO_3(11 downto 6);
    ret_V_3_fu_1152_p3 <= (trunc_ln1494_1_fu_1142_p4 & ss_V_1_fu_1136_p2);
    ret_V_40_fu_1333_p4 <= FIFO_4(11 downto 6);
    ret_V_41_fu_1414_p4 <= FIFO_5(11 downto 6);
    ret_V_42_fu_1495_p4 <= FIFO_6(11 downto 6);
    ret_V_43_fu_1576_p4 <= FIFO_7(11 downto 6);
    ret_V_44_fu_1657_p4 <= FIFO_8(11 downto 6);
    ret_V_45_fu_1738_p4 <= FIFO_9(11 downto 6);
    ret_V_46_fu_1819_p4 <= FIFO_10(11 downto 6);
    ret_V_47_fu_1900_p4 <= FIFO_11(11 downto 6);
    ret_V_5_fu_2299_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2295_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_6_fu_1233_p3 <= (trunc_ln1494_2_fu_1223_p4 & ss_V_2_fu_1217_p2);
    ret_V_8_fu_2323_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2319_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_9_fu_1314_p3 <= (trunc_ln1494_3_fu_1304_p4 & ss_V_3_fu_1298_p2);
    ret_V_fu_1071_p3 <= (trunc_ln1_fu_1061_p4 & ss_V_fu_1055_p2);
    select_ln312_10_fu_5406_p3 <= 
        trunc_ln313_10_reg_6872 when (and_ln312_10_fu_5401_p2(0) = '1') else 
        select_ln333_10_fu_5389_p3;
    select_ln312_11_fu_5488_p3 <= 
        trunc_ln313_11_reg_6924 when (and_ln312_11_fu_5483_p2(0) = '1') else 
        select_ln333_11_fu_5471_p3;
    select_ln312_1_fu_4668_p3 <= 
        trunc_ln313_1_reg_6404 when (and_ln312_1_fu_4663_p2(0) = '1') else 
        select_ln333_1_fu_4651_p3;
    select_ln312_2_fu_4750_p3 <= 
        trunc_ln313_2_reg_6456 when (and_ln312_2_fu_4745_p2(0) = '1') else 
        select_ln333_2_fu_4733_p3;
    select_ln312_3_fu_4832_p3 <= 
        trunc_ln313_3_reg_6508 when (and_ln312_3_fu_4827_p2(0) = '1') else 
        select_ln333_3_fu_4815_p3;
    select_ln312_4_fu_4914_p3 <= 
        trunc_ln313_4_reg_6560 when (and_ln312_4_fu_4909_p2(0) = '1') else 
        select_ln333_4_fu_4897_p3;
    select_ln312_5_fu_4996_p3 <= 
        trunc_ln313_5_reg_6612 when (and_ln312_5_fu_4991_p2(0) = '1') else 
        select_ln333_5_fu_4979_p3;
    select_ln312_6_fu_5078_p3 <= 
        trunc_ln313_6_reg_6664 when (and_ln312_6_fu_5073_p2(0) = '1') else 
        select_ln333_6_fu_5061_p3;
    select_ln312_7_fu_5160_p3 <= 
        trunc_ln313_7_reg_6716 when (and_ln312_7_fu_5155_p2(0) = '1') else 
        select_ln333_7_fu_5143_p3;
    select_ln312_8_fu_5242_p3 <= 
        trunc_ln313_8_reg_6768 when (and_ln312_8_fu_5237_p2(0) = '1') else 
        select_ln333_8_fu_5225_p3;
    select_ln312_9_fu_5324_p3 <= 
        trunc_ln313_9_reg_6820 when (and_ln312_9_fu_5319_p2(0) = '1') else 
        select_ln333_9_fu_5307_p3;
    select_ln312_fu_4586_p3 <= 
        trunc_ln313_reg_6352 when (and_ln312_fu_4581_p2(0) = '1') else 
        select_ln333_fu_4569_p3;
    select_ln315_10_fu_4356_p3 <= 
        trunc_ln324_10_fu_4328_p1 when (and_ln315_21_fu_4350_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_4517_p3 <= 
        trunc_ln324_11_fu_4489_p1 when (and_ln315_23_fu_4511_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_2907_p3 <= 
        trunc_ln324_1_fu_2879_p1 when (and_ln315_3_fu_2901_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_3068_p3 <= 
        trunc_ln324_2_fu_3040_p1 when (and_ln315_5_fu_3062_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3229_p3 <= 
        trunc_ln324_3_fu_3201_p1 when (and_ln315_7_fu_3223_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_3390_p3 <= 
        trunc_ln324_4_fu_3362_p1 when (and_ln315_9_fu_3384_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_3551_p3 <= 
        trunc_ln324_5_fu_3523_p1 when (and_ln315_11_fu_3545_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_3712_p3 <= 
        trunc_ln324_6_fu_3684_p1 when (and_ln315_13_fu_3706_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_3873_p3 <= 
        trunc_ln324_7_fu_3845_p1 when (and_ln315_15_fu_3867_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_4034_p3 <= 
        trunc_ln324_8_fu_4006_p1 when (and_ln315_17_fu_4028_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_4195_p3 <= 
        trunc_ln324_9_fu_4167_p1 when (and_ln315_19_fu_4189_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_2746_p3 <= 
        trunc_ln324_fu_2718_p1 when (and_ln315_1_fu_2740_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_5389_p3 <= 
        shl_ln335_10_fu_5368_p2 when (and_ln333_10_fu_5383_p2(0) = '1') else 
        select_ln315_10_reg_6904;
    select_ln333_11_fu_5471_p3 <= 
        shl_ln335_11_fu_5450_p2 when (and_ln333_11_fu_5465_p2(0) = '1') else 
        select_ln315_11_reg_6956;
    select_ln333_1_fu_4651_p3 <= 
        shl_ln335_1_fu_4630_p2 when (and_ln333_1_fu_4645_p2(0) = '1') else 
        select_ln315_1_reg_6436;
    select_ln333_2_fu_4733_p3 <= 
        shl_ln335_2_fu_4712_p2 when (and_ln333_2_fu_4727_p2(0) = '1') else 
        select_ln315_2_reg_6488;
    select_ln333_3_fu_4815_p3 <= 
        shl_ln335_3_fu_4794_p2 when (and_ln333_3_fu_4809_p2(0) = '1') else 
        select_ln315_3_reg_6540;
    select_ln333_4_fu_4897_p3 <= 
        shl_ln335_4_fu_4876_p2 when (and_ln333_4_fu_4891_p2(0) = '1') else 
        select_ln315_4_reg_6592;
    select_ln333_5_fu_4979_p3 <= 
        shl_ln335_5_fu_4958_p2 when (and_ln333_5_fu_4973_p2(0) = '1') else 
        select_ln315_5_reg_6644;
    select_ln333_6_fu_5061_p3 <= 
        shl_ln335_6_fu_5040_p2 when (and_ln333_6_fu_5055_p2(0) = '1') else 
        select_ln315_6_reg_6696;
    select_ln333_7_fu_5143_p3 <= 
        shl_ln335_7_fu_5122_p2 when (and_ln333_7_fu_5137_p2(0) = '1') else 
        select_ln315_7_reg_6748;
    select_ln333_8_fu_5225_p3 <= 
        shl_ln335_8_fu_5204_p2 when (and_ln333_8_fu_5219_p2(0) = '1') else 
        select_ln315_8_reg_6800;
    select_ln333_9_fu_5307_p3 <= 
        shl_ln335_9_fu_5286_p2 when (and_ln333_9_fu_5301_p2(0) = '1') else 
        select_ln315_9_reg_6852;
    select_ln333_fu_4569_p3 <= 
        shl_ln335_fu_4548_p2 when (and_ln333_fu_4563_p2(0) = '1') else 
        select_ln315_reg_6384;
    sense_s_address0 <= zext_ln541_23_fu_1970_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_22_fu_1889_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_13_fu_1160_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_12_fu_1079_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_21_fu_1808_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_20_fu_1727_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_19_fu_1646_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_18_fu_1565_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_17_fu_1484_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_16_fu_1403_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_15_fu_1322_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_14_fu_1241_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_5356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_reg_6893),32));

    sext_ln311_10cast_fu_5364_p1 <= sext_ln311_10_fu_5356_p1(17 - 1 downto 0);
        sext_ln311_11_fu_5438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_reg_6945),32));

    sext_ln311_11cast_fu_5446_p1 <= sext_ln311_11_fu_5438_p1(17 - 1 downto 0);
        sext_ln311_1_fu_4618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_6425),32));

    sext_ln311_1cast_fu_4626_p1 <= sext_ln311_1_fu_4618_p1(17 - 1 downto 0);
        sext_ln311_2_fu_4700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_reg_6477),32));

    sext_ln311_2cast_fu_4708_p1 <= sext_ln311_2_fu_4700_p1(17 - 1 downto 0);
        sext_ln311_3_fu_4782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_6529),32));

    sext_ln311_3cast_fu_4790_p1 <= sext_ln311_3_fu_4782_p1(17 - 1 downto 0);
        sext_ln311_4_fu_4864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_reg_6581),32));

    sext_ln311_4cast_fu_4872_p1 <= sext_ln311_4_fu_4864_p1(17 - 1 downto 0);
        sext_ln311_5_fu_4946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_reg_6633),32));

    sext_ln311_5cast_fu_4954_p1 <= sext_ln311_5_fu_4946_p1(17 - 1 downto 0);
        sext_ln311_6_fu_5028_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_reg_6685),32));

    sext_ln311_6cast_fu_5036_p1 <= sext_ln311_6_fu_5028_p1(17 - 1 downto 0);
        sext_ln311_7_fu_5110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_reg_6737),32));

    sext_ln311_7cast_fu_5118_p1 <= sext_ln311_7_fu_5110_p1(17 - 1 downto 0);
        sext_ln311_8_fu_5192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_reg_6789),32));

    sext_ln311_8cast_fu_5200_p1 <= sext_ln311_8_fu_5192_p1(17 - 1 downto 0);
        sext_ln311_9_fu_5274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_reg_6841),32));

    sext_ln311_9cast_fu_5282_p1 <= sext_ln311_9_fu_5274_p1(17 - 1 downto 0);
        sext_ln311_fu_4536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_6373),32));

    sext_ln311cast_fu_4544_p1 <= sext_ln311_fu_4536_p1(17 - 1 downto 0);
        sext_ln317_10_fu_4314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_4284_p2),32));

        sext_ln317_11_fu_4475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_4445_p2),32));

        sext_ln317_1_fu_2865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_2835_p2),32));

        sext_ln317_2_fu_3026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_2996_p2),32));

        sext_ln317_3_fu_3187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_3157_p2),32));

        sext_ln317_4_fu_3348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_3318_p2),32));

        sext_ln317_5_fu_3509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_3479_p2),32));

        sext_ln317_6_fu_3670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_3640_p2),32));

        sext_ln317_7_fu_3831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_3801_p2),32));

        sext_ln317_8_fu_3992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_3962_p2),32));

        sext_ln317_9_fu_4153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_4123_p2),32));

        sext_ln317_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_2674_p2),32));

    sh_amt_10_fu_3479_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_3449_p1));
    sh_amt_11_fu_3503_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_3479_p2));
    sh_amt_12_fu_3640_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_3610_p1));
    sh_amt_13_fu_3664_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_3640_p2));
    sh_amt_14_fu_3801_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_3771_p1));
    sh_amt_15_fu_3825_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_3801_p2));
    sh_amt_16_fu_3962_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_3932_p1));
    sh_amt_17_fu_3986_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_3962_p2));
    sh_amt_18_fu_4123_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_4093_p1));
    sh_amt_19_fu_4147_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_4123_p2));
    sh_amt_1_fu_2698_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_2674_p2));
    sh_amt_20_fu_4284_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_4254_p1));
    sh_amt_21_fu_4308_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_4284_p2));
    sh_amt_22_fu_4445_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_4415_p1));
    sh_amt_23_fu_4469_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_4445_p2));
    sh_amt_2_fu_2835_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_2805_p1));
    sh_amt_3_fu_2859_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_2835_p2));
    sh_amt_4_fu_2996_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_2966_p1));
    sh_amt_5_fu_3020_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_2996_p2));
    sh_amt_6_fu_3157_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_3127_p1));
    sh_amt_7_fu_3181_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_3157_p2));
    sh_amt_8_fu_3318_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_3288_p1));
    sh_amt_9_fu_3342_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_3318_p2));
    sh_amt_fu_2674_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_2644_p1));
    shl_ln335_10_fu_5368_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_10_reg_6872),to_integer(unsigned('0' & sext_ln311_10cast_fu_5364_p1(17-1 downto 0)))));
    shl_ln335_11_fu_5450_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_11_reg_6924),to_integer(unsigned('0' & sext_ln311_11cast_fu_5446_p1(17-1 downto 0)))));
    shl_ln335_1_fu_4630_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_reg_6404),to_integer(unsigned('0' & sext_ln311_1cast_fu_4626_p1(17-1 downto 0)))));
    shl_ln335_2_fu_4712_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_2_reg_6456),to_integer(unsigned('0' & sext_ln311_2cast_fu_4708_p1(17-1 downto 0)))));
    shl_ln335_3_fu_4794_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_3_reg_6508),to_integer(unsigned('0' & sext_ln311_3cast_fu_4790_p1(17-1 downto 0)))));
    shl_ln335_4_fu_4876_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_4_reg_6560),to_integer(unsigned('0' & sext_ln311_4cast_fu_4872_p1(17-1 downto 0)))));
    shl_ln335_5_fu_4958_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_5_reg_6612),to_integer(unsigned('0' & sext_ln311_5cast_fu_4954_p1(17-1 downto 0)))));
    shl_ln335_6_fu_5040_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_6_reg_6664),to_integer(unsigned('0' & sext_ln311_6cast_fu_5036_p1(17-1 downto 0)))));
    shl_ln335_7_fu_5122_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_7_reg_6716),to_integer(unsigned('0' & sext_ln311_7cast_fu_5118_p1(17-1 downto 0)))));
    shl_ln335_8_fu_5204_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_8_reg_6768),to_integer(unsigned('0' & sext_ln311_8cast_fu_5200_p1(17-1 downto 0)))));
    shl_ln335_9_fu_5286_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_9_reg_6820),to_integer(unsigned('0' & sext_ln311_9cast_fu_5282_p1(17-1 downto 0)))));
    shl_ln335_fu_4548_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_reg_6352),to_integer(unsigned('0' & sext_ln311cast_fu_4544_p1(17-1 downto 0)))));
    ss_V_10_fu_1865_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1859_p2) + unsigned(zext_ln214_10_fu_1855_p1));
    ss_V_11_fu_1946_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_1940_p2) + unsigned(zext_ln214_11_fu_1936_p1));
    ss_V_1_fu_1136_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_1130_p2) + unsigned(zext_ln214_1_fu_1126_p1));
    ss_V_2_fu_1217_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1211_p2) + unsigned(zext_ln214_2_fu_1207_p1));
    ss_V_3_fu_1298_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_1292_p2) + unsigned(zext_ln214_3_fu_1288_p1));
    ss_V_4_fu_1379_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1373_p2) + unsigned(zext_ln214_4_fu_1369_p1));
    ss_V_5_fu_1460_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_1454_p2) + unsigned(zext_ln214_5_fu_1450_p1));
    ss_V_6_fu_1541_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1535_p2) + unsigned(zext_ln214_6_fu_1531_p1));
    ss_V_7_fu_1622_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_1616_p2) + unsigned(zext_ln214_7_fu_1612_p1));
    ss_V_8_fu_1703_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1697_p2) + unsigned(zext_ln214_8_fu_1693_p1));
    ss_V_9_fu_1784_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_1778_p2) + unsigned(zext_ln214_9_fu_1774_p1));
    ss_V_fu_1055_p2 <= std_logic_vector(unsigned(add_ln214_fu_1049_p2) + unsigned(zext_ln214_fu_1045_p1));
    sub_ln186_10_fu_2214_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2211_p1) - unsigned(nbins_s_q1));
    sub_ln186_11_fu_2237_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2234_p1) - unsigned(nbins_s_q0));
    sub_ln186_1_fu_2007_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_2004_p1) - unsigned(nbins_s_q10));
    sub_ln186_2_fu_2030_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_2027_p1) - unsigned(nbins_s_q9));
    sub_ln186_3_fu_2053_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_2050_p1) - unsigned(nbins_s_q8));
    sub_ln186_4_fu_2076_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_2073_p1) - unsigned(nbins_s_q7));
    sub_ln186_5_fu_2099_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_2096_p1) - unsigned(nbins_s_q6));
    sub_ln186_6_fu_2122_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_2119_p1) - unsigned(nbins_s_q5));
    sub_ln186_7_fu_2145_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_2142_p1) - unsigned(nbins_s_q4));
    sub_ln186_8_fu_2168_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_2165_p1) - unsigned(nbins_s_q3));
    sub_ln186_9_fu_2191_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_2188_p1) - unsigned(nbins_s_q2));
    sub_ln186_fu_1984_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_1981_p1) - unsigned(nbins_s_q11));
    sub_ln455_10_fu_5413_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_5406_p3));
    sub_ln455_11_fu_5495_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_5488_p3));
    sub_ln455_1_fu_4675_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_4668_p3));
    sub_ln455_2_fu_4757_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_4750_p3));
    sub_ln455_3_fu_4839_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_4832_p3));
    sub_ln455_4_fu_4921_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_4914_p3));
    sub_ln455_5_fu_5003_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_4996_p3));
    sub_ln455_6_fu_5085_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_5078_p3));
    sub_ln455_7_fu_5167_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_5160_p3));
    sub_ln455_8_fu_5249_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_5242_p3));
    sub_ln455_9_fu_5331_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_5324_p3));
    sub_ln455_fu_4593_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_4586_p3));
    tmp_11_fu_3562_p4 <= reg_6_fu_3559_p1(62 downto 52);
    tmp_13_fu_3723_p4 <= reg_7_fu_3720_p1(62 downto 52);
    tmp_15_fu_3884_p4 <= reg_8_fu_3881_p1(62 downto 52);
    tmp_17_fu_4045_p4 <= reg_9_fu_4042_p1(62 downto 52);
    tmp_19_fu_4206_p4 <= reg_10_fu_4203_p1(62 downto 52);
    tmp_1_fu_2918_p4 <= reg_2_fu_2915_p1(62 downto 52);
    tmp_21_fu_4367_p4 <= reg_11_fu_4364_p1(62 downto 52);
    tmp_3_fu_2596_p4 <= reg_fu_2593_p1(62 downto 52);
    tmp_4_fu_3079_p4 <= reg_3_fu_3076_p1(62 downto 52);
    tmp_6_fu_3240_p4 <= reg_4_fu_3237_p1(62 downto 52);
    tmp_9_fu_3401_p4 <= reg_5_fu_3398_p1(62 downto 52);
    tmp_fu_2757_p4 <= reg_1_fu_2754_p1(62 downto 52);
    trunc_ln1494_10_fu_1952_p4 <= FIFO_11(13 downto 12);
    trunc_ln1494_1_fu_1142_p4 <= FIFO_1(13 downto 12);
    trunc_ln1494_2_fu_1223_p4 <= FIFO_2(13 downto 12);
    trunc_ln1494_3_fu_1304_p4 <= FIFO_3(13 downto 12);
    trunc_ln1494_4_fu_1385_p4 <= FIFO_4(13 downto 12);
    trunc_ln1494_5_fu_1466_p4 <= FIFO_5(13 downto 12);
    trunc_ln1494_6_fu_1547_p4 <= FIFO_6(13 downto 12);
    trunc_ln1494_7_fu_1628_p4 <= FIFO_7(13 downto 12);
    trunc_ln1494_8_fu_1709_p4 <= FIFO_8(13 downto 12);
    trunc_ln1494_9_fu_1790_p4 <= FIFO_9(13 downto 12);
    trunc_ln1494_s_fu_1871_p4 <= FIFO_10(13 downto 12);
    trunc_ln1_fu_1061_p4 <= FIFO_0(13 downto 12);
    trunc_ln291_10_fu_4232_p1 <= reg_10_fu_4203_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_4393_p1 <= reg_11_fu_4364_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_2783_p1 <= reg_1_fu_2754_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_2944_p1 <= reg_2_fu_2915_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_3105_p1 <= reg_3_fu_3076_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_3266_p1 <= reg_4_fu_3237_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_3427_p1 <= reg_5_fu_3398_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_3588_p1 <= reg_6_fu_3559_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_3749_p1 <= reg_7_fu_3720_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_3910_p1 <= reg_8_fu_3881_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_4071_p1 <= reg_9_fu_4042_p1(63 - 1 downto 0);
    trunc_ln291_fu_2622_p1 <= reg_fu_2593_p1(63 - 1 downto 0);
    trunc_ln300_10_fu_4258_p1 <= reg_10_fu_4203_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_4419_p1 <= reg_11_fu_4364_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_2809_p1 <= reg_1_fu_2754_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_2970_p1 <= reg_2_fu_2915_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_3131_p1 <= reg_3_fu_3076_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_3292_p1 <= reg_4_fu_3237_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_3453_p1 <= reg_5_fu_3398_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_3614_p1 <= reg_6_fu_3559_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_3775_p1 <= reg_7_fu_3720_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_3936_p1 <= reg_8_fu_3881_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_4097_p1 <= reg_9_fu_4042_p1(52 - 1 downto 0);
    trunc_ln300_fu_2648_p1 <= reg_fu_2593_p1(52 - 1 downto 0);
    trunc_ln313_10_fu_4262_p1 <= reg_10_fu_4203_p1(17 - 1 downto 0);
    trunc_ln313_11_fu_4423_p1 <= reg_11_fu_4364_p1(17 - 1 downto 0);
    trunc_ln313_1_fu_2813_p1 <= reg_1_fu_2754_p1(17 - 1 downto 0);
    trunc_ln313_2_fu_2974_p1 <= reg_2_fu_2915_p1(17 - 1 downto 0);
    trunc_ln313_3_fu_3135_p1 <= reg_3_fu_3076_p1(17 - 1 downto 0);
    trunc_ln313_4_fu_3296_p1 <= reg_4_fu_3237_p1(17 - 1 downto 0);
    trunc_ln313_5_fu_3457_p1 <= reg_5_fu_3398_p1(17 - 1 downto 0);
    trunc_ln313_6_fu_3618_p1 <= reg_6_fu_3559_p1(17 - 1 downto 0);
    trunc_ln313_7_fu_3779_p1 <= reg_7_fu_3720_p1(17 - 1 downto 0);
    trunc_ln313_8_fu_3940_p1 <= reg_8_fu_3881_p1(17 - 1 downto 0);
    trunc_ln313_9_fu_4101_p1 <= reg_9_fu_4042_p1(17 - 1 downto 0);
    trunc_ln313_fu_2652_p1 <= reg_fu_2593_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_4328_p1 <= lshr_ln317_10_fu_4322_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_4489_p1 <= lshr_ln317_11_fu_4483_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_2879_p1 <= lshr_ln317_1_fu_2873_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_3040_p1 <= lshr_ln317_2_fu_3034_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_3201_p1 <= lshr_ln317_3_fu_3195_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_3362_p1 <= lshr_ln317_4_fu_3356_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_3523_p1 <= lshr_ln317_5_fu_3517_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_3684_p1 <= lshr_ln317_6_fu_3678_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_3845_p1 <= lshr_ln317_7_fu_3839_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_4006_p1 <= lshr_ln317_8_fu_4000_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_4167_p1 <= lshr_ln317_9_fu_4161_p2(17 - 1 downto 0);
    trunc_ln324_fu_2718_p1 <= lshr_ln317_fu_2712_p2(17 - 1 downto 0);
    trunc_ln83_10_fu_4216_p1 <= reg_10_fu_4203_p1(52 - 1 downto 0);
    trunc_ln83_11_fu_4377_p1 <= reg_11_fu_4364_p1(52 - 1 downto 0);
    trunc_ln83_1_fu_2767_p1 <= reg_1_fu_2754_p1(52 - 1 downto 0);
    trunc_ln83_2_fu_2928_p1 <= reg_2_fu_2915_p1(52 - 1 downto 0);
    trunc_ln83_3_fu_3089_p1 <= reg_3_fu_3076_p1(52 - 1 downto 0);
    trunc_ln83_4_fu_3250_p1 <= reg_4_fu_3237_p1(52 - 1 downto 0);
    trunc_ln83_5_fu_3411_p1 <= reg_5_fu_3398_p1(52 - 1 downto 0);
    trunc_ln83_6_fu_3572_p1 <= reg_6_fu_3559_p1(52 - 1 downto 0);
    trunc_ln83_7_fu_3733_p1 <= reg_7_fu_3720_p1(52 - 1 downto 0);
    trunc_ln83_8_fu_3894_p1 <= reg_8_fu_3881_p1(52 - 1 downto 0);
    trunc_ln83_9_fu_4055_p1 <= reg_9_fu_4042_p1(52 - 1 downto 0);
    trunc_ln83_fu_2606_p1 <= reg_fu_2593_p1(52 - 1 downto 0);
    xor_ln308_10_fu_5396_p2 <= (icmp_ln308_10_reg_6878 xor ap_const_lv1_1);
    xor_ln308_11_fu_5478_p2 <= (icmp_ln308_11_reg_6930 xor ap_const_lv1_1);
    xor_ln308_1_fu_4658_p2 <= (icmp_ln308_1_reg_6410 xor ap_const_lv1_1);
    xor_ln308_2_fu_4740_p2 <= (icmp_ln308_2_reg_6462 xor ap_const_lv1_1);
    xor_ln308_3_fu_4822_p2 <= (icmp_ln308_3_reg_6514 xor ap_const_lv1_1);
    xor_ln308_4_fu_4904_p2 <= (icmp_ln308_4_reg_6566 xor ap_const_lv1_1);
    xor_ln308_5_fu_4986_p2 <= (icmp_ln308_5_reg_6618 xor ap_const_lv1_1);
    xor_ln308_6_fu_5068_p2 <= (icmp_ln308_6_reg_6670 xor ap_const_lv1_1);
    xor_ln308_7_fu_5150_p2 <= (icmp_ln308_7_reg_6722 xor ap_const_lv1_1);
    xor_ln308_8_fu_5232_p2 <= (icmp_ln308_8_reg_6774 xor ap_const_lv1_1);
    xor_ln308_9_fu_5314_p2 <= (icmp_ln308_9_reg_6826 xor ap_const_lv1_1);
    xor_ln308_fu_4576_p2 <= (icmp_ln308_reg_6358 xor ap_const_lv1_1);
    xor_ln312_10_fu_4338_p2 <= (or_ln312_10_fu_4332_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_4499_p2 <= (or_ln312_11_fu_4493_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_2889_p2 <= (or_ln312_1_fu_2883_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_3050_p2 <= (or_ln312_2_fu_3044_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_3211_p2 <= (or_ln312_3_fu_3205_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_3372_p2 <= (or_ln312_4_fu_3366_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_3533_p2 <= (or_ln312_5_fu_3527_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_3694_p2 <= (or_ln312_6_fu_3688_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_3855_p2 <= (or_ln312_7_fu_3849_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_4016_p2 <= (or_ln312_8_fu_4010_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_4177_p2 <= (or_ln312_9_fu_4171_p2 xor ap_const_lv1_1);
    xor_ln312_fu_2728_p2 <= (or_ln312_fu_2722_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_5377_p2 <= (or_ln314_10_fu_5373_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_5459_p2 <= (or_ln314_11_fu_5455_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_4639_p2 <= (or_ln314_1_fu_4635_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_4721_p2 <= (or_ln314_2_fu_4717_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_4803_p2 <= (or_ln314_3_fu_4799_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_4885_p2 <= (or_ln314_4_fu_4881_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_4967_p2 <= (or_ln314_5_fu_4963_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_5049_p2 <= (or_ln314_6_fu_5045_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_5131_p2 <= (or_ln314_7_fu_5127_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_5213_p2 <= (or_ln314_8_fu_5209_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_5295_p2 <= (or_ln314_9_fu_5291_p2 xor ap_const_lv1_1);
    xor_ln314_fu_4557_p2 <= (or_ln314_fu_4553_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1424_p2),2));
    zext_ln1035_11_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1434_p2),2));
    zext_ln1035_12_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1505_p2),2));
    zext_ln1035_13_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1515_p2),2));
    zext_ln1035_14_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_1586_p2),2));
    zext_ln1035_15_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_1596_p2),2));
    zext_ln1035_16_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_1667_p2),2));
    zext_ln1035_17_fu_1683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_1677_p2),2));
    zext_ln1035_18_fu_1754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_1748_p2),2));
    zext_ln1035_19_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_1758_p2),2));
    zext_ln1035_1_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_1029_p2),2));
    zext_ln1035_20_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_1829_p2),2));
    zext_ln1035_21_fu_1845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_1839_p2),2));
    zext_ln1035_22_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_1910_p2),2));
    zext_ln1035_23_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_1920_p2),2));
    zext_ln1035_2_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_1100_p2),2));
    zext_ln1035_3_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_1110_p2),2));
    zext_ln1035_4_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_1181_p2),2));
    zext_ln1035_5_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_1191_p2),2));
    zext_ln1035_6_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1262_p2),2));
    zext_ln1035_7_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1272_p2),2));
    zext_ln1035_8_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1343_p2),2));
    zext_ln1035_9_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1353_p2),2));
    zext_ln1035_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_1019_p2),2));
    zext_ln1496_10_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2506_p2),15));
    zext_ln1496_11_fu_2535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2530_p2),15));
    zext_ln1496_1_fu_2295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2290_p2),15));
    zext_ln1496_2_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2314_p2),15));
    zext_ln1496_3_fu_2343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2338_p2),15));
    zext_ln1496_4_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2362_p2),15));
    zext_ln1496_5_fu_2391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2386_p2),15));
    zext_ln1496_6_fu_2415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2410_p2),15));
    zext_ln1496_7_fu_2439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2434_p2),15));
    zext_ln1496_8_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2458_p2),15));
    zext_ln1496_9_fu_2487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2482_p2),15));
    zext_ln1496_fu_2271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2266_p2),15));
    zext_ln1514_10_fu_2211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_46_reg_5805),7));
    zext_ln1514_11_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_47_reg_5825),7));
    zext_ln1514_1_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_reg_5625),7));
    zext_ln1514_2_fu_2027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_38_reg_5645),7));
    zext_ln1514_3_fu_2050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_39_reg_5665),7));
    zext_ln1514_4_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_40_reg_5685),7));
    zext_ln1514_5_fu_2096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_reg_5705),7));
    zext_ln1514_6_fu_2119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_42_reg_5725),7));
    zext_ln1514_7_fu_2142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_43_reg_5745),7));
    zext_ln1514_8_fu_2165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_44_reg_5765),7));
    zext_ln1514_9_fu_2188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_reg_5785),7));
    zext_ln1514_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_reg_5605),7));
    zext_ln186_10_fu_2497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_6060_pp0_iter3_reg),14));
    zext_ln186_11_fu_2521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_6080_pp0_iter3_reg),14));
    zext_ln186_1_fu_2281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_5880_pp0_iter3_reg),14));
    zext_ln186_2_fu_2305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_5900_pp0_iter3_reg),14));
    zext_ln186_3_fu_2329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_5920_pp0_iter3_reg),14));
    zext_ln186_4_fu_2353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_5940_pp0_iter3_reg),14));
    zext_ln186_5_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_5960_pp0_iter3_reg),14));
    zext_ln186_6_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_5980_pp0_iter3_reg),14));
    zext_ln186_7_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_6000_pp0_iter3_reg),14));
    zext_ln186_8_fu_2449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_6020_pp0_iter3_reg),14));
    zext_ln186_9_fu_2473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_6040_pp0_iter3_reg),14));
    zext_ln186_fu_2257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_5860_pp0_iter3_reg),14));
    zext_ln214_10_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_1849_p2),2));
    zext_ln214_11_fu_1936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_1930_p2),2));
    zext_ln214_1_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_1120_p2),2));
    zext_ln214_2_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1201_p2),2));
    zext_ln214_3_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1282_p2),2));
    zext_ln214_4_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1363_p2),2));
    zext_ln214_5_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1444_p2),2));
    zext_ln214_6_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1525_p2),2));
    zext_ln214_7_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_1606_p2),2));
    zext_ln214_8_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_1687_p2),2));
    zext_ln214_9_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_1768_p2),2));
    zext_ln214_fu_1045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_1039_p2),2));
    zext_ln296_10_fu_4254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_4244_p4),12));
    zext_ln296_11_fu_4415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_4405_p4),12));
    zext_ln296_1_fu_2805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_2795_p4),12));
    zext_ln296_2_fu_2966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_2956_p4),12));
    zext_ln296_3_fu_3127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_3117_p4),12));
    zext_ln296_4_fu_3288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_3278_p4),12));
    zext_ln296_5_fu_3449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_3439_p4),12));
    zext_ln296_6_fu_3610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_3600_p4),12));
    zext_ln296_7_fu_3771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_3761_p4),12));
    zext_ln296_8_fu_3932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_3922_p4),12));
    zext_ln296_9_fu_4093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_4083_p4),12));
    zext_ln296_fu_2644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_2634_p4),12));
    zext_ln305_10_fu_4274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_4266_p3),54));
    zext_ln305_11_fu_4435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_4427_p3),54));
    zext_ln305_1_fu_2825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_2817_p3),54));
    zext_ln305_2_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_2978_p3),54));
    zext_ln305_3_fu_3147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_3139_p3),54));
    zext_ln305_4_fu_3308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3300_p3),54));
    zext_ln305_5_fu_3469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_3461_p3),54));
    zext_ln305_6_fu_3630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_3622_p3),54));
    zext_ln305_7_fu_3791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_3783_p3),54));
    zext_ln305_8_fu_3952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_3944_p3),54));
    zext_ln305_9_fu_4113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_4105_p3),54));
    zext_ln305_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_2656_p3),54));
    zext_ln317_10_fu_4318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_4314_p1),54));
    zext_ln317_11_fu_4479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_4475_p1),54));
    zext_ln317_1_fu_2869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_2865_p1),54));
    zext_ln317_2_fu_3030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_3026_p1),54));
    zext_ln317_3_fu_3191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_3187_p1),54));
    zext_ln317_4_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_3348_p1),54));
    zext_ln317_5_fu_3513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_3509_p1),54));
    zext_ln317_6_fu_3674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_3670_p1),54));
    zext_ln317_7_fu_3835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_3831_p1),54));
    zext_ln317_8_fu_3996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_3992_p1),54));
    zext_ln317_9_fu_4157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_4153_p1),54));
    zext_ln317_fu_2708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_2704_p1),54));
    zext_ln541_10_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_1865_p2),64));
    zext_ln541_11_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_1946_p2),64));
    zext_ln541_12_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_1071_p3),64));
    zext_ln541_13_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_1152_p3),64));
    zext_ln541_14_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_6_fu_1233_p3),64));
    zext_ln541_15_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_fu_1314_p3),64));
    zext_ln541_16_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1395_p3),64));
    zext_ln541_17_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_16_fu_1476_p3),64));
    zext_ln541_18_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_fu_1557_p3),64));
    zext_ln541_19_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_1638_p3),64));
    zext_ln541_1_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_1136_p2),64));
    zext_ln541_20_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1719_p3),64));
    zext_ln541_21_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_1800_p3),64));
    zext_ln541_22_fu_1889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_fu_1881_p3),64));
    zext_ln541_23_fu_1970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_34_fu_1962_p3),64));
    zext_ln541_2_fu_1247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1217_p2),64));
    zext_ln541_3_fu_1328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1298_p2),64));
    zext_ln541_4_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1379_p2),64));
    zext_ln541_5_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1460_p2),64));
    zext_ln541_6_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1541_p2),64));
    zext_ln541_7_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_1622_p2),64));
    zext_ln541_8_fu_1733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_1703_p2),64));
    zext_ln541_9_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_1784_p2),64));
    zext_ln541_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_1055_p2),64));
end behav;
