
ET024006DHU_EXAMPLE1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007f30  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000a000  8000a000  0000a400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00071780  8000a200  8000a200  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000528  00000008  8007b980  0007c008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000180  00000530  00000530  00000000  2**2
                  ALLOC
  8 .heap         0000e950  000006b0  000006b0  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  0007c530  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000df8  00000000  00000000  0007c560  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00001dd6  00000000  00000000  0007d358  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00022d2f  00000000  00000000  0007f12e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005471  00000000  00000000  000a1e5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d986  00000000  00000000  000a72ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002174  00000000  00000000  000b4c54  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004cdf  00000000  00000000  000b6dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000b126  00000000  00000000  000bbaa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 00954e0a  00000000  00000000  000c6bcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .debug_ranges 000010e8  00000000  00000000  00a1b9d8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf ca a8 	sub	pc,pc,-13656

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf ea ac 	sub	pc,pc,-5460

Disassembly of section .text:

80002008 <eic_init>:
80002008:	eb cd 40 e0 	pushm	r5-r7,lr


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
8000200c:	58 0a       	cp.w	r10,0
8000200e:	c6 30       	breq	800020d4 <eic_init+0xcc>
80002010:	30 08       	mov	r8,0
80002012:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002014:	30 19       	mov	r9,1
80002016:	30 1e       	mov	lr,1
80002018:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000201c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002020:	11 96       	ld.ub	r6,r8[0x1]
80002022:	f2 06 18 00 	cp.b	r6,r9
80002026:	c0 71       	brne	80002034 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002028:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000202a:	11 86       	ld.ub	r6,r8[0x0]
8000202c:	fc 06 09 46 	lsl	r6,lr,r6
80002030:	0a 46       	or	r6,r5
80002032:	c0 78       	rjmp	80002040 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002034:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002036:	11 86       	ld.ub	r6,r8[0x0]
80002038:	fc 06 09 46 	lsl	r6,lr,r6
8000203c:	5c d6       	com	r6
8000203e:	0a 66       	and	r6,r5
80002040:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002042:	11 a6       	ld.ub	r6,r8[0x2]
80002044:	f2 06 18 00 	cp.b	r6,r9
80002048:	c0 71       	brne	80002056 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000204a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000204c:	11 86       	ld.ub	r6,r8[0x0]
8000204e:	fc 06 09 46 	lsl	r6,lr,r6
80002052:	0a 46       	or	r6,r5
80002054:	c0 78       	rjmp	80002062 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002056:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002058:	11 86       	ld.ub	r6,r8[0x0]
8000205a:	fc 06 09 46 	lsl	r6,lr,r6
8000205e:	5c d6       	com	r6
80002060:	0a 66       	and	r6,r5
80002062:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002064:	11 b6       	ld.ub	r6,r8[0x3]
80002066:	f2 06 18 00 	cp.b	r6,r9
8000206a:	c0 71       	brne	80002078 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000206c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000206e:	11 86       	ld.ub	r6,r8[0x0]
80002070:	fc 06 09 46 	lsl	r6,lr,r6
80002074:	0a 46       	or	r6,r5
80002076:	c0 78       	rjmp	80002084 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002078:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000207a:	11 86       	ld.ub	r6,r8[0x0]
8000207c:	fc 06 09 46 	lsl	r6,lr,r6
80002080:	5c d6       	com	r6
80002082:	0a 66       	and	r6,r5
80002084:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002086:	11 c6       	ld.ub	r6,r8[0x4]
80002088:	f2 06 18 00 	cp.b	r6,r9
8000208c:	c0 71       	brne	8000209a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000208e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002090:	11 86       	ld.ub	r6,r8[0x0]
80002092:	fc 06 09 46 	lsl	r6,lr,r6
80002096:	0a 46       	or	r6,r5
80002098:	c0 78       	rjmp	800020a6 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000209a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000209c:	11 86       	ld.ub	r6,r8[0x0]
8000209e:	fc 06 09 46 	lsl	r6,lr,r6
800020a2:	5c d6       	com	r6
800020a4:	0a 66       	and	r6,r5
800020a6:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800020a8:	11 d6       	ld.ub	r6,r8[0x5]
800020aa:	f2 06 18 00 	cp.b	r6,r9
800020ae:	c0 71       	brne	800020bc <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800020b0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800020b2:	11 88       	ld.ub	r8,r8[0x0]
800020b4:	fc 08 09 48 	lsl	r8,lr,r8
800020b8:	0c 48       	or	r8,r6
800020ba:	c0 78       	rjmp	800020c8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800020bc:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800020be:	11 88       	ld.ub	r8,r8[0x0]
800020c0:	fc 08 09 48 	lsl	r8,lr,r8
800020c4:	5c d8       	com	r8
800020c6:	0c 68       	and	r8,r6
800020c8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800020ca:	2f f7       	sub	r7,-1
800020cc:	0e 98       	mov	r8,r7
800020ce:	0e 3a       	cp.w	r10,r7
800020d0:	fe 9b ff a4 	brhi	80002018 <eic_init+0x10>
800020d4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800020d8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800020d8:	30 18       	mov	r8,1
800020da:	f0 0b 09 48 	lsl	r8,r8,r11
800020de:	99 c8       	st.w	r12[0x30],r8
}
800020e0:	5e fc       	retal	r12

800020e2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800020e2:	30 18       	mov	r8,1
800020e4:	f0 0b 09 48 	lsl	r8,r8,r11
800020e8:	99 08       	st.w	r12[0x0],r8
}
800020ea:	5e fc       	retal	r12

800020ec <eic_clear_interrupt_line>:
	eic->isr;
	cpu_irq_restore(flags);
}

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
800020ec:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800020ee:	e1 b8 00 00 	mfsr	r8,0x0
800020f2:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800020f4:	d3 03       	ssrf	0x10

	return flags;
800020f6:	40 08       	lddsp	r8,sp[0x0]
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800020f8:	30 19       	mov	r9,1
800020fa:	f2 0b 09 4b 	lsl	r11,r9,r11
800020fe:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
80002100:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002102:	e6 18 00 01 	andh	r8,0x1,COH
80002106:	c0 21       	brne	8000210a <eic_clear_interrupt_line+0x1e>
      cpu_irq_enable();
80002108:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
8000210a:	2f fd       	sub	sp,-4
8000210c:	5e fc       	retal	r12

8000210e <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
8000210e:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002110:	f6 08 15 04 	lsl	r8,r11,0x4
80002114:	14 38       	cp.w	r8,r10
80002116:	f9 b8 08 10 	movls	r8,16
8000211a:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
8000211e:	f0 0b 02 4b 	mul	r11,r8,r11
80002122:	f6 09 16 01 	lsr	r9,r11,0x1
80002126:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
8000212a:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
8000212e:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002132:	f2 cb 00 01 	sub	r11,r9,1
80002136:	e0 4b ff fe 	cp.w	r11,65534
8000213a:	e0 88 00 03 	brls	80002140 <usart_set_async_baudrate+0x32>
8000213e:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002140:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002142:	e8 6e 00 00 	mov	lr,524288
80002146:	59 08       	cp.w	r8,16
80002148:	fc 08 17 10 	movne	r8,lr
8000214c:	f9 b8 00 00 	moveq	r8,0
80002150:	e4 1b ff f7 	andh	r11,0xfff7
80002154:	e0 1b fe cf 	andl	r11,0xfecf
80002158:	16 48       	or	r8,r11
8000215a:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
8000215c:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002160:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002164:	99 89       	st.w	r12[0x20],r9
80002166:	d8 0a       	popm	pc,r12=0

80002168 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002168:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
8000216a:	e2 18 00 02 	andl	r8,0x2,COH
8000216e:	c0 31       	brne	80002174 <usart_write_char+0xc>
80002170:	30 2c       	mov	r12,2
80002172:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002174:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002178:	99 7b       	st.w	r12[0x1c],r11
8000217a:	5e fd       	retal	0

8000217c <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
8000217c:	eb cd 40 e0 	pushm	r5-r7,lr
80002180:	18 96       	mov	r6,r12
80002182:	16 95       	mov	r5,r11
80002184:	e0 67 27 0f 	mov	r7,9999
80002188:	c0 68       	rjmp	80002194 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
8000218a:	58 07       	cp.w	r7,0
8000218c:	c0 31       	brne	80002192 <usart_putchar+0x16>
8000218e:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002192:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002194:	0a 9b       	mov	r11,r5
80002196:	0c 9c       	mov	r12,r6
80002198:	f0 1f 00 03 	mcall	800021a4 <usart_putchar+0x28>
8000219c:	cf 71       	brne	8000218a <usart_putchar+0xe>

  return USART_SUCCESS;
}
8000219e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800021a2:	00 00       	add	r0,r0
800021a4:	80 00       	ld.sh	r0,r0[0x0]
800021a6:	21 68       	sub	r8,22

800021a8 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
800021a8:	78 58       	ld.w	r8,r12[0x14]
800021aa:	e2 18 00 e0 	andl	r8,0xe0,COH
800021ae:	c0 30       	breq	800021b4 <usart_read_char+0xc>
800021b0:	30 4c       	mov	r12,4
800021b2:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
800021b4:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
800021b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800021ba:	c0 31       	brne	800021c0 <usart_read_char+0x18>
800021bc:	30 3c       	mov	r12,3
800021be:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
800021c0:	78 68       	ld.w	r8,r12[0x18]
800021c2:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800021c6:	97 08       	st.w	r11[0x0],r8
800021c8:	5e fd       	retal	0
800021ca:	d7 03       	nop

800021cc <usart_getchar>:
    return USART_RX_EMPTY;
}


int usart_getchar(volatile avr32_usart_t *usart)
{
800021cc:	eb cd 40 c0 	pushm	r6-r7,lr
800021d0:	20 1d       	sub	sp,4
800021d2:	18 96       	mov	r6,r12
  int c, ret;

  while ((ret = usart_read_char(usart, &c)) == USART_RX_EMPTY);
800021d4:	1a 97       	mov	r7,sp
800021d6:	1a 9b       	mov	r11,sp
800021d8:	0c 9c       	mov	r12,r6
800021da:	f0 1f 00 07 	mcall	800021f4 <usart_getchar+0x28>
800021de:	58 3c       	cp.w	r12,3
800021e0:	cf b0       	breq	800021d6 <usart_getchar+0xa>

  if (ret == USART_RX_ERROR)
800021e2:	58 4c       	cp.w	r12,4
800021e4:	f9 bc 00 ff 	moveq	r12,-1
    return USART_FAILURE;

  return c;
800021e8:	fb fc 10 00 	ld.wne	r12,sp[0x0]
}
800021ec:	2f fd       	sub	sp,-4
800021ee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021f2:	00 00       	add	r0,r0
800021f4:	80 00       	ld.sh	r0,r0[0x0]
800021f6:	21 a8       	sub	r8,26

800021f8 <usart_write_line>:


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
800021f8:	eb cd 40 c0 	pushm	r6-r7,lr
800021fc:	18 96       	mov	r6,r12
800021fe:	16 97       	mov	r7,r11
  while (*string != '\0')
80002200:	17 8b       	ld.ub	r11,r11[0x0]
80002202:	58 0b       	cp.w	r11,0
80002204:	c0 80       	breq	80002214 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002206:	2f f7       	sub	r7,-1
80002208:	0c 9c       	mov	r12,r6
8000220a:	f0 1f 00 04 	mcall	80002218 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
8000220e:	0f 8b       	ld.ub	r11,r7[0x0]
80002210:	58 0b       	cp.w	r11,0
80002212:	cf a1       	brne	80002206 <usart_write_line+0xe>
80002214:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002218:	80 00       	ld.sh	r0,r0[0x0]
8000221a:	21 7c       	sub	r12,23

8000221c <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
8000221c:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002220:	e6 18 00 01 	andh	r8,0x1,COH
80002224:	c0 71       	brne	80002232 <usart_reset+0x16>
80002226:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002228:	3f f8       	mov	r8,-1
8000222a:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000222c:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
8000222e:	d5 03       	csrf	0x10
80002230:	c0 48       	rjmp	80002238 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002232:	3f f8       	mov	r8,-1
80002234:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002236:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002238:	30 08       	mov	r8,0
8000223a:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
8000223c:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
8000223e:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002240:	ea 68 61 0c 	mov	r8,680204
80002244:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002246:	5e fc       	retal	r12

80002248 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002248:	eb cd 40 e0 	pushm	r5-r7,lr
8000224c:	18 96       	mov	r6,r12
8000224e:	16 97       	mov	r7,r11
80002250:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002252:	f0 1f 00 2f 	mcall	8000230c <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002256:	58 07       	cp.w	r7,0
80002258:	c5 80       	breq	80002308 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
8000225a:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000225c:	30 49       	mov	r9,4
8000225e:	f2 08 18 00 	cp.b	r8,r9
80002262:	e0 88 00 53 	brls	80002308 <usart_init_rs232+0xc0>
80002266:	30 99       	mov	r9,9
80002268:	f2 08 18 00 	cp.b	r8,r9
8000226c:	e0 8b 00 4e 	brhi	80002308 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002270:	0f d9       	ld.ub	r9,r7[0x5]
80002272:	30 78       	mov	r8,7
80002274:	f0 09 18 00 	cp.b	r9,r8
80002278:	e0 8b 00 48 	brhi	80002308 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
8000227c:	8e 39       	ld.sh	r9,r7[0x6]
8000227e:	e0 68 01 01 	mov	r8,257
80002282:	f0 09 19 00 	cp.h	r9,r8
80002286:	e0 8b 00 41 	brhi	80002308 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
8000228a:	ef 39 00 08 	ld.ub	r9,r7[8]
8000228e:	30 38       	mov	r8,3
80002290:	f0 09 18 00 	cp.b	r9,r8
80002294:	e0 8b 00 3a 	brhi	80002308 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002298:	0a 9a       	mov	r10,r5
8000229a:	6e 0b       	ld.w	r11,r7[0x0]
8000229c:	0c 9c       	mov	r12,r6
8000229e:	f0 1f 00 1d 	mcall	80002310 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800022a2:	58 1c       	cp.w	r12,1
800022a4:	c3 20       	breq	80002308 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
800022a6:	0f c8       	ld.ub	r8,r7[0x4]
800022a8:	30 99       	mov	r9,9
800022aa:	f2 08 18 00 	cp.b	r8,r9
800022ae:	c0 51       	brne	800022b8 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800022b0:	6c 18       	ld.w	r8,r6[0x4]
800022b2:	b1 b8       	sbr	r8,0x11
800022b4:	8d 18       	st.w	r6[0x4],r8
800022b6:	c0 68       	rjmp	800022c2 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800022b8:	6c 19       	ld.w	r9,r6[0x4]
800022ba:	20 58       	sub	r8,5
800022bc:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800022c0:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800022c2:	6c 19       	ld.w	r9,r6[0x4]
800022c4:	ef 3a 00 08 	ld.ub	r10,r7[8]
800022c8:	0f d8       	ld.ub	r8,r7[0x5]
800022ca:	a9 78       	lsl	r8,0x9
800022cc:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800022d0:	12 48       	or	r8,r9
800022d2:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800022d4:	8e 38       	ld.sh	r8,r7[0x6]
800022d6:	30 29       	mov	r9,2
800022d8:	f2 08 19 00 	cp.h	r8,r9
800022dc:	e0 88 00 09 	brls	800022ee <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800022e0:	6c 18       	ld.w	r8,r6[0x4]
800022e2:	ad b8       	sbr	r8,0xd
800022e4:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800022e6:	8e b8       	ld.uh	r8,r7[0x6]
800022e8:	20 28       	sub	r8,2
800022ea:	8d a8       	st.w	r6[0x28],r8
800022ec:	c0 68       	rjmp	800022f8 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800022ee:	6c 19       	ld.w	r9,r6[0x4]
800022f0:	5c 78       	castu.h	r8
800022f2:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800022f6:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800022f8:	6c 18       	ld.w	r8,r6[0x4]
800022fa:	e0 18 ff f0 	andl	r8,0xfff0
800022fe:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002300:	35 08       	mov	r8,80
80002302:	8d 08       	st.w	r6[0x0],r8
80002304:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002308:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
8000230c:	80 00       	ld.sh	r0,r0[0x0]
8000230e:	22 1c       	sub	r12,33
80002310:	80 00       	ld.sh	r0,r0[0x0]
80002312:	21 0e       	sub	lr,16

80002314 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80002314:	76 09       	ld.w	r9,r11[0x0]
80002316:	58 29       	cp.w	r9,2
80002318:	e0 88 00 03 	brls	8000231e <tc_init_waveform+0xa>
8000231c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
8000231e:	76 18       	ld.w	r8,r11[0x4]
80002320:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002324:	af ba       	sbr	r10,0xf
80002326:	10 9b       	mov	r11,r8
80002328:	e6 1b c0 00 	andh	r11,0xc000,COH
8000232c:	16 4a       	or	r10,r11
8000232e:	10 9b       	mov	r11,r8
80002330:	e6 1b 30 00 	andh	r11,0x3000,COH
80002334:	16 4a       	or	r10,r11
80002336:	10 9b       	mov	r11,r8
80002338:	e6 1b 0c 00 	andh	r11,0xc00,COH
8000233c:	16 4a       	or	r10,r11
8000233e:	10 9b       	mov	r11,r8
80002340:	e6 1b 03 00 	andh	r11,0x300,COH
80002344:	16 4a       	or	r10,r11
80002346:	10 9b       	mov	r11,r8
80002348:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000234c:	16 4a       	or	r10,r11
8000234e:	10 9b       	mov	r11,r8
80002350:	e6 1b 00 30 	andh	r11,0x30,COH
80002354:	16 4a       	or	r10,r11
80002356:	10 9b       	mov	r11,r8
80002358:	e6 1b 00 0c 	andh	r11,0xc,COH
8000235c:	16 4a       	or	r10,r11
8000235e:	10 9b       	mov	r11,r8
80002360:	e6 1b 00 03 	andh	r11,0x3,COH
80002364:	16 4a       	or	r10,r11
80002366:	10 9b       	mov	r11,r8
80002368:	e2 1b 60 00 	andl	r11,0x6000,COH
8000236c:	16 4a       	or	r10,r11
8000236e:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002372:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002376:	10 9b       	mov	r11,r8
80002378:	e2 1b 0c 00 	andl	r11,0xc00,COH
8000237c:	16 4a       	or	r10,r11
8000237e:	10 9b       	mov	r11,r8
80002380:	e2 1b 03 00 	andl	r11,0x300,COH
80002384:	16 4a       	or	r10,r11
80002386:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
8000238a:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
8000238e:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002392:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002396:	10 9b       	mov	r11,r8
80002398:	e2 1b 00 30 	andl	r11,0x30,COH
8000239c:	16 4a       	or	r10,r11
8000239e:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800023a2:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800023a6:	a5 69       	lsl	r9,0x4
800023a8:	2f f9       	sub	r9,-1
800023aa:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800023ae:	5e fd       	retal	0

800023b0 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800023b0:	58 2b       	cp.w	r11,2
800023b2:	e0 88 00 03 	brls	800023b8 <tc_start+0x8>
800023b6:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800023b8:	a7 6b       	lsl	r11,0x6
800023ba:	16 0c       	add	r12,r11
800023bc:	30 58       	mov	r8,5
800023be:	99 08       	st.w	r12[0x0],r8
800023c0:	5e fd       	retal	0

800023c2 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800023c2:	58 2b       	cp.w	r11,2
800023c4:	e0 88 00 03 	brls	800023ca <tc_read_sr+0x8>
800023c8:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
800023ca:	a7 6b       	lsl	r11,0x6
800023cc:	2e 0b       	sub	r11,-32
800023ce:	16 0c       	add	r12,r11
800023d0:	78 0c       	ld.w	r12,r12[0x0]
}
800023d2:	5e fc       	retal	r12

800023d4 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800023d4:	58 2b       	cp.w	r11,2
800023d6:	e0 88 00 03 	brls	800023dc <tc_write_rc+0x8>
800023da:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800023dc:	f6 08 15 04 	lsl	r8,r11,0x4
800023e0:	2f f8       	sub	r8,-1
800023e2:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800023e6:	e2 18 80 00 	andl	r8,0x8000,COH
800023ea:	c0 c0       	breq	80002402 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800023ec:	a7 6b       	lsl	r11,0x6
800023ee:	16 0c       	add	r12,r11
800023f0:	2e 4c       	sub	r12,-28
800023f2:	78 08       	ld.w	r8,r12[0x0]
800023f4:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800023f8:	e0 18 00 00 	andl	r8,0x0
800023fc:	f3 e8 10 08 	or	r8,r9,r8
80002400:	99 08       	st.w	r12[0x0],r8

  return value;
80002402:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002406:	5e fc       	retal	r12

80002408 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002408:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000240c:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002410:	58 2b       	cp.w	r11,2
80002412:	e0 88 00 04 	brls	8000241a <tc_configure_interrupts+0x12>
80002416:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000241a:	ee 19 00 01 	eorh	r9,0x1
8000241e:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002422:	74 08       	ld.w	r8,r10[0x0]
80002424:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002428:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
8000242c:	a7 6e       	lsl	lr,0x6
8000242e:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002432:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002436:	0e 4e       	or	lr,r7
80002438:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
8000243c:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002440:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002444:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002448:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
8000244c:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002450:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002454:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002458:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000245c:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002460:	f6 0e 15 06 	lsl	lr,r11,0x6
80002464:	f8 0e 00 0e 	add	lr,r12,lr
80002468:	2d ce       	sub	lr,-36
8000246a:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000246c:	58 09       	cp.w	r9,0
8000246e:	c0 20       	breq	80002472 <tc_configure_interrupts+0x6a>
80002470:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002472:	74 08       	ld.w	r8,r10[0x0]
80002474:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002478:	e0 65 00 80 	mov	r5,128
8000247c:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002480:	74 08       	ld.w	r8,r10[0x0]
80002482:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002486:	f9 b4 00 40 	moveq	r4,64
8000248a:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
8000248e:	74 08       	ld.w	r8,r10[0x0]
80002490:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002494:	f9 b3 00 20 	moveq	r3,32
80002498:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
8000249c:	74 08       	ld.w	r8,r10[0x0]
8000249e:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800024a2:	f9 b2 00 10 	moveq	r2,16
800024a6:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
800024aa:	74 08       	ld.w	r8,r10[0x0]
800024ac:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800024b0:	f9 b6 00 08 	moveq	r6,8
800024b4:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800024b8:	74 08       	ld.w	r8,r10[0x0]
800024ba:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800024be:	f9 b7 00 04 	moveq	r7,4
800024c2:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800024c6:	74 08       	ld.w	r8,r10[0x0]
800024c8:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800024cc:	f9 be 00 02 	moveq	lr,2
800024d0:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800024d4:	74 08       	ld.w	r8,r10[0x0]
800024d6:	ec 18 00 01 	eorl	r8,0x1
800024da:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800024de:	eb e8 10 08 	or	r8,r5,r8
800024e2:	08 48       	or	r8,r4
800024e4:	06 48       	or	r8,r3
800024e6:	04 48       	or	r8,r2
800024e8:	0c 48       	or	r8,r6
800024ea:	0e 48       	or	r8,r7
800024ec:	1c 48       	or	r8,lr
800024ee:	f6 0a 15 06 	lsl	r10,r11,0x6
800024f2:	f8 0a 00 0a 	add	r10,r12,r10
800024f6:	2d 8a       	sub	r10,-40
800024f8:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800024fa:	a7 6b       	lsl	r11,0x6
800024fc:	2e 0b       	sub	r11,-32
800024fe:	16 0c       	add	r12,r11
80002500:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002502:	58 09       	cp.w	r9,0
80002504:	c0 31       	brne	8000250a <tc_configure_interrupts+0x102>
80002506:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
8000250a:	d5 03       	csrf	0x10
8000250c:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002510 <et024006_SetLimits>:
/*! \brief Sets the display limits according to the corner coordinates.
 *  Writing to the display will result in writing to the area specified through
 *  this function.
 */
void et024006_SetLimits( uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2 )
{
80002510:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002514:	fc 1e c0 00 	movh	lr,0xc000
80002518:	30 28       	mov	r8,2
8000251a:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000251c:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002520:	fc 18 c0 20 	movh	r8,0xc020
80002524:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002526:	30 37       	mov	r7,3
80002528:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000252a:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000252c:	30 4c       	mov	r12,4
8000252e:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002530:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
80002534:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002536:	30 5c       	mov	r12,5
80002538:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000253a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000253c:	30 6a       	mov	r10,6
8000253e:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002540:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
80002544:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002546:	30 7a       	mov	r10,7
80002548:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000254a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000254c:	30 8a       	mov	r10,8
8000254e:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002550:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
80002554:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002556:	30 9a       	mov	r10,9
80002558:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000255a:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
8000255c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002560 <et024006_DrawPixel>:
  return color;
}


void et024006_DrawPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
80002560:	eb cd 40 80 	pushm	r7,lr
80002564:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetLimits( x, y, x, y );
80002566:	5c 7b       	castu.h	r11
80002568:	5c 7c       	castu.h	r12
8000256a:	16 99       	mov	r9,r11
8000256c:	18 9a       	mov	r10,r12
8000256e:	f0 1f 00 06 	mcall	80002584 <et024006_DrawPixel+0x24>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002572:	32 29       	mov	r9,34
80002574:	fc 18 c0 00 	movh	r8,0xc000
80002578:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( ET024006_ID | ET024006_BS0 | ET024006_RS );
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#else
  *ET024006_PARAM_ADDR = color;
8000257a:	fc 18 c0 20 	movh	r8,0xc020
8000257e:	b0 07       	st.h	r8[0x0],r7
#endif
}
80002580:	e3 cd 80 80 	ldm	sp++,r7,pc
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	25 10       	sub	r0,81

80002588 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002588:	fc 19 c0 00 	movh	r9,0xc000
8000258c:	30 28       	mov	r8,2
8000258e:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002590:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
80002594:	fc 18 c0 20 	movh	r8,0xc020
80002598:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000259a:	30 3a       	mov	r10,3
8000259c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000259e:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025a0:	30 6a       	mov	r10,6
800025a2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025a4:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
800025a8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025aa:	30 7a       	mov	r10,7
800025ac:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025ae:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
800025b0:	5e fc       	retal	r12
800025b2:	d7 03       	nop

800025b4 <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
800025b4:	eb cd 40 80 	pushm	r7,lr
800025b8:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
800025ba:	5c 7b       	castu.h	r11
800025bc:	5c 7c       	castu.h	r12
800025be:	f0 1f 00 06 	mcall	800025d4 <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025c2:	32 29       	mov	r9,34
800025c4:	fc 18 c0 00 	movh	r8,0xc000
800025c8:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
800025ca:	fc 18 c0 20 	movh	r8,0xc020
800025ce:	b0 07       	st.h	r8[0x0],r7
#endif

}
800025d0:	e3 cd 80 80 	ldm	sp++,r7,pc
800025d4:	80 00       	ld.sh	r0,r0[0x0]
800025d6:	25 88       	sub	r8,88

800025d8 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800025d8:	d4 31       	pushm	r0-r7,lr
800025da:	20 dd       	sub	sp,52
800025dc:	18 97       	mov	r7,r12
800025de:	50 6b       	stdsp	sp[0x18],r11
800025e0:	50 8a       	stdsp	sp[0x20],r10
800025e2:	50 29       	stdsp	sp[0x8],r9
800025e4:	10 94       	mov	r4,r8
800025e6:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800025e8:	19 89       	ld.ub	r9,r12[0x0]
800025ea:	30 08       	mov	r8,0
800025ec:	f0 09 18 00 	cp.b	r9,r8
800025f0:	e0 80 01 0c 	breq	80002808 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800025f4:	16 98       	mov	r8,r11
800025f6:	11 3a       	ld.ub	r10,r8++
800025f8:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800025fa:	11 89       	ld.ub	r9,r8[0x0]
800025fc:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800025fe:	11 98       	ld.ub	r8,r8[0x1]
80002600:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
80002602:	5b f3       	cp.w	r3,-1
80002604:	e0 81 00 8d 	brne	8000271e <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
80002608:	e0 69 00 ef 	mov	r9,239
8000260c:	e0 6a 01 3f 	mov	r10,319
80002610:	30 0b       	mov	r11,0
80002612:	16 9c       	mov	r12,r11
80002614:	f0 1f 00 7e 	mcall	8000280c <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
80002618:	40 58       	lddsp	r8,sp[0x14]
8000261a:	50 c8       	stdsp	sp[0x30],r8
8000261c:	f0 08 00 18 	add	r8,r8,r8<<0x1
80002620:	a5 78       	lsl	r8,0x5
80002622:	40 69       	lddsp	r9,sp[0x18]
80002624:	10 09       	add	r9,r8
80002626:	50 b9       	stdsp	sp[0x2c],r9
80002628:	ee c8 ff ff 	sub	r8,r7,-1
8000262c:	50 98       	stdsp	sp[0x24],r8
8000262e:	40 8a       	lddsp	r10,sp[0x20]
80002630:	5c 8a       	casts.h	r10
80002632:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002634:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
80002636:	08 90       	mov	r0,r4
80002638:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
8000263a:	40 99       	lddsp	r9,sp[0x24]
8000263c:	f3 38 ff ff 	ld.ub	r8,r9[-1]
80002640:	30 aa       	mov	r10,10
80002642:	f4 08 18 00 	cp.b	r8,r10
80002646:	c0 b1       	brne	8000265c <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002648:	40 28       	lddsp	r8,sp[0x8]
8000264a:	40 39       	lddsp	r9,sp[0xc]
8000264c:	12 08       	add	r8,r9
8000264e:	5c 88       	casts.h	r8
80002650:	50 28       	stdsp	sp[0x8],r8
80002652:	40 98       	lddsp	r8,sp[0x24]
80002654:	40 8a       	lddsp	r10,sp[0x20]
80002656:	5c 8a       	casts.h	r10
80002658:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
8000265a:	c5 a8       	rjmp	8000270e <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
8000265c:	30 99       	mov	r9,9
8000265e:	f2 08 18 00 	cp.b	r8,r9
80002662:	c0 81       	brne	80002672 <et024006_PrintString+0x9a>
        x += xfont;
80002664:	40 a8       	lddsp	r8,sp[0x28]
80002666:	40 49       	lddsp	r9,sp[0x10]
80002668:	12 08       	add	r8,r9
8000266a:	5c 88       	casts.h	r8
8000266c:	50 a8       	stdsp	sp[0x28],r8
8000266e:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
80002670:	c4 f8       	rjmp	8000270e <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
80002672:	f0 ca 00 20 	sub	r10,r8,32
80002676:	35 f9       	mov	r9,95
80002678:	f2 0a 18 00 	cp.b	r10,r9
8000267c:	e0 88 00 04 	brls	80002684 <et024006_PrintString+0xac>
80002680:	40 b5       	lddsp	r5,sp[0x2c]
80002682:	c0 a8       	rjmp	80002696 <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
80002684:	22 08       	sub	r8,32
80002686:	40 ca       	lddsp	r10,sp[0x30]
80002688:	f0 0a 02 45 	mul	r5,r8,r10
8000268c:	40 59       	lddsp	r9,sp[0x14]
8000268e:	12 05       	add	r5,r9
80002690:	40 68       	lddsp	r8,sp[0x18]
80002692:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
80002696:	40 22       	lddsp	r2,sp[0x8]
80002698:	5c 72       	castu.h	r2
8000269a:	40 3a       	lddsp	r10,sp[0xc]
8000269c:	e4 0a 00 0a 	add	r10,r2,r10
800026a0:	50 1a       	stdsp	sp[0x4],r10
800026a2:	04 3a       	cp.w	r10,r2
800026a4:	e0 8a 00 2f 	brle	80002702 <et024006_PrintString+0x12a>
800026a8:	40 21       	lddsp	r1,sp[0x8]
800026aa:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800026ac:	40 a9       	lddsp	r9,sp[0x28]
800026ae:	5c 79       	castu.h	r9
800026b0:	50 09       	stdsp	sp[0x0],r9
800026b2:	12 94       	mov	r4,r9
800026b4:	40 48       	lddsp	r8,sp[0x10]
800026b6:	10 04       	add	r4,r8
800026b8:	40 aa       	lddsp	r10,sp[0x28]
800026ba:	5c 8a       	casts.h	r10
800026bc:	50 7a       	stdsp	sp[0x1c],r10
800026be:	c1 b8       	rjmp	800026f4 <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
800026c0:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
800026c2:	0b 88       	ld.ub	r8,r5[0x0]
800026c4:	ed e8 00 08 	and	r8,r6,r8
800026c8:	e6 08 18 00 	cp.b	r8,r3
800026cc:	c0 50       	breq	800026d6 <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
800026ce:	00 9a       	mov	r10,r0
800026d0:	04 9b       	mov	r11,r2
800026d2:	f0 1f 00 50 	mcall	80002810 <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800026d6:	2f f7       	sub	r7,-1
800026d8:	5c 87       	casts.h	r7
800026da:	0e 9c       	mov	r12,r7
800026dc:	5c 7c       	castu.h	r12
800026de:	08 3c       	cp.w	r12,r4
800026e0:	cf 05       	brlt	800026c0 <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800026e2:	2f f1       	sub	r1,-1
800026e4:	5c 81       	casts.h	r1
800026e6:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800026ea:	40 19       	lddsp	r9,sp[0x4]
800026ec:	04 39       	cp.w	r9,r2
800026ee:	e0 8a 00 0a 	brle	80002702 <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800026f2:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800026f4:	40 0c       	lddsp	r12,sp[0x0]
800026f6:	08 3c       	cp.w	r12,r4
800026f8:	cf 54       	brge	800026e2 <et024006_PrintString+0x10a>
800026fa:	40 77       	lddsp	r7,sp[0x1c]
800026fc:	e0 66 00 80 	mov	r6,128
80002700:	ce 1b       	rjmp	800026c2 <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
80002702:	40 a8       	lddsp	r8,sp[0x28]
80002704:	40 4a       	lddsp	r10,sp[0x10]
80002706:	14 08       	add	r8,r10
80002708:	5c 88       	casts.h	r8
8000270a:	50 a8       	stdsp	sp[0x28],r8
8000270c:	40 98       	lddsp	r8,sp[0x24]
8000270e:	40 99       	lddsp	r9,sp[0x24]
80002710:	2f f9       	sub	r9,-1
80002712:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
80002714:	11 88       	ld.ub	r8,r8[0x0]
80002716:	e6 08 18 00 	cp.b	r8,r3
8000271a:	c9 01       	brne	8000263a <et024006_PrintString+0x62>
8000271c:	c7 68       	rjmp	80002808 <et024006_PrintString+0x230>
8000271e:	f8 c8 ff ff 	sub	r8,r12,-1
80002722:	50 08       	stdsp	sp[0x0],r8
80002724:	40 8c       	lddsp	r12,sp[0x20]
80002726:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002728:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
8000272a:	5c 83       	casts.h	r3
8000272c:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
80002730:	40 0a       	lddsp	r10,sp[0x0]
80002732:	f5 31 ff ff 	ld.ub	r1,r10[-1]
80002736:	30 a8       	mov	r8,10
80002738:	f0 01 18 00 	cp.b	r1,r8
8000273c:	c0 b1       	brne	80002752 <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
8000273e:	40 28       	lddsp	r8,sp[0x8]
80002740:	40 39       	lddsp	r9,sp[0xc]
80002742:	12 08       	add	r8,r9
80002744:	5c 88       	casts.h	r8
80002746:	50 28       	stdsp	sp[0x8],r8
80002748:	14 98       	mov	r8,r10
8000274a:	40 8a       	lddsp	r10,sp[0x20]
8000274c:	5c 8a       	casts.h	r10
8000274e:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
80002750:	c5 28       	rjmp	800027f4 <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
80002752:	30 98       	mov	r8,9
80002754:	f0 01 18 00 	cp.b	r1,r8
80002758:	c0 71       	brne	80002766 <et024006_PrintString+0x18e>
        x += xfont;
8000275a:	40 49       	lddsp	r9,sp[0x10]
8000275c:	12 0c       	add	r12,r9
8000275e:	5c 8c       	casts.h	r12
80002760:	50 1c       	stdsp	sp[0x4],r12
80002762:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
80002764:	c4 88       	rjmp	800027f4 <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
80002766:	40 32       	lddsp	r2,sp[0xc]
80002768:	40 47       	lddsp	r7,sp[0x10]
8000276a:	f8 07 00 08 	add	r8,r12,r7
8000276e:	5c 88       	casts.h	r8
80002770:	50 18       	stdsp	sp[0x4],r8
80002772:	04 99       	mov	r9,r2
80002774:	20 19       	sub	r9,1
80002776:	40 28       	lddsp	r8,sp[0x8]
80002778:	10 09       	add	r9,r8
8000277a:	40 1a       	lddsp	r10,sp[0x4]
8000277c:	20 1a       	sub	r10,1
8000277e:	5c 79       	castu.h	r9
80002780:	5c 7a       	castu.h	r10
80002782:	10 9b       	mov	r11,r8
80002784:	5c 7b       	castu.h	r11
80002786:	5c 7c       	castu.h	r12
80002788:	f0 1f 00 21 	mcall	8000280c <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000278c:	32 29       	mov	r9,34
8000278e:	fc 18 c0 00 	movh	r8,0xc000
80002792:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
80002794:	40 3a       	lddsp	r10,sp[0xc]
80002796:	58 0a       	cp.w	r10,0
80002798:	c2 d0       	breq	800027f2 <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
8000279a:	e2 ce 00 20 	sub	lr,r1,32
8000279e:	40 59       	lddsp	r9,sp[0x14]
800027a0:	f2 0e 02 4e 	mul	lr,r9,lr
800027a4:	12 0e       	add	lr,r9
800027a6:	40 68       	lddsp	r8,sp[0x18]
800027a8:	f0 0e 00 0e 	add	lr,r8,lr
800027ac:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800027ae:	e0 60 00 80 	mov	r0,128
800027b2:	18 91       	mov	r1,r12
800027b4:	c1 98       	rjmp	800027e6 <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
800027b6:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800027b8:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
800027bc:	ec 0a 18 00 	cp.b	r10,r6
800027c0:	e8 0a 17 10 	movne	r10,r4
800027c4:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800027c8:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800027cc:	2f f8       	sub	r8,-1
800027ce:	5c 88       	casts.h	r8
800027d0:	f0 07 19 00 	cp.h	r7,r8
800027d4:	fe 9b ff f1 	brhi	800027b6 <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800027d8:	2f fc       	sub	r12,-1
800027da:	5c 8c       	casts.h	r12
800027dc:	f8 02 19 00 	cp.h	r2,r12
800027e0:	e0 88 00 09 	brls	800027f2 <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800027e4:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800027e6:	58 07       	cp.w	r7,0
800027e8:	cf 80       	breq	800027d8 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800027ea:	1d 8b       	ld.ub	r11,lr[0x0]
800027ec:	00 99       	mov	r9,r0
800027ee:	02 98       	mov	r8,r1
800027f0:	ce 4b       	rjmp	800027b8 <et024006_PrintString+0x1e0>
800027f2:	40 08       	lddsp	r8,sp[0x0]
800027f4:	40 09       	lddsp	r9,sp[0x0]
800027f6:	2f f9       	sub	r9,-1
800027f8:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800027fa:	11 88       	ld.ub	r8,r8[0x0]
800027fc:	ec 08 18 00 	cp.b	r8,r6
80002800:	c0 40       	breq	80002808 <et024006_PrintString+0x230>
80002802:	40 1c       	lddsp	r12,sp[0x4]
80002804:	5c 8c       	casts.h	r12
80002806:	c9 5b       	rjmp	80002730 <et024006_PrintString+0x158>
  }
}
80002808:	2f 3d       	sub	sp,-52
8000280a:	d8 32       	popm	r0-r7,pc
8000280c:	80 00       	ld.sh	r0,r0[0x0]
8000280e:	25 10       	sub	r0,81
80002810:	80 00       	ld.sh	r0,r0[0x0]
80002812:	25 b4       	sub	r4,91

80002814 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002814:	32 29       	mov	r9,34
80002816:	fc 18 c0 00 	movh	r8,0xc000
8000281a:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
8000281c:	58 7b       	cp.w	r11,7
8000281e:	e0 88 00 13 	brls	80002844 <et024006_DuplicatePixel+0x30>
80002822:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
80002824:	fc 18 c0 20 	movh	r8,0xc020
80002828:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000282a:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000282c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000282e:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002830:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002832:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002834:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002836:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002838:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
8000283a:	58 79       	cp.w	r9,7
8000283c:	fe 9b ff f6 	brhi	80002828 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002840:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002844:	58 0b       	cp.w	r11,0
80002846:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002848:	fc 18 c0 20 	movh	r8,0xc020
8000284c:	b0 0c       	st.h	r8[0x0],r12
    --count;
8000284e:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002850:	cf e1       	brne	8000284c <et024006_DuplicatePixel+0x38>
80002852:	5e fc       	retal	r12

80002854 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002854:	eb cd 40 e0 	pushm	r5-r7,lr
80002858:	14 97       	mov	r7,r10
8000285a:	12 96       	mov	r6,r9
8000285c:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
8000285e:	f6 c9 00 01 	sub	r9,r11,1
80002862:	0c 09       	add	r9,r6
80002864:	f8 ca 00 01 	sub	r10,r12,1
80002868:	0e 0a       	add	r10,r7
8000286a:	5c 79       	castu.h	r9
8000286c:	5c 7a       	castu.h	r10
8000286e:	5c 7b       	castu.h	r11
80002870:	5c 7c       	castu.h	r12
80002872:	f0 1f 00 07 	mcall	8000288c <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
80002876:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
8000287a:	5c 77       	castu.h	r7
8000287c:	af 3b       	mul	r11,r7
8000287e:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
80002882:	f0 1f 00 04 	mcall	80002890 <et024006_DrawFilledRect+0x3c>
}
80002886:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000288a:	00 00       	add	r0,r0
8000288c:	80 00       	ld.sh	r0,r0[0x0]
8000288e:	25 10       	sub	r0,81
80002890:	80 00       	ld.sh	r0,r0[0x0]
80002892:	28 14       	sub	r4,-127

80002894 <et024006_DrawVertLine>:
  et024006_DrawFilledRect( x, y, length, 1, color );
}


void et024006_DrawVertLine( uint16_t x, uint16_t y, uint16_t length, et024006_color_t color )
{
80002894:	d4 01       	pushm	lr
  et024006_DrawFilledRect( x, y, 1, length, color );
80002896:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
8000289a:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000289e:	30 1a       	mov	r10,1
800028a0:	5c 7b       	castu.h	r11
800028a2:	5c 7c       	castu.h	r12
800028a4:	f0 1f 00 02 	mcall	800028ac <et024006_DrawVertLine+0x18>
}
800028a8:	d8 02       	popm	pc
800028aa:	00 00       	add	r0,r0
800028ac:	80 00       	ld.sh	r0,r0[0x0]
800028ae:	28 54       	sub	r4,-123

800028b0 <et024006_DrawFilledCircle>:
	uint16_t x,
	uint16_t y,
	uint16_t radius,
	uint16_t color,
	uint8_t quadrantMask )
{
800028b0:	d4 31       	pushm	r0-r7,lr
800028b2:	20 5d       	sub	sp,20
800028b4:	18 92       	mov	r2,r12
800028b6:	16 90       	mov	r0,r11
	// Draw only a pixel if radius is zero.
	if (radius == 0) {
800028b8:	58 0a       	cp.w	r10,0
800028ba:	c0 81       	brne	800028ca <et024006_DrawFilledCircle+0x1a>
		et024006_DrawPixel( x, y, color );
800028bc:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800028c0:	5c 7b       	castu.h	r11
800028c2:	5c 7c       	castu.h	r12
800028c4:	f0 1f 00 4f 	mcall	80002a00 <et024006_DrawFilledCircle+0x150>
		return;
800028c8:	c9 98       	rjmp	800029fa <et024006_DrawFilledCircle+0x14a>
	}

	// Set up start iterators.
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;
800028ca:	f4 04 10 fe 	mul	r4,r10,-2
800028ce:	2f d4       	sub	r4,-3
800028d0:	5c 84       	casts.h	r4
800028d2:	e7 dc b0 10 	bfexts	r3,r12,0x0,0x10
800028d6:	ef da b0 10 	bfexts	r7,r10,0x0,0x10
800028da:	30 15       	mov	r5,1
800028dc:	30 06       	mov	r6,0

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800028de:	10 9a       	mov	r10,r8
800028e0:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800028e4:	50 18       	stdsp	sp[0x4],r8
			et024006_DrawVertLine( x + offsetY, y - offsetX,
800028e6:	e3 d9 c0 10 	bfextu	r1,r9,0x0,0x10
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
800028ea:	14 99       	mov	r9,r10
800028ec:	e2 19 00 0c 	andl	r9,0xc,COH
800028f0:	50 29       	stdsp	sp[0x8],r9
			et024006_DrawVertLine( x - offsetY, y - offsetX,
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
800028f2:	14 98       	mov	r8,r10
800028f4:	e2 18 00 30 	andl	r8,0x30,COH
800028f8:	50 38       	stdsp	sp[0xc],r8
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
800028fa:	f3 db c0 10 	bfextu	r9,r11,0x0,0x10
800028fe:	50 09       	stdsp	sp[0x0],r9
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
80002900:	e2 1a 00 c0 	andl	r10,0xc0,COH
80002904:	50 4a       	stdsp	sp[0x10],r10
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
80002906:	40 18       	lddsp	r8,sp[0x4]
80002908:	58 08       	cp.w	r8,0
8000290a:	c1 70       	breq	80002938 <et024006_DrawFilledCircle+0x88>
			et024006_DrawVertLine( x + offsetY, y - offsetX,
8000290c:	e0 06 01 0b 	sub	r11,r0,r6
80002910:	0e 9c       	mov	r12,r7
80002912:	04 0c       	add	r12,r2
80002914:	02 99       	mov	r9,r1
80002916:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
8000291a:	5c 7b       	castu.h	r11
8000291c:	5c 7c       	castu.h	r12
8000291e:	f0 1f 00 3a 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
80002922:	0e 9a       	mov	r10,r7
80002924:	2f fa       	sub	r10,-1
80002926:	e0 07 01 0b 	sub	r11,r0,r7
8000292a:	02 99       	mov	r9,r1
8000292c:	5c 7a       	castu.h	r10
8000292e:	5c 7b       	castu.h	r11
80002930:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
80002934:	f0 1f 00 34 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
80002938:	40 28       	lddsp	r8,sp[0x8]
8000293a:	58 08       	cp.w	r8,0
8000293c:	c1 80       	breq	8000296c <et024006_DrawFilledCircle+0xbc>
			et024006_DrawVertLine( x - offsetY, y - offsetX,
8000293e:	e0 06 01 0b 	sub	r11,r0,r6
80002942:	e4 07 01 0c 	sub	r12,r2,r7
80002946:	02 99       	mov	r9,r1
80002948:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
8000294c:	5c 7b       	castu.h	r11
8000294e:	5c 7c       	castu.h	r12
80002950:	f0 1f 00 2d 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
80002954:	0e 9a       	mov	r10,r7
80002956:	2f fa       	sub	r10,-1
80002958:	e0 07 01 0b 	sub	r11,r0,r7
8000295c:	e4 06 01 0c 	sub	r12,r2,r6
80002960:	02 99       	mov	r9,r1
80002962:	5c 7a       	castu.h	r10
80002964:	5c 7b       	castu.h	r11
80002966:	5c 7c       	castu.h	r12
80002968:	f0 1f 00 27 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
8000296c:	40 39       	lddsp	r9,sp[0xc]
8000296e:	58 09       	cp.w	r9,0
80002970:	c1 40       	breq	80002998 <et024006_DrawFilledCircle+0xe8>
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
80002972:	e4 07 01 0c 	sub	r12,r2,r7
80002976:	02 99       	mov	r9,r1
80002978:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
8000297c:	40 0b       	lddsp	r11,sp[0x0]
8000297e:	5c 7c       	castu.h	r12
80002980:	f0 1f 00 21 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
80002984:	0e 9a       	mov	r10,r7
80002986:	2f fa       	sub	r10,-1
80002988:	e4 06 01 0c 	sub	r12,r2,r6
8000298c:	02 99       	mov	r9,r1
8000298e:	5c 7a       	castu.h	r10
80002990:	40 0b       	lddsp	r11,sp[0x0]
80002992:	5c 7c       	castu.h	r12
80002994:	f0 1f 00 1c 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
80002998:	40 49       	lddsp	r9,sp[0x10]
8000299a:	58 09       	cp.w	r9,0
8000299c:	c1 30       	breq	800029c2 <et024006_DrawFilledCircle+0x112>
			et024006_DrawVertLine( x + offsetY, y, offsetX + 1,
8000299e:	0e 9c       	mov	r12,r7
800029a0:	04 0c       	add	r12,r2
800029a2:	02 99       	mov	r9,r1
800029a4:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
800029a8:	40 0b       	lddsp	r11,sp[0x0]
800029aa:	5c 7c       	castu.h	r12
800029ac:	f0 1f 00 16 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x + offsetX, y, offsetY + 1,
800029b0:	0e 9a       	mov	r10,r7
800029b2:	2f fa       	sub	r10,-1
800029b4:	02 99       	mov	r9,r1
800029b6:	5c 7a       	castu.h	r10
800029b8:	40 0b       	lddsp	r11,sp[0x0]
800029ba:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
800029be:	f0 1f 00 12 	mcall	80002a04 <et024006_DrawFilledCircle+0x154>
				color );
		}

		// Update error value and step offsetY when required.
		if (error < 0) {
800029c2:	30 09       	mov	r9,0
800029c4:	f2 04 19 00 	cp.h	r4,r9
800029c8:	c0 84       	brge	800029d8 <et024006_DrawFilledCircle+0x128>
			error += ((offsetX << 2) + 6);
800029ca:	ec 08 15 02 	lsl	r8,r6,0x2
800029ce:	f0 04 00 04 	add	r4,r8,r4
800029d2:	2f a4       	sub	r4,-6
800029d4:	5c 84       	casts.h	r4
800029d6:	c0 98       	rjmp	800029e8 <et024006_DrawFilledCircle+0x138>
		} else {
			error += (((offsetX - offsetY) << 2) + 10);
800029d8:	2f 64       	sub	r4,-10
800029da:	ec 07 01 08 	sub	r8,r6,r7
800029de:	a3 68       	lsl	r8,0x2
800029e0:	10 04       	add	r4,r8
800029e2:	5c 84       	casts.h	r4
			--offsetY;
800029e4:	20 17       	sub	r7,1
800029e6:	5c 87       	casts.h	r7
		}

		// Next X.
		++offsetX;
800029e8:	2f f6       	sub	r6,-1
800029ea:	5c 86       	casts.h	r6
800029ec:	2f f5       	sub	r5,-1
800029ee:	5c 85       	casts.h	r5
800029f0:	2f f3       	sub	r3,-1
800029f2:	5c 83       	casts.h	r3
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
800029f4:	ec 07 19 00 	cp.h	r7,r6
800029f8:	c8 72       	brcc	80002906 <et024006_DrawFilledCircle+0x56>
		}

		// Next X.
		++offsetX;
	}
}
800029fa:	2f bd       	sub	sp,-20
800029fc:	d8 32       	popm	r0-r7,pc
800029fe:	00 00       	add	r0,r0
80002a00:	80 00       	ld.sh	r0,r0[0x0]
80002a02:	25 60       	sub	r0,86
80002a04:	80 00       	ld.sh	r0,r0[0x0]
80002a06:	28 94       	sub	r4,-119

80002a08 <et024006_CopyPixelsToScreen>:
  }
}


void et024006_CopyPixelsToScreen( et024006_color_t const * pixels, uint32_t count )
{
80002a08:	eb cd 40 80 	pushm	r7,lr
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002a0c:	32 29       	mov	r9,34
80002a0e:	fc 18 c0 00 	movh	r8,0xc000
80002a12:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  while (count >= 8)
80002a14:	58 7b       	cp.w	r11,7
80002a16:	e0 88 00 23 	brls	80002a5c <et024006_CopyPixelsToScreen+0x54>
80002a1a:	16 9a       	mov	r10,r11
80002a1c:	18 98       	mov	r8,r12
  {
    *ET024006_PARAM_ADDR = *pixels++;
80002a1e:	fc 19 c0 20 	movh	r9,0xc020
80002a22:	90 0e       	ld.sh	lr,r8[0x0]
80002a24:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a26:	90 1e       	ld.sh	lr,r8[0x2]
80002a28:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a2a:	90 2e       	ld.sh	lr,r8[0x4]
80002a2c:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a2e:	90 3e       	ld.sh	lr,r8[0x6]
80002a30:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a32:	90 4e       	ld.sh	lr,r8[0x8]
80002a34:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a36:	90 5e       	ld.sh	lr,r8[0xa]
80002a38:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a3a:	90 6e       	ld.sh	lr,r8[0xc]
80002a3c:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002a3e:	90 7e       	ld.sh	lr,r8[0xe]
80002a40:	b2 0e       	st.h	r9[0x0],lr
    }
  }
}


void et024006_CopyPixelsToScreen( et024006_color_t const * pixels, uint32_t count )
80002a42:	2f 08       	sub	r8,-16
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    count-=8;
80002a44:	20 8a       	sub	r10,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  while (count >= 8)
80002a46:	58 7a       	cp.w	r10,7
80002a48:	fe 9b ff ed 	brhi	80002a22 <et024006_CopyPixelsToScreen+0x1a>
    }
  }
}


void et024006_CopyPixelsToScreen( et024006_color_t const * pixels, uint32_t count )
80002a4c:	20 8b       	sub	r11,8
80002a4e:	f6 08 16 03 	lsr	r8,r11,0x3
80002a52:	2f f8       	sub	r8,-1
80002a54:	a5 68       	lsl	r8,0x4
80002a56:	10 0c       	add	r12,r8
80002a58:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    count-=8;
  }
  while( count )
80002a5c:	58 0b       	cp.w	r11,0
80002a5e:	c0 70       	breq	80002a6c <et024006_CopyPixelsToScreen+0x64>
  {
    *ET024006_PARAM_ADDR = *pixels;
80002a60:	fc 18 c0 20 	movh	r8,0xc020
80002a64:	19 19       	ld.sh	r9,r12++
80002a66:	b0 09       	st.h	r8[0x0],r9
    pixels++;
    count--;
80002a68:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    count-=8;
  }
  while( count )
80002a6a:	cf d1       	brne	80002a64 <et024006_CopyPixelsToScreen+0x5c>
80002a6c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002a70 <et024006_PutPixmap>:
  uint16_t map_y,
  uint16_t x,
  uint16_t y,
  uint16_t width,
  uint16_t height )
{
80002a70:	eb cd 40 fe 	pushm	r1-r7,lr
80002a74:	fa c4 ff e0 	sub	r4,sp,-32
80002a78:	18 97       	mov	r7,r12
80002a7a:	16 95       	mov	r5,r11
80002a7c:	14 92       	mov	r2,r10
80002a7e:	12 91       	mov	r1,r9
80002a80:	68 0b       	ld.w	r11,r4[0x0]
80002a82:	68 13       	ld.w	r3,r4[0x4]
80002a84:	68 26       	ld.w	r6,r4[0x8]
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area.
  et024006_SetLimits( x, y, x2, y2 );
80002a86:	f6 c9 00 01 	sub	r9,r11,1
80002a8a:	0c 09       	add	r9,r6
80002a8c:	f0 ca 00 01 	sub	r10,r8,1
80002a90:	06 0a       	add	r10,r3
80002a92:	5c 79       	castu.h	r9
80002a94:	5c 7a       	castu.h	r10
80002a96:	5c 7b       	castu.h	r11
80002a98:	f9 d8 c0 10 	bfextu	r12,r8,0x0,0x10
80002a9c:	f0 1f 00 1d 	mcall	80002b10 <et024006_PutPixmap+0xa0>

  // Offset into pixmap.
  pixmap += map_x;
80002aa0:	f1 d2 c0 10 	bfextu	r8,r2,0x0,0x10
80002aa4:	ee 08 00 17 	add	r7,r7,r8<<0x1
  if (map_y > 0) {
80002aa8:	58 01       	cp.w	r1,0
80002aaa:	c0 70       	breq	80002ab8 <et024006_PutPixmap+0x48>
    pixmap += (uint32_t) map_y * map_width;
80002aac:	f1 d5 c0 10 	bfextu	r8,r5,0x0,0x10
80002ab0:	a1 78       	lsl	r8,0x1
80002ab2:	5c 71       	castu.h	r1
80002ab4:	f0 01 03 47 	mac	r7,r8,r1
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ab8:	32 29       	mov	r9,34
80002aba:	fc 18 c0 00 	movh	r8,0xc000
80002abe:	b0 09       	st.h	r8[0x0],r9
  }
  // we need access to the display SRAM now
  et024006_SelectRegister( HIMAX_SRAMWRITE );

  // In case of no horizontal pixmap clipping, easier handling is possible.
  if ((map_width == width) && (map_x == 0)) {
80002ac0:	e6 05 19 00 	cp.h	r5,r3
80002ac4:	5f 0a       	sreq	r10
80002ac6:	30 08       	mov	r8,0
80002ac8:	f0 02 19 00 	cp.h	r2,r8
80002acc:	5f 09       	sreq	r9
80002ace:	f5 e9 00 09 	and	r9,r10,r9
80002ad2:	f0 09 18 00 	cp.b	r9,r8
80002ad6:	c0 51       	brne	80002ae0 <et024006_PutPixmap+0x70>
    uint32_t count = (uint32_t) width * height;
    et024006_CopyPixelsToScreen( pixmap, count );
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
80002ad8:	58 06       	cp.w	r6,0
80002ada:	c0 c1       	brne	80002af2 <et024006_PutPixmap+0x82>
80002adc:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc

  // In case of no horizontal pixmap clipping, easier handling is possible.
  if ((map_width == width) && (map_x == 0)) {
    // Compute pixel count and copy pixels to screen.
    uint32_t count = (uint32_t) width * height;
    et024006_CopyPixelsToScreen( pixmap, count );
80002ae0:	5c 76       	castu.h	r6
80002ae2:	5c 73       	castu.h	r3
80002ae4:	ec 03 02 4b 	mul	r11,r6,r3
80002ae8:	0e 9c       	mov	r12,r7
80002aea:	f0 1f 00 0b 	mcall	80002b14 <et024006_PutPixmap+0xa4>
80002aee:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
      et024006_CopyPixelsToScreen( pixmap, width );
      pixmap += map_width;
80002af2:	5c 75       	castu.h	r5
80002af4:	a1 75       	lsl	r5,0x1
    et024006_CopyPixelsToScreen( pixmap, count );
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
      et024006_CopyPixelsToScreen( pixmap, width );
80002af6:	e9 d3 c0 10 	bfextu	r4,r3,0x0,0x10
80002afa:	08 9b       	mov	r11,r4
80002afc:	0e 9c       	mov	r12,r7
80002afe:	f0 1f 00 06 	mcall	80002b14 <et024006_PutPixmap+0xa4>
      pixmap += map_width;
80002b02:	0a 07       	add	r7,r5
      --lines_left;
80002b04:	20 16       	sub	r6,1
80002b06:	5c 86       	casts.h	r6
    uint32_t count = (uint32_t) width * height;
    et024006_CopyPixelsToScreen( pixmap, count );
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
80002b08:	cf 91       	brne	80002afa <et024006_PutPixmap+0x8a>
80002b0a:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80002b0e:	00 00       	add	r0,r0
80002b10:	80 00       	ld.sh	r0,r0[0x0]
80002b12:	25 10       	sub	r0,81
80002b14:	80 00       	ld.sh	r0,r0[0x0]
80002b16:	2a 08       	sub	r8,-96

80002b18 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b18:	fc 19 c0 00 	movh	r9,0xc000
80002b1c:	34 6a       	mov	r10,70
80002b1e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b20:	fc 18 c0 20 	movh	r8,0xc020
80002b24:	e0 6b 00 94 	mov	r11,148
80002b28:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b2a:	34 7b       	mov	r11,71
80002b2c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b2e:	34 1b       	mov	r11,65
80002b30:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b32:	34 8b       	mov	r11,72
80002b34:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b36:	30 0b       	mov	r11,0
80002b38:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b3a:	34 9b       	mov	r11,73
80002b3c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b3e:	33 3b       	mov	r11,51
80002b40:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b42:	34 ab       	mov	r11,74
80002b44:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b46:	32 5b       	mov	r11,37
80002b48:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b4a:	34 bb       	mov	r11,75
80002b4c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b4e:	34 5b       	mov	r11,69
80002b50:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b52:	34 cb       	mov	r11,76
80002b54:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b56:	34 4b       	mov	r11,68
80002b58:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b5a:	34 db       	mov	r11,77
80002b5c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b5e:	37 7b       	mov	r11,119
80002b60:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b62:	34 eb       	mov	r11,78
80002b64:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b66:	31 2b       	mov	r11,18
80002b68:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b6a:	34 fb       	mov	r11,79
80002b6c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b6e:	e0 6b 00 cc 	mov	r11,204
80002b72:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b74:	35 0b       	mov	r11,80
80002b76:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b78:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b7a:	35 1a       	mov	r10,81
80002b7c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b7e:	e0 69 00 82 	mov	r9,130
80002b82:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
80002b84:	5e fc       	retal	r12
80002b86:	d7 03       	nop

80002b88 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002b88:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
80002b8c:	fe f7 04 80 	ld.w	r7,pc[1152]
80002b90:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
80002b92:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
80002b94:	16 9c       	mov	r12,r11
80002b96:	f0 1f 01 1f 	mcall	80003010 <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
80002b9a:	35 5c       	mov	r12,85
80002b9c:	f0 1f 01 1e 	mcall	80003014 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
80002ba0:	30 2b       	mov	r11,2
80002ba2:	33 2c       	mov	r12,50
80002ba4:	f0 1f 01 1d 	mcall	80003018 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002ba8:	35 2c       	mov	r12,82
80002baa:	f0 1f 01 1d 	mcall	8000301c <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
80002bae:	35 2c       	mov	r12,82
80002bb0:	f0 1f 01 1c 	mcall	80003020 <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002bb4:	6e 07       	ld.w	r7,r7[0x0]
80002bb6:	33 28       	mov	r8,50
80002bb8:	ee 08 06 46 	mulu.d	r6,r7,r8
80002bbc:	ee 78 42 40 	mov	r8,1000000
80002bc0:	30 09       	mov	r9,0
80002bc2:	ee 7a 42 3f 	mov	r10,999999
80002bc6:	30 0b       	mov	r11,0
80002bc8:	ec 0a 00 0a 	add	r10,r6,r10
80002bcc:	ee 0b 00 4b 	adc	r11,r7,r11
80002bd0:	f0 1f 01 15 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002bd4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002bd8:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002bdc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002be0:	14 38       	cp.w	r8,r10
80002be2:	e0 88 00 09 	brls	80002bf4 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002be6:	12 38       	cp.w	r8,r9
80002be8:	fe 98 ff fa 	brls	80002bdc <et024006_Init+0x54>
80002bec:	12 3a       	cp.w	r10,r9
80002bee:	e0 83 00 a2 	brlo	80002d32 <et024006_Init+0x1aa>
80002bf2:	cf 5b       	rjmp	80002bdc <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002bf4:	12 38       	cp.w	r8,r9
80002bf6:	e0 8b 00 9e 	brhi	80002d32 <et024006_Init+0x1aa>
80002bfa:	12 3a       	cp.w	r10,r9
80002bfc:	e0 83 00 9b 	brlo	80002d32 <et024006_Init+0x1aa>
80002c00:	ce eb       	rjmp	80002bdc <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c02:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c06:	14 38       	cp.w	r8,r10
80002c08:	e0 88 00 09 	brls	80002c1a <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002c0c:	12 38       	cp.w	r8,r9
80002c0e:	fe 98 ff fa 	brls	80002c02 <et024006_Init+0x7a>
80002c12:	12 3a       	cp.w	r10,r9
80002c14:	e0 83 00 a9 	brlo	80002d66 <et024006_Init+0x1de>
80002c18:	cf 5b       	rjmp	80002c02 <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002c1a:	12 38       	cp.w	r8,r9
80002c1c:	e0 8b 00 a5 	brhi	80002d66 <et024006_Init+0x1de>
80002c20:	12 3a       	cp.w	r10,r9
80002c22:	e0 83 00 a2 	brlo	80002d66 <et024006_Init+0x1de>
80002c26:	ce eb       	rjmp	80002c02 <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c28:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c2c:	14 38       	cp.w	r8,r10
80002c2e:	e0 88 00 09 	brls	80002c40 <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002c32:	12 38       	cp.w	r8,r9
80002c34:	fe 98 ff fa 	brls	80002c28 <et024006_Init+0xa0>
80002c38:	12 3a       	cp.w	r10,r9
80002c3a:	e0 83 01 1e 	brlo	80002e76 <et024006_Init+0x2ee>
80002c3e:	cf 5b       	rjmp	80002c28 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002c40:	12 38       	cp.w	r8,r9
80002c42:	e0 8b 01 1a 	brhi	80002e76 <et024006_Init+0x2ee>
80002c46:	12 3a       	cp.w	r10,r9
80002c48:	e0 83 01 17 	brlo	80002e76 <et024006_Init+0x2ee>
80002c4c:	ce eb       	rjmp	80002c28 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c4e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c52:	14 38       	cp.w	r8,r10
80002c54:	e0 88 00 09 	brls	80002c66 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002c58:	12 38       	cp.w	r8,r9
80002c5a:	fe 98 ff fa 	brls	80002c4e <et024006_Init+0xc6>
80002c5e:	12 3a       	cp.w	r10,r9
80002c60:	e0 83 01 29 	brlo	80002eb2 <et024006_Init+0x32a>
80002c64:	cf 5b       	rjmp	80002c4e <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002c66:	12 38       	cp.w	r8,r9
80002c68:	e0 8b 01 25 	brhi	80002eb2 <et024006_Init+0x32a>
80002c6c:	12 3a       	cp.w	r10,r9
80002c6e:	e0 83 01 22 	brlo	80002eb2 <et024006_Init+0x32a>
80002c72:	ce eb       	rjmp	80002c4e <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c74:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c78:	14 38       	cp.w	r8,r10
80002c7a:	e0 88 00 09 	brls	80002c8c <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002c7e:	12 38       	cp.w	r8,r9
80002c80:	fe 98 ff fa 	brls	80002c74 <et024006_Init+0xec>
80002c84:	12 3a       	cp.w	r10,r9
80002c86:	e0 83 01 35 	brlo	80002ef0 <et024006_Init+0x368>
80002c8a:	cf 5b       	rjmp	80002c74 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002c8c:	12 38       	cp.w	r8,r9
80002c8e:	e0 8b 01 31 	brhi	80002ef0 <et024006_Init+0x368>
80002c92:	12 3a       	cp.w	r10,r9
80002c94:	e0 83 01 2e 	brlo	80002ef0 <et024006_Init+0x368>
80002c98:	ce eb       	rjmp	80002c74 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c9a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c9e:	14 38       	cp.w	r8,r10
80002ca0:	e0 88 00 09 	brls	80002cb2 <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ca4:	12 38       	cp.w	r8,r9
80002ca6:	fe 98 ff fa 	brls	80002c9a <et024006_Init+0x112>
80002caa:	12 3a       	cp.w	r10,r9
80002cac:	e0 83 01 40 	brlo	80002f2c <et024006_Init+0x3a4>
80002cb0:	cf 5b       	rjmp	80002c9a <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002cb2:	12 38       	cp.w	r8,r9
80002cb4:	e0 8b 01 3c 	brhi	80002f2c <et024006_Init+0x3a4>
80002cb8:	12 3a       	cp.w	r10,r9
80002cba:	e0 83 01 39 	brlo	80002f2c <et024006_Init+0x3a4>
80002cbe:	ce eb       	rjmp	80002c9a <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002cc0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002cc4:	14 38       	cp.w	r8,r10
80002cc6:	e0 88 00 09 	brls	80002cd8 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002cca:	12 38       	cp.w	r8,r9
80002ccc:	fe 98 ff fa 	brls	80002cc0 <et024006_Init+0x138>
80002cd0:	12 3a       	cp.w	r10,r9
80002cd2:	e0 83 01 4b 	brlo	80002f68 <et024006_Init+0x3e0>
80002cd6:	cf 5b       	rjmp	80002cc0 <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002cd8:	12 38       	cp.w	r8,r9
80002cda:	e0 8b 01 47 	brhi	80002f68 <et024006_Init+0x3e0>
80002cde:	12 3a       	cp.w	r10,r9
80002ce0:	e0 83 01 44 	brlo	80002f68 <et024006_Init+0x3e0>
80002ce4:	ce eb       	rjmp	80002cc0 <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ce6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002cea:	14 38       	cp.w	r8,r10
80002cec:	e0 88 00 09 	brls	80002cfe <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002cf0:	12 38       	cp.w	r8,r9
80002cf2:	fe 98 ff fa 	brls	80002ce6 <et024006_Init+0x15e>
80002cf6:	12 3a       	cp.w	r10,r9
80002cf8:	e0 83 01 56 	brlo	80002fa4 <et024006_Init+0x41c>
80002cfc:	cf 5b       	rjmp	80002ce6 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002cfe:	12 38       	cp.w	r8,r9
80002d00:	e0 8b 01 52 	brhi	80002fa4 <et024006_Init+0x41c>
80002d04:	12 3a       	cp.w	r10,r9
80002d06:	e0 83 01 4f 	brlo	80002fa4 <et024006_Init+0x41c>
80002d0a:	ce eb       	rjmp	80002ce6 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002d0c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002d10:	14 38       	cp.w	r8,r10
80002d12:	e0 88 00 09 	brls	80002d24 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002d16:	12 38       	cp.w	r8,r9
80002d18:	fe 98 ff fa 	brls	80002d0c <et024006_Init+0x184>
80002d1c:	12 3a       	cp.w	r10,r9
80002d1e:	e0 83 01 64 	brlo	80002fe6 <et024006_Init+0x45e>
80002d22:	cf 5b       	rjmp	80002d0c <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002d24:	12 38       	cp.w	r8,r9
80002d26:	e0 8b 01 60 	brhi	80002fe6 <et024006_Init+0x45e>
80002d2a:	12 3a       	cp.w	r10,r9
80002d2c:	e0 83 01 5d 	brlo	80002fe6 <et024006_Init+0x45e>
80002d30:	ce eb       	rjmp	80002d0c <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002d32:	35 2c       	mov	r12,82
80002d34:	f0 1f 00 ba 	mcall	8000301c <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002d38:	fe f8 02 d4 	ld.w	r8,pc[724]
80002d3c:	70 07       	ld.w	r7,r8[0x0]
80002d3e:	30 58       	mov	r8,5
80002d40:	ee 08 06 46 	mulu.d	r6,r7,r8
80002d44:	e0 68 03 e8 	mov	r8,1000
80002d48:	30 09       	mov	r9,0
80002d4a:	e0 6a 03 e7 	mov	r10,999
80002d4e:	30 0b       	mov	r11,0
80002d50:	ec 0a 00 0a 	add	r10,r6,r10
80002d54:	ee 0b 00 4b 	adc	r11,r7,r11
80002d58:	f0 1f 00 b3 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d5c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d60:	f0 0a 00 0a 	add	r10,r8,r10
80002d64:	c4 fb       	rjmp	80002c02 <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
80002d66:	f0 1f 00 b1 	mcall	80003028 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d6a:	fc 19 c0 00 	movh	r9,0xc000
80002d6e:	30 1a       	mov	r10,1
80002d70:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d72:	fc 18 c0 20 	movh	r8,0xc020
80002d76:	30 6b       	mov	r11,6
80002d78:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d7a:	33 ab       	mov	r11,58
80002d7c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d7e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d80:	33 bb       	mov	r11,59
80002d82:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d84:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d86:	33 ca       	mov	r10,60
80002d88:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d8a:	e0 6a 00 f0 	mov	r10,240
80002d8e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d90:	33 db       	mov	r11,61
80002d92:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d94:	30 07       	mov	r7,0
80002d96:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d98:	33 eb       	mov	r11,62
80002d9a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d9c:	33 8b       	mov	r11,56
80002d9e:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002da0:	34 0c       	mov	r12,64
80002da2:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002da4:	30 fe       	mov	lr,15
80002da6:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002da8:	34 1e       	mov	lr,65
80002daa:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dac:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dae:	32 7a       	mov	r10,39
80002db0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002db2:	30 2a       	mov	r10,2
80002db4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002db6:	32 8e       	mov	lr,40
80002db8:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dba:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dbc:	32 9e       	mov	lr,41
80002dbe:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dc0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dc2:	32 ae       	mov	lr,42
80002dc4:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dc6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dc8:	32 ce       	mov	lr,44
80002dca:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dcc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dce:	32 de       	mov	lr,45
80002dd0:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dd2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dd4:	31 9a       	mov	r10,25
80002dd6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dd8:	34 9a       	mov	r10,73
80002dda:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ddc:	e0 6a 00 93 	mov	r10,147
80002de0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002de2:	30 8a       	mov	r10,8
80002de4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002de6:	31 6a       	mov	r10,22
80002de8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dea:	36 8a       	mov	r10,104
80002dec:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dee:	32 3a       	mov	r10,35
80002df0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002df2:	e0 6a 00 95 	mov	r10,149
80002df6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002df8:	32 4e       	mov	lr,36
80002dfa:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dfc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dfe:	32 5a       	mov	r10,37
80002e00:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e02:	e0 6a 00 ff 	mov	r10,255
80002e06:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e08:	e0 6a 00 90 	mov	r10,144
80002e0c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e0e:	37 fa       	mov	r10,127
80002e10:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e12:	33 5a       	mov	r10,53
80002e14:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e16:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e18:	33 6a       	mov	r10,54
80002e1a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e1c:	37 8a       	mov	r10,120
80002e1e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e20:	31 da       	mov	r10,29
80002e22:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e24:	30 7a       	mov	r10,7
80002e26:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e28:	31 ea       	mov	r10,30
80002e2a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e2c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e2e:	31 fa       	mov	r10,31
80002e30:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e32:	30 4a       	mov	r10,4
80002e34:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e36:	32 0a       	mov	r10,32
80002e38:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e3a:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e3c:	34 4a       	mov	r10,68
80002e3e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e40:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e42:	34 5a       	mov	r10,69
80002e44:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e46:	31 29       	mov	r9,18
80002e48:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002e4a:	4f 18       	lddpc	r8,8000300c <et024006_Init+0x484>
80002e4c:	70 07       	ld.w	r7,r8[0x0]
80002e4e:	30 a8       	mov	r8,10
80002e50:	ee 08 06 46 	mulu.d	r6,r7,r8
80002e54:	e0 68 03 e8 	mov	r8,1000
80002e58:	30 09       	mov	r9,0
80002e5a:	e0 6a 03 e7 	mov	r10,999
80002e5e:	30 0b       	mov	r11,0
80002e60:	ec 0a 00 0a 	add	r10,r6,r10
80002e64:	ee 0b 00 4b 	adc	r11,r7,r11
80002e68:	f0 1f 00 6f 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002e6c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002e70:	f0 0a 00 0a 	add	r10,r8,r10
80002e74:	cd aa       	rjmp	80002c28 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002e76:	31 c9       	mov	r9,28
80002e78:	fc 18 c0 00 	movh	r8,0xc000
80002e7c:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002e7e:	30 49       	mov	r9,4
80002e80:	fc 18 c0 20 	movh	r8,0xc020
80002e84:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002e86:	4e 28       	lddpc	r8,8000300c <et024006_Init+0x484>
80002e88:	70 07       	ld.w	r7,r8[0x0]
80002e8a:	31 48       	mov	r8,20
80002e8c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002e90:	e0 68 03 e8 	mov	r8,1000
80002e94:	30 09       	mov	r9,0
80002e96:	e0 6a 03 e7 	mov	r10,999
80002e9a:	30 0b       	mov	r11,0
80002e9c:	ec 0a 00 0a 	add	r10,r6,r10
80002ea0:	ee 0b 00 4b 	adc	r11,r7,r11
80002ea4:	f0 1f 00 60 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ea8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002eac:	f0 0a 00 0a 	add	r10,r8,r10
80002eb0:	cc fa       	rjmp	80002c4e <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002eb2:	34 39       	mov	r9,67
80002eb4:	fc 18 c0 00 	movh	r8,0xc000
80002eb8:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002eba:	e0 69 00 80 	mov	r9,128
80002ebe:	fc 18 c0 20 	movh	r8,0xc020
80002ec2:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002ec4:	4d 28       	lddpc	r8,8000300c <et024006_Init+0x484>
80002ec6:	70 07       	ld.w	r7,r8[0x0]
80002ec8:	30 58       	mov	r8,5
80002eca:	ee 08 06 46 	mulu.d	r6,r7,r8
80002ece:	e0 68 03 e8 	mov	r8,1000
80002ed2:	30 09       	mov	r9,0
80002ed4:	e0 6a 03 e7 	mov	r10,999
80002ed8:	30 0b       	mov	r11,0
80002eda:	ec 0a 00 0a 	add	r10,r6,r10
80002ede:	ee 0b 00 4b 	adc	r11,r7,r11
80002ee2:	f0 1f 00 51 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ee6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002eea:	f0 0a 00 0a 	add	r10,r8,r10
80002eee:	cc 3a       	rjmp	80002c74 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ef0:	31 b9       	mov	r9,27
80002ef2:	fc 18 c0 00 	movh	r8,0xc000
80002ef6:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002ef8:	30 89       	mov	r9,8
80002efa:	fc 18 c0 20 	movh	r8,0xc020
80002efe:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002f00:	4c 38       	lddpc	r8,8000300c <et024006_Init+0x484>
80002f02:	70 07       	ld.w	r7,r8[0x0]
80002f04:	32 88       	mov	r8,40
80002f06:	ee 08 06 46 	mulu.d	r6,r7,r8
80002f0a:	e0 68 03 e8 	mov	r8,1000
80002f0e:	30 09       	mov	r9,0
80002f10:	e0 6a 03 e7 	mov	r10,999
80002f14:	30 0b       	mov	r11,0
80002f16:	ec 0a 00 0a 	add	r10,r6,r10
80002f1a:	ee 0b 00 4b 	adc	r11,r7,r11
80002f1e:	f0 1f 00 42 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f22:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f26:	f0 0a 00 0a 	add	r10,r8,r10
80002f2a:	cb 8a       	rjmp	80002c9a <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002f2c:	31 b9       	mov	r9,27
80002f2e:	fc 18 c0 00 	movh	r8,0xc000
80002f32:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002f34:	31 09       	mov	r9,16
80002f36:	fc 18 c0 20 	movh	r8,0xc020
80002f3a:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002f3c:	4b 48       	lddpc	r8,8000300c <et024006_Init+0x484>
80002f3e:	70 07       	ld.w	r7,r8[0x0]
80002f40:	32 88       	mov	r8,40
80002f42:	ee 08 06 46 	mulu.d	r6,r7,r8
80002f46:	e0 68 03 e8 	mov	r8,1000
80002f4a:	30 09       	mov	r9,0
80002f4c:	e0 6a 03 e7 	mov	r10,999
80002f50:	30 0b       	mov	r11,0
80002f52:	ec 0a 00 0a 	add	r10,r6,r10
80002f56:	ee 0b 00 4b 	adc	r11,r7,r11
80002f5a:	f0 1f 00 33 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f5e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f62:	f0 0a 00 0a 	add	r10,r8,r10
80002f66:	ca da       	rjmp	80002cc0 <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002f68:	32 69       	mov	r9,38
80002f6a:	fc 18 c0 00 	movh	r8,0xc000
80002f6e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002f70:	30 49       	mov	r9,4
80002f72:	fc 18 c0 20 	movh	r8,0xc020
80002f76:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002f78:	4a 58       	lddpc	r8,8000300c <et024006_Init+0x484>
80002f7a:	70 07       	ld.w	r7,r8[0x0]
80002f7c:	32 88       	mov	r8,40
80002f7e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002f82:	e0 68 03 e8 	mov	r8,1000
80002f86:	30 09       	mov	r9,0
80002f88:	e0 6a 03 e7 	mov	r10,999
80002f8c:	30 0b       	mov	r11,0
80002f8e:	ec 0a 00 0a 	add	r10,r6,r10
80002f92:	ee 0b 00 4b 	adc	r11,r7,r11
80002f96:	f0 1f 00 24 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f9a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f9e:	f0 0a 00 0a 	add	r10,r8,r10
80002fa2:	ca 2a       	rjmp	80002ce6 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002fa4:	fc 19 c0 00 	movh	r9,0xc000
80002fa8:	32 6a       	mov	r10,38
80002faa:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002fac:	fc 18 c0 20 	movh	r8,0xc020
80002fb0:	32 4b       	mov	r11,36
80002fb2:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002fb4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002fb6:	32 c9       	mov	r9,44
80002fb8:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002fba:	49 58       	lddpc	r8,8000300c <et024006_Init+0x484>
80002fbc:	70 07       	ld.w	r7,r8[0x0]
80002fbe:	32 88       	mov	r8,40
80002fc0:	ee 08 06 46 	mulu.d	r6,r7,r8
80002fc4:	e0 68 03 e8 	mov	r8,1000
80002fc8:	30 09       	mov	r9,0
80002fca:	e0 6a 03 e7 	mov	r10,999
80002fce:	30 0b       	mov	r11,0
80002fd0:	ec 0a 00 0a 	add	r10,r6,r10
80002fd4:	ee 0b 00 4b 	adc	r11,r7,r11
80002fd8:	f0 1f 00 13 	mcall	80003024 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002fdc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002fe0:	f0 0a 00 0a 	add	r10,r8,r10
80002fe4:	c9 4a       	rjmp	80002d0c <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002fe6:	fc 19 c0 00 	movh	r9,0xc000
80002fea:	32 68       	mov	r8,38
80002fec:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002fee:	fc 18 c0 20 	movh	r8,0xc020
80002ff2:	33 ca       	mov	r10,60
80002ff4:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ff6:	37 0a       	mov	r10,112
80002ff8:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
80002ffa:	90 0b       	ld.sh	r11,r8[0x0]
80002ffc:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ffe:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80003000:	16 99       	mov	r9,r11
80003002:	a3 b9       	sbr	r9,0x3
80003004:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
80003006:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000300a:	00 00       	add	r0,r0
8000300c:	00 00       	add	r0,r0
8000300e:	05 30       	ld.ub	r0,r2++
80003010:	80 00       	ld.sh	r0,r0[0x0]
80003012:	30 2c       	mov	r12,2
80003014:	80 00       	ld.sh	r0,r0[0x0]
80003016:	31 cc       	mov	r12,28
80003018:	80 00       	ld.sh	r0,r0[0x0]
8000301a:	31 48       	mov	r8,20
8000301c:	80 00       	ld.sh	r0,r0[0x0]
8000301e:	31 fa       	mov	r10,31
80003020:	80 00       	ld.sh	r0,r0[0x0]
80003022:	32 16       	mov	r6,33
80003024:	80 00       	ld.sh	r0,r0[0x0]
80003026:	46 28       	lddsp	r8,sp[0x188]
80003028:	80 00       	ld.sh	r0,r0[0x0]
8000302a:	2b 18       	sub	r8,-79

8000302c <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
8000302c:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80003030:	ee 78 42 3f 	mov	r8,999999
80003034:	f8 08 00 09 	add	r9,r12,r8
80003038:	e0 68 de 83 	mov	r8,56963
8000303c:	ea 18 43 1b 	orh	r8,0x431b
80003040:	f2 08 06 48 	mulu.d	r8,r9,r8
80003044:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80003048:	f0 08 00 25 	add	r5,r8,r8<<0x2
8000304c:	a3 65       	lsl	r5,0x2
8000304e:	ea c5 fc 19 	sub	r5,r5,-999
80003052:	e0 69 4d d3 	mov	r9,19923
80003056:	ea 19 10 62 	orh	r9,0x1062
8000305a:	ea 09 06 44 	mulu.d	r4,r5,r9
8000305e:	a7 85       	lsr	r5,0x6
80003060:	f0 0a 15 04 	lsl	r10,r8,0x4
80003064:	f4 08 01 07 	sub	r7,r10,r8
80003068:	a1 77       	lsl	r7,0x1
8000306a:	ee c7 fc 19 	sub	r7,r7,-999
8000306e:	ee 09 06 46 	mulu.d	r6,r7,r9
80003072:	0e 94       	mov	r4,r7
80003074:	a7 84       	lsr	r4,0x6
80003076:	f4 08 01 07 	sub	r7,r10,r8
8000307a:	a3 67       	lsl	r7,0x2
8000307c:	ee c7 fc 19 	sub	r7,r7,-999
80003080:	ee 09 06 46 	mulu.d	r6,r7,r9
80003084:	a7 87       	lsr	r7,0x6
80003086:	f0 03 10 5a 	mul	r3,r8,90
8000308a:	e6 c3 fc 19 	sub	r3,r3,-999
8000308e:	e6 09 06 42 	mulu.d	r2,r3,r9
80003092:	e6 0c 16 06 	lsr	r12,r3,0x6
80003096:	e0 63 00 d2 	mov	r3,210
8000309a:	f0 03 02 43 	mul	r3,r8,r3
8000309e:	e6 c3 fc 19 	sub	r3,r3,-999
800030a2:	e6 09 06 42 	mulu.d	r2,r3,r9
800030a6:	e6 06 16 06 	lsr	r6,r3,0x6
800030aa:	f4 08 01 0b 	sub	r11,r10,r8
800030ae:	a5 6b       	lsl	r11,0x4
800030b0:	f6 cb fc 19 	sub	r11,r11,-999
800030b4:	f6 09 06 4a 	mulu.d	r10,r11,r9
800030b8:	f6 0e 16 06 	lsr	lr,r11,0x6
800030bc:	f0 03 10 64 	mul	r3,r8,100
800030c0:	e6 c3 fc 19 	sub	r3,r3,-999
800030c4:	e6 09 06 42 	mulu.d	r2,r3,r9
800030c8:	a7 83       	lsr	r3,0x6
800030ca:	e0 6a 01 0e 	mov	r10,270
800030ce:	b5 38       	mul	r8,r10
800030d0:	f0 c8 fc 19 	sub	r8,r8,-999
800030d4:	f0 09 06 48 	mulu.d	r8,r8,r9
800030d8:	a7 89       	lsr	r9,0x6
800030da:	ec 04 00 0a 	add	r10,r6,r4
800030de:	1c 3a       	cp.w	r10,lr
800030e0:	f4 0e 17 20 	movhs	lr,r10
800030e4:	ee 05 00 0b 	add	r11,r7,r5
800030e8:	18 3b       	cp.w	r11,r12
800030ea:	f6 0c 17 20 	movhs	r12,r11
800030ee:	06 3b       	cp.w	r11,r3
800030f0:	e6 0b 17 30 	movlo	r11,r3
800030f4:	12 3a       	cp.w	r10,r9
800030f6:	f4 09 17 20 	movhs	r9,r10
800030fa:	eb e4 11 05 	or	r5,r5,r4<<0x10
800030fe:	fe 6a 1c 00 	mov	r10,-123904
80003102:	95 05       	st.w	r10[0x0],r5
80003104:	ef e6 11 07 	or	r7,r7,r6<<0x10
80003108:	ef ec 10 87 	or	r7,r7,r12<<0x8
8000310c:	ef ee 11 87 	or	r7,r7,lr<<0x18
80003110:	95 17       	st.w	r10[0x4],r7
80003112:	1c 39       	cp.w	r9,lr
80003114:	f2 0e 17 20 	movhs	lr,r9
80003118:	18 3b       	cp.w	r11,r12
8000311a:	f8 0b 17 30 	movlo	r11,r12
8000311e:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80003122:	95 2b       	st.w	r10[0x8],r11
80003124:	e0 68 10 03 	mov	r8,4099
80003128:	95 38       	st.w	r10[0xc],r8
8000312a:	30 19       	mov	r9,1
8000312c:	48 48       	lddpc	r8,8000313c <smc_init+0x110>
8000312e:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80003130:	31 4b       	mov	r11,20
80003132:	48 4c       	lddpc	r12,80003140 <smc_init+0x114>
80003134:	f0 1f 00 04 	mcall	80003144 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80003138:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000313c:	00 00       	add	r0,r0
8000313e:	05 38       	ld.ub	r8,r2++
80003140:	80 07       	ld.sh	r7,r0[0x0]
80003142:	b0 10       	st.h	r8[0x2],r0
80003144:	80 00       	ld.sh	r0,r0[0x0]
80003146:	31 9c       	mov	r12,25

80003148 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003148:	f8 08 16 05 	lsr	r8,r12,0x5
8000314c:	a9 68       	lsl	r8,0x8
8000314e:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80003152:	58 1b       	cp.w	r11,1
80003154:	c0 d0       	breq	8000316e <gpio_enable_module_pin+0x26>
80003156:	c0 63       	brcs	80003162 <gpio_enable_module_pin+0x1a>
80003158:	58 2b       	cp.w	r11,2
8000315a:	c1 00       	breq	8000317a <gpio_enable_module_pin+0x32>
8000315c:	58 3b       	cp.w	r11,3
8000315e:	c1 40       	breq	80003186 <gpio_enable_module_pin+0x3e>
80003160:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003162:	30 19       	mov	r9,1
80003164:	f2 0c 09 49 	lsl	r9,r9,r12
80003168:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000316a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000316c:	c1 28       	rjmp	80003190 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000316e:	30 19       	mov	r9,1
80003170:	f2 0c 09 49 	lsl	r9,r9,r12
80003174:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003176:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003178:	c0 c8       	rjmp	80003190 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000317a:	30 19       	mov	r9,1
8000317c:	f2 0c 09 49 	lsl	r9,r9,r12
80003180:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80003182:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003184:	c0 68       	rjmp	80003190 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003186:	30 19       	mov	r9,1
80003188:	f2 0c 09 49 	lsl	r9,r9,r12
8000318c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000318e:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80003190:	30 19       	mov	r9,1
80003192:	f2 0c 09 4c 	lsl	r12,r9,r12
80003196:	91 2c       	st.w	r8[0x8],r12
80003198:	5e fd       	retal	0
8000319a:	d7 03       	nop

8000319c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000319c:	d4 21       	pushm	r4-r7,lr
8000319e:	18 97       	mov	r7,r12
800031a0:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800031a2:	58 0b       	cp.w	r11,0
800031a4:	c0 31       	brne	800031aa <gpio_enable_module+0xe>
800031a6:	30 05       	mov	r5,0
800031a8:	c0 d8       	rjmp	800031c2 <gpio_enable_module+0x26>
800031aa:	30 06       	mov	r6,0
800031ac:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800031ae:	6e 1b       	ld.w	r11,r7[0x4]
800031b0:	6e 0c       	ld.w	r12,r7[0x0]
800031b2:	f0 1f 00 06 	mcall	800031c8 <gpio_enable_module+0x2c>
800031b6:	18 45       	or	r5,r12
		gpiomap++;
800031b8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800031ba:	2f f6       	sub	r6,-1
800031bc:	0c 34       	cp.w	r4,r6
800031be:	fe 9b ff f8 	brhi	800031ae <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800031c2:	0a 9c       	mov	r12,r5
800031c4:	d8 22       	popm	r4-r7,pc
800031c6:	00 00       	add	r0,r0
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	31 48       	mov	r8,20

800031cc <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800031cc:	f8 08 16 05 	lsr	r8,r12,0x5
800031d0:	a9 68       	lsl	r8,0x8
800031d2:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
800031d6:	30 19       	mov	r9,1
800031d8:	f2 0c 09 4c 	lsl	r12,r9,r12
800031dc:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
800031e0:	91 1c       	st.w	r8[0x4],r12
}
800031e2:	5e fc       	retal	r12

800031e4 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800031e4:	f8 08 16 05 	lsr	r8,r12,0x5
800031e8:	a9 68       	lsl	r8,0x8
800031ea:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
800031ee:	71 88       	ld.w	r8,r8[0x60]
800031f0:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800031f4:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800031f8:	5e fc       	retal	r12

800031fa <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800031fa:	f8 08 16 05 	lsr	r8,r12,0x5
800031fe:	a9 68       	lsl	r8,0x8
80003200:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003204:	30 19       	mov	r9,1
80003206:	f2 0c 09 4c 	lsl	r12,r9,r12
8000320a:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000320e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003212:	91 1c       	st.w	r8[0x4],r12
}
80003214:	5e fc       	retal	r12

80003216 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003216:	f8 08 16 05 	lsr	r8,r12,0x5
8000321a:	a9 68       	lsl	r8,0x8
8000321c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80003220:	30 19       	mov	r9,1
80003222:	f2 0c 09 4c 	lsl	r12,r9,r12
80003226:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000322a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000322e:	91 1c       	st.w	r8[0x4],r12
}
80003230:	5e fc       	retal	r12

80003232 <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003232:	f8 08 16 05 	lsr	r8,r12,0x5
80003236:	a9 68       	lsl	r8,0x8
80003238:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000323c:	30 19       	mov	r9,1
8000323e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003242:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003246:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000324a:	91 1c       	st.w	r8[0x4],r12
}
8000324c:	5e fc       	retal	r12

8000324e <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000324e:	f8 08 16 05 	lsr	r8,r12,0x5
80003252:	a9 68       	lsl	r8,0x8
80003254:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80003258:	30 19       	mov	r9,1
8000325a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000325e:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80003262:	12 3b       	cp.w	r11,r9
80003264:	c0 a0       	breq	80003278 <gpio_enable_pin_interrupt+0x2a>
80003266:	c0 43       	brcs	8000326e <gpio_enable_pin_interrupt+0x20>
80003268:	58 2b       	cp.w	r11,2
8000326a:	c1 11       	brne	8000328c <gpio_enable_pin_interrupt+0x3e>
8000326c:	c0 b8       	rjmp	80003282 <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
8000326e:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003272:	f1 4c 00 b8 	st.w	r8[184],r12
80003276:	c0 c8       	rjmp	8000328e <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80003278:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
8000327c:	f1 4c 00 b8 	st.w	r8[184],r12
80003280:	c0 78       	rjmp	8000328e <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003282:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80003286:	f1 4c 00 b4 	st.w	r8[180],r12
8000328a:	c0 28       	rjmp	8000328e <gpio_enable_pin_interrupt+0x40>
8000328c:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
8000328e:	f1 4c 00 94 	st.w	r8[148],r12
80003292:	5e fd       	retal	0

80003294 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003294:	c0 08       	rjmp	80003294 <_unhandled_interrupt>
80003296:	d7 03       	nop

80003298 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003298:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000329c:	49 99       	lddpc	r9,80003300 <INTC_register_interrupt+0x68>
8000329e:	f2 08 00 39 	add	r9,r9,r8<<0x3
800032a2:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800032a6:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800032a8:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800032ac:	58 0a       	cp.w	r10,0
800032ae:	c0 91       	brne	800032c0 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800032b0:	49 59       	lddpc	r9,80003304 <INTC_register_interrupt+0x6c>
800032b2:	49 6a       	lddpc	r10,80003308 <INTC_register_interrupt+0x70>
800032b4:	12 1a       	sub	r10,r9
800032b6:	fe 79 08 00 	mov	r9,-63488
800032ba:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800032be:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800032c0:	58 1a       	cp.w	r10,1
800032c2:	c0 a1       	brne	800032d6 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800032c4:	49 09       	lddpc	r9,80003304 <INTC_register_interrupt+0x6c>
800032c6:	49 2a       	lddpc	r10,8000330c <INTC_register_interrupt+0x74>
800032c8:	12 1a       	sub	r10,r9
800032ca:	bf aa       	sbr	r10,0x1e
800032cc:	fe 79 08 00 	mov	r9,-63488
800032d0:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800032d4:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800032d6:	58 2a       	cp.w	r10,2
800032d8:	c0 a1       	brne	800032ec <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800032da:	48 b9       	lddpc	r9,80003304 <INTC_register_interrupt+0x6c>
800032dc:	48 da       	lddpc	r10,80003310 <INTC_register_interrupt+0x78>
800032de:	12 1a       	sub	r10,r9
800032e0:	bf ba       	sbr	r10,0x1f
800032e2:	fe 79 08 00 	mov	r9,-63488
800032e6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800032ea:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800032ec:	48 69       	lddpc	r9,80003304 <INTC_register_interrupt+0x6c>
800032ee:	48 aa       	lddpc	r10,80003314 <INTC_register_interrupt+0x7c>
800032f0:	12 1a       	sub	r10,r9
800032f2:	ea 1a c0 00 	orh	r10,0xc000
800032f6:	fe 79 08 00 	mov	r9,-63488
800032fa:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800032fe:	5e fc       	retal	r12
80003300:	80 07       	ld.sh	r7,r0[0x0]
80003302:	b0 b0       	st.b	r8[0x3],r0
80003304:	80 00       	ld.sh	r0,r0[0x0]
80003306:	a0 00       	st.h	r0[0x0],r0
80003308:	80 00       	ld.sh	r0,r0[0x0]
8000330a:	a1 04       	ld.d	r4,r0
8000330c:	80 00       	ld.sh	r0,r0[0x0]
8000330e:	a1 12       	ld.d	r2,--r0
80003310:	80 00       	ld.sh	r0,r0[0x0]
80003312:	a1 20       	st.d	r0++,r0
80003314:	80 00       	ld.sh	r0,r0[0x0]
80003316:	a1 2e       	st.d	r0++,lr

80003318 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003318:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000331a:	49 18       	lddpc	r8,8000335c <INTC_init_interrupts+0x44>
8000331c:	e3 b8 00 01 	mtsr	0x4,r8
80003320:	49 0e       	lddpc	lr,80003360 <INTC_init_interrupts+0x48>
80003322:	30 07       	mov	r7,0
80003324:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003326:	49 0c       	lddpc	r12,80003364 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003328:	49 05       	lddpc	r5,80003368 <INTC_init_interrupts+0x50>
8000332a:	10 15       	sub	r5,r8
8000332c:	fe 76 08 00 	mov	r6,-63488
80003330:	c1 08       	rjmp	80003350 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003332:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003334:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003336:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003338:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
8000333c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000333e:	10 3a       	cp.w	r10,r8
80003340:	fe 9b ff fc 	brhi	80003338 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003344:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80003348:	2f f7       	sub	r7,-1
8000334a:	2f 8e       	sub	lr,-8
8000334c:	59 47       	cp.w	r7,20
8000334e:	c0 50       	breq	80003358 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003350:	7c 08       	ld.w	r8,lr[0x0]
80003352:	58 08       	cp.w	r8,0
80003354:	ce f1       	brne	80003332 <INTC_init_interrupts+0x1a>
80003356:	cf 7b       	rjmp	80003344 <INTC_init_interrupts+0x2c>
80003358:	d8 22       	popm	r4-r7,pc
8000335a:	00 00       	add	r0,r0
8000335c:	80 00       	ld.sh	r0,r0[0x0]
8000335e:	a0 00       	st.h	r0[0x0],r0
80003360:	80 07       	ld.sh	r7,r0[0x0]
80003362:	b0 b0       	st.b	r8[0x3],r0
80003364:	80 00       	ld.sh	r0,r0[0x0]
80003366:	32 94       	mov	r4,41
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	a1 04       	ld.d	r4,r0

8000336c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000336c:	fe 78 08 00 	mov	r8,-63488
80003370:	e0 69 00 83 	mov	r9,131
80003374:	f2 0c 01 0c 	sub	r12,r9,r12
80003378:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000337c:	f2 ca ff c0 	sub	r10,r9,-64
80003380:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003384:	58 08       	cp.w	r8,0
80003386:	c0 21       	brne	8000338a <_get_interrupt_handler+0x1e>
80003388:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
8000338a:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000338e:	48 5a       	lddpc	r10,800033a0 <_get_interrupt_handler+0x34>
80003390:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003394:	f0 08 11 1f 	rsub	r8,r8,31
80003398:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000339a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000339e:	5e fc       	retal	r12
800033a0:	80 07       	ld.sh	r7,r0[0x0]
800033a2:	b0 b0       	st.b	r8[0x3],r0

800033a4 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800033a4:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800033a6:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800033aa:	99 a8       	st.w	r12[0x28],r8
}
800033ac:	5e fc       	retal	r12
800033ae:	d7 03       	nop

800033b0 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800033b0:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800033b2:	ec 5b bb 9f 	cp.w	r11,899999
800033b6:	e0 8b 00 04 	brhi	800033be <pm_enable_osc0_crystal+0xe>
800033ba:	30 4b       	mov	r11,4
800033bc:	c1 38       	rjmp	800033e2 <pm_enable_osc0_crystal+0x32>
800033be:	e0 68 c6 bf 	mov	r8,50879
800033c2:	ea 18 00 2d 	orh	r8,0x2d
800033c6:	10 3b       	cp.w	r11,r8
800033c8:	e0 8b 00 04 	brhi	800033d0 <pm_enable_osc0_crystal+0x20>
800033cc:	30 5b       	mov	r11,5
800033ce:	c0 a8       	rjmp	800033e2 <pm_enable_osc0_crystal+0x32>
800033d0:	e0 68 12 00 	mov	r8,4608
800033d4:	ea 18 00 7a 	orh	r8,0x7a
800033d8:	10 3b       	cp.w	r11,r8
800033da:	f9 bb 03 06 	movlo	r11,6
800033de:	f9 bb 02 07 	movhs	r11,7
800033e2:	f0 1f 00 02 	mcall	800033e8 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800033e6:	d8 02       	popm	pc
800033e8:	80 00       	ld.sh	r0,r0[0x0]
800033ea:	33 a4       	mov	r4,58

800033ec <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800033ec:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800033ee:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800033f2:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
800033f4:	78 08       	ld.w	r8,r12[0x0]
800033f6:	a3 a8       	sbr	r8,0x2
800033f8:	99 08       	st.w	r12[0x0],r8
}
800033fa:	5e fc       	retal	r12

800033fc <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
800033fc:	79 58       	ld.w	r8,r12[0x54]
800033fe:	e2 18 00 80 	andl	r8,0x80,COH
80003402:	cf d0       	breq	800033fc <pm_wait_for_clk0_ready>
}
80003404:	5e fc       	retal	r12
80003406:	d7 03       	nop

80003408 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003408:	eb cd 40 80 	pushm	r7,lr
8000340c:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
8000340e:	f0 1f 00 04 	mcall	8000341c <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80003412:	0e 9c       	mov	r12,r7
80003414:	f0 1f 00 03 	mcall	80003420 <pm_enable_clk0+0x18>
}
80003418:	e3 cd 80 80 	ldm	sp++,r7,pc
8000341c:	80 00       	ld.sh	r0,r0[0x0]
8000341e:	33 ec       	mov	r12,62
80003420:	80 00       	ld.sh	r0,r0[0x0]
80003422:	33 fc       	mov	r12,63

80003424 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80003424:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003428:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
8000342c:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
8000342e:	09 f7       	ld.ub	r7,r4[0x7]
80003430:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80003434:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80003438:	09 b4       	ld.ub	r4,r4[0x3]
8000343a:	08 96       	mov	r6,r4
8000343c:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80003440:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80003444:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80003448:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
8000344c:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80003450:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80003454:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80003458:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
8000345c:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
8000345e:	79 58       	ld.w	r8,r12[0x54]
80003460:	e2 18 00 20 	andl	r8,0x20,COH
80003464:	cf d0       	breq	8000345e <pm_cksel+0x3a>
}
80003466:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

8000346a <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
8000346a:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000346c:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80003470:	99 08       	st.w	r12[0x0],r8
}
80003472:	5e fc       	retal	r12

80003474 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003474:	eb cd 40 c0 	pushm	r6-r7,lr
80003478:	18 97       	mov	r7,r12
8000347a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
8000347c:	f0 1f 00 06 	mcall	80003494 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003480:	0c 9b       	mov	r11,r6
80003482:	0e 9c       	mov	r12,r7
80003484:	f0 1f 00 05 	mcall	80003498 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003488:	30 1b       	mov	r11,1
8000348a:	0e 9c       	mov	r12,r7
8000348c:	f0 1f 00 04 	mcall	8000349c <pm_switch_to_osc0+0x28>
}
80003490:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003494:	80 00       	ld.sh	r0,r0[0x0]
80003496:	33 b0       	mov	r0,59
80003498:	80 00       	ld.sh	r0,r0[0x0]
8000349a:	34 08       	mov	r8,64
8000349c:	80 00       	ld.sh	r0,r0[0x0]
8000349e:	34 6a       	mov	r10,70

800034a0 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800034a0:	58 0b       	cp.w	r11,0
800034a2:	c1 90       	breq	800034d4 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800034a4:	58 6c       	cp.w	r12,6
800034a6:	e0 8b 00 17 	brhi	800034d4 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800034aa:	76 0a       	ld.w	r10,r11[0x0]
800034ac:	fe 78 30 00 	mov	r8,-53248
800034b0:	f8 c9 ff f0 	sub	r9,r12,-16
800034b4:	a5 79       	lsl	r9,0x5
800034b6:	f0 09 00 09 	add	r9,r8,r9
800034ba:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800034bc:	76 19       	ld.w	r9,r11[0x4]
800034be:	a5 7c       	lsl	r12,0x5
800034c0:	f0 0c 00 0c 	add	r12,r8,r12
800034c4:	f8 c8 fd fc 	sub	r8,r12,-516
800034c8:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800034ca:	76 28       	ld.w	r8,r11[0x8]
800034cc:	f8 cc fd f8 	sub	r12,r12,-520
800034d0:	99 08       	st.w	r12[0x0],r8
800034d2:	5e fd       	retal	0

  return PWM_SUCCESS;
800034d4:	5e ff       	retal	1

800034d6 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800034d6:	18 98       	mov	r8,r12
800034d8:	e0 18 ff 80 	andl	r8,0xff80
800034dc:	c0 20       	breq	800034e0 <pwm_start_channels+0xa>
800034de:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
800034e0:	fe 78 30 00 	mov	r8,-53248
800034e4:	91 1c       	st.w	r8[0x4],r12
800034e6:	5e fd       	retal	0

800034e8 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
800034e8:	58 6c       	cp.w	r12,6
800034ea:	e0 88 00 03 	brls	800034f0 <pwm_async_update_channel+0x8>
800034ee:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
800034f0:	76 0a       	ld.w	r10,r11[0x0]
800034f2:	fe 78 30 00 	mov	r8,-53248
800034f6:	f8 c9 ff f0 	sub	r9,r12,-16
800034fa:	a5 79       	lsl	r9,0x5
800034fc:	f0 09 00 09 	add	r9,r8,r9
80003500:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
80003502:	76 49       	ld.w	r9,r11[0x10]
80003504:	a5 7c       	lsl	r12,0x5
80003506:	18 08       	add	r8,r12
80003508:	f0 c8 fd f0 	sub	r8,r8,-528
8000350c:	91 09       	st.w	r8[0x0],r9
8000350e:	5e fd       	retal	0

80003510 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003510:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003514:	58 0c       	cp.w	r12,0
80003516:	c0 21       	brne	8000351a <pwm_init+0xa>
80003518:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000351a:	e6 18 00 01 	andh	r8,0x1,COH
8000351e:	c0 91       	brne	80003530 <pwm_init+0x20>
80003520:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003522:	fe 78 30 00 	mov	r8,-53248
80003526:	37 f9       	mov	r9,127
80003528:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
8000352a:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
8000352c:	d5 03       	csrf	0x10
8000352e:	c0 68       	rjmp	8000353a <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003530:	fe 78 30 00 	mov	r8,-53248
80003534:	37 f9       	mov	r9,127
80003536:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003538:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
8000353a:	78 08       	ld.w	r8,r12[0x0]
8000353c:	78 39       	ld.w	r9,r12[0xc]
8000353e:	a9 69       	lsl	r9,0x8
80003540:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003544:	78 18       	ld.w	r8,r12[0x4]
80003546:	10 49       	or	r9,r8
80003548:	78 28       	ld.w	r8,r12[0x8]
8000354a:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
8000354e:	fe 78 30 00 	mov	r8,-53248
80003552:	91 09       	st.w	r8[0x0],r9
80003554:	5e fd       	retal	0
80003556:	d7 03       	nop

80003558 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003558:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
8000355c:	fe c0 95 5c 	sub	r0,pc,-27300

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003560:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003564:	d5 53       	csrf	0x15
  cp      r0, r1
80003566:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003568:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
8000356c:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
8000356e:	c0 62       	brcc	8000357a <idata_load_loop_end>
  cp      r0, r1
80003570:	48 92       	lddpc	r2,80003594 <udata_clear_loop_end+0x4>

80003572 <idata_load_loop>:
  brlo    idata_load_loop
80003572:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003574:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80003576:	02 30       	cp.w	r0,r1
  cp      r0, r1
80003578:	cf d3       	brcs	80003572 <idata_load_loop>

8000357a <idata_load_loop_end>:
  brhs    udata_clear_loop_end
8000357a:	e0 60 05 30 	mov	r0,1328
  mov     r2, 0
  mov     r3, 0
8000357e:	e0 61 06 b0 	mov	r1,1712
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
80003582:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80003584:	c0 62       	brcc	80003590 <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003586:	30 02       	mov	r2,0
80003588:	30 03       	mov	r3,0

8000358a <udata_clear_loop>:
8000358a:	a1 22       	st.d	r0++,r2
8000358c:	02 30       	cp.w	r0,r1
8000358e:	cf e3       	brcs	8000358a <udata_clear_loop>

80003590 <udata_clear_loop_end>:
80003590:	fe cf f3 40 	sub	pc,pc,-3264
80003594:	80 07       	ld.sh	r7,r0[0x0]
80003596:	b9 80       	lsr	r0,0x18

80003598 <showClock>:
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;

  pwm_channel_init(6, &pwm_channel6);
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
 }
void showClock(int segundos,int minutos,int horas,int funcion){
80003598:	d4 31       	pushm	r0-r7,lr
8000359a:	20 5d       	sub	sp,20
8000359c:	50 1c       	stdsp	sp[0x4],r12
8000359e:	50 2b       	stdsp	sp[0x8],r11
800035a0:	50 0a       	stdsp	sp[0x0],r10
800035a2:	50 39       	stdsp	sp[0xc],r9
	et024006_DrawFilledRect(0,0,320,240,BLACK);
800035a4:	30 08       	mov	r8,0
800035a6:	e0 69 00 f0 	mov	r9,240
800035aa:	e0 6a 01 40 	mov	r10,320
800035ae:	10 9b       	mov	r11,r8
800035b0:	10 9c       	mov	r12,r8
800035b2:	f0 1f 01 10 	mcall	800039f0 <showClock+0x458>
	//Ciculo exterior decenas
	et024006_DrawFilledCircle(50,120,50, RED,0xFF );
800035b6:	e0 68 00 ff 	mov	r8,255
800035ba:	e0 69 f8 00 	mov	r9,63488
800035be:	33 2a       	mov	r10,50
800035c0:	37 8b       	mov	r11,120
800035c2:	14 9c       	mov	r12,r10
800035c4:	f0 1f 01 0c 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,50, GREEN,0xFF );
800035c8:	e0 68 00 ff 	mov	r8,255
800035cc:	e0 69 07 e0 	mov	r9,2016
800035d0:	33 2a       	mov	r10,50
800035d2:	37 8b       	mov	r11,120
800035d4:	e0 6c 00 a0 	mov	r12,160
800035d8:	f0 1f 01 07 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,50, BLUE,0xFF );
800035dc:	e0 68 00 ff 	mov	r8,255
800035e0:	31 f9       	mov	r9,31
800035e2:	33 2a       	mov	r10,50
800035e4:	37 8b       	mov	r11,120
800035e6:	e0 6c 01 0e 	mov	r12,270
800035ea:	f0 1f 01 03 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(50,120,48, BLACK,0xFF );
800035ee:	e0 68 00 ff 	mov	r8,255
800035f2:	30 09       	mov	r9,0
800035f4:	33 0a       	mov	r10,48
800035f6:	37 8b       	mov	r11,120
800035f8:	33 2c       	mov	r12,50
800035fa:	f0 1f 00 ff 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,48, BLACK,0xFF );
800035fe:	e0 68 00 ff 	mov	r8,255
80003602:	30 09       	mov	r9,0
80003604:	33 0a       	mov	r10,48
80003606:	37 8b       	mov	r11,120
80003608:	e0 6c 00 a0 	mov	r12,160
8000360c:	f0 1f 00 fa 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,48, BLACK,0xFF );
80003610:	e0 68 00 ff 	mov	r8,255
80003614:	30 09       	mov	r9,0
80003616:	33 0a       	mov	r10,48
80003618:	37 8b       	mov	r11,120
8000361a:	e0 6c 01 0e 	mov	r12,270
8000361e:	f0 1f 00 f6 	mcall	800039f4 <showClock+0x45c>
	//Circulo centro unidades
	et024006_DrawFilledCircle(50,120,36, RED,0xFF );
80003622:	e0 68 00 ff 	mov	r8,255
80003626:	e0 69 f8 00 	mov	r9,63488
8000362a:	32 4a       	mov	r10,36
8000362c:	37 8b       	mov	r11,120
8000362e:	33 2c       	mov	r12,50
80003630:	f0 1f 00 f1 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,36, GREEN,0xFF );
80003634:	e0 68 00 ff 	mov	r8,255
80003638:	e0 69 07 e0 	mov	r9,2016
8000363c:	32 4a       	mov	r10,36
8000363e:	37 8b       	mov	r11,120
80003640:	e0 6c 00 a0 	mov	r12,160
80003644:	f0 1f 00 ec 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,36, BLUE,0xFF );
80003648:	e0 68 00 ff 	mov	r8,255
8000364c:	31 f9       	mov	r9,31
8000364e:	32 4a       	mov	r10,36
80003650:	37 8b       	mov	r11,120
80003652:	e0 6c 01 0e 	mov	r12,270
80003656:	f0 1f 00 e8 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(50,120,33, BLACK,0xFF );
8000365a:	e0 68 00 ff 	mov	r8,255
8000365e:	30 09       	mov	r9,0
80003660:	32 1a       	mov	r10,33
80003662:	37 8b       	mov	r11,120
80003664:	33 2c       	mov	r12,50
80003666:	f0 1f 00 e4 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,33, BLACK,0xFF );
8000366a:	e0 68 00 ff 	mov	r8,255
8000366e:	30 09       	mov	r9,0
80003670:	32 1a       	mov	r10,33
80003672:	37 8b       	mov	r11,120
80003674:	e0 6c 00 a0 	mov	r12,160
80003678:	f0 1f 00 df 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,33, BLACK,0xFF );
8000367c:	e0 68 00 ff 	mov	r8,255
80003680:	30 09       	mov	r9,0
80003682:	32 1a       	mov	r10,33
80003684:	37 8b       	mov	r11,120
80003686:	e0 6c 01 0e 	mov	r12,270
8000368a:	f0 1f 00 db 	mcall	800039f4 <showClock+0x45c>
	//Circulo interior valores de tiempo
	et024006_DrawFilledCircle(50,120,20, RED,0xFF );
8000368e:	e0 68 00 ff 	mov	r8,255
80003692:	e0 69 f8 00 	mov	r9,63488
80003696:	31 4a       	mov	r10,20
80003698:	37 8b       	mov	r11,120
8000369a:	33 2c       	mov	r12,50
8000369c:	f0 1f 00 d6 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,20, GREEN,0xFF );
800036a0:	e0 68 00 ff 	mov	r8,255
800036a4:	e0 69 07 e0 	mov	r9,2016
800036a8:	31 4a       	mov	r10,20
800036aa:	37 8b       	mov	r11,120
800036ac:	e0 6c 00 a0 	mov	r12,160
800036b0:	f0 1f 00 d1 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,20, BLUE,0xFF );
800036b4:	e0 68 00 ff 	mov	r8,255
800036b8:	31 f9       	mov	r9,31
800036ba:	31 4a       	mov	r10,20
800036bc:	37 8b       	mov	r11,120
800036be:	e0 6c 01 0e 	mov	r12,270
800036c2:	f0 1f 00 cd 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(50,120,18, BLACK,0xFF );
800036c6:	e0 68 00 ff 	mov	r8,255
800036ca:	30 09       	mov	r9,0
800036cc:	31 2a       	mov	r10,18
800036ce:	37 8b       	mov	r11,120
800036d0:	33 2c       	mov	r12,50
800036d2:	f0 1f 00 c9 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,18, BLACK,0xFF );
800036d6:	e0 68 00 ff 	mov	r8,255
800036da:	30 09       	mov	r9,0
800036dc:	31 2a       	mov	r10,18
800036de:	37 8b       	mov	r11,120
800036e0:	e0 6c 00 a0 	mov	r12,160
800036e4:	f0 1f 00 c4 	mcall	800039f4 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,18, BLACK,0xFF );
800036e8:	e0 68 00 ff 	mov	r8,255
800036ec:	30 09       	mov	r9,0
800036ee:	31 2a       	mov	r10,18
800036f0:	37 8b       	mov	r11,120
800036f2:	e0 6c 01 0e 	mov	r12,270
800036f6:	f0 1f 00 c0 	mcall	800039f4 <showClock+0x45c>
	if(horas/10==0){
800036fa:	40 09       	lddsp	r9,sp[0x0]
800036fc:	12 98       	mov	r8,r9
800036fe:	2f 78       	sub	r8,-9
80003700:	59 28       	cp.w	r8,18
80003702:	e0 8b 00 26 	brhi	8000374e <showClock+0x1b6>
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, BLACK,0xFF );
80003706:	e0 68 00 ff 	mov	r8,255
8000370a:	30 09       	mov	r9,0
8000370c:	30 3a       	mov	r10,3
8000370e:	37 8b       	mov	r11,120
80003710:	30 7c       	mov	r12,7
80003712:	f0 1f 00 b9 	mcall	800039f4 <showClock+0x45c>
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, BLACK,0xFF );
80003716:	e0 68 00 ff 	mov	r8,255
8000371a:	30 09       	mov	r9,0
8000371c:	30 3a       	mov	r10,3
8000371e:	37 8b       	mov	r11,120
80003720:	35 dc       	mov	r12,93
80003722:	f0 1f 00 b5 	mcall	800039f4 <showClock+0x45c>
	else{
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, RED,0xFF );
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
	}
	
	for(int j=0;j<(horas%10);j++){
80003726:	e0 69 66 67 	mov	r9,26215
8000372a:	ea 19 66 66 	orh	r9,0x6666
8000372e:	40 0a       	lddsp	r10,sp[0x0]
80003730:	f4 09 04 48 	muls.d	r8,r10,r9
80003734:	f2 04 14 02 	asr	r4,r9,0x2
80003738:	14 98       	mov	r8,r10
8000373a:	bf 58       	asr	r8,0x1f
8000373c:	10 14       	sub	r4,r8
8000373e:	e8 04 00 24 	add	r4,r4,r4<<0x2
80003742:	f4 04 01 14 	sub	r4,r10,r4<<0x1
80003746:	58 04       	cp.w	r4,0
80003748:	e0 89 00 2c 	brgt	800037a0 <showClock+0x208>
8000374c:	c4 08       	rjmp	800037cc <showClock+0x234>
	et024006_DrawFilledCircle(270,120,18, BLACK,0xFF );
	if(horas/10==0){
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, BLACK,0xFF );
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, BLACK,0xFF );
	}
	else if(horas/10==1){
8000374e:	20 a9       	sub	r9,10
80003750:	58 99       	cp.w	r9,9
80003752:	e0 8b 00 14 	brhi	8000377a <showClock+0x1e2>
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, BLACK,0xFF );
80003756:	e0 68 00 ff 	mov	r8,255
8000375a:	30 09       	mov	r9,0
8000375c:	30 3a       	mov	r10,3
8000375e:	37 8b       	mov	r11,120
80003760:	30 7c       	mov	r12,7
80003762:	f0 1f 00 a5 	mcall	800039f4 <showClock+0x45c>
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
80003766:	e0 68 00 ff 	mov	r8,255
8000376a:	e0 69 f8 00 	mov	r9,63488
8000376e:	30 3a       	mov	r10,3
80003770:	37 8b       	mov	r11,120
80003772:	35 dc       	mov	r12,93
80003774:	f0 1f 00 a0 	mcall	800039f4 <showClock+0x45c>
80003778:	cd 7b       	rjmp	80003726 <showClock+0x18e>
	}
	else{
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, RED,0xFF );
8000377a:	e0 68 00 ff 	mov	r8,255
8000377e:	e0 69 f8 00 	mov	r9,63488
80003782:	30 3a       	mov	r10,3
80003784:	37 8b       	mov	r11,120
80003786:	30 7c       	mov	r12,7
80003788:	f0 1f 00 9b 	mcall	800039f4 <showClock+0x45c>
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
8000378c:	e0 68 00 ff 	mov	r8,255
80003790:	e0 69 f8 00 	mov	r9,63488
80003794:	30 3a       	mov	r10,3
80003796:	37 8b       	mov	r11,120
80003798:	35 dc       	mov	r12,93
8000379a:	f0 1f 00 97 	mcall	800039f4 <showClock+0x45c>
8000379e:	cc 4b       	rjmp	80003726 <showClock+0x18e>
800037a0:	fe f6 02 58 	ld.w	r6,pc[600]
800037a4:	fe f5 02 58 	ld.w	r5,pc[600]
800037a8:	30 07       	mov	r7,0
	}
	
	for(int j=0;j<(horas%10);j++){
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
800037aa:	e0 63 00 ff 	mov	r3,255
800037ae:	e0 62 f8 00 	mov	r2,63488
800037b2:	30 31       	mov	r1,3
800037b4:	0d 0b       	ld.w	r11,r6++
800037b6:	0b 0c       	ld.w	r12,r5++
800037b8:	06 98       	mov	r8,r3
800037ba:	04 99       	mov	r9,r2
800037bc:	02 9a       	mov	r10,r1
800037be:	5c 7b       	castu.h	r11
800037c0:	5c 7c       	castu.h	r12
800037c2:	f0 1f 00 8d 	mcall	800039f4 <showClock+0x45c>
	else{
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, RED,0xFF );
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
	}
	
	for(int j=0;j<(horas%10);j++){
800037c6:	2f f7       	sub	r7,-1
800037c8:	08 37       	cp.w	r7,r4
800037ca:	cf 55       	brlt	800037b4 <showClock+0x21c>
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
	}
	
	for(int j=0;j<5;j++){
		if(j<minutos/10)
800037cc:	e0 61 66 67 	mov	r1,26215
800037d0:	ea 11 66 66 	orh	r1,0x6666
800037d4:	40 2a       	lddsp	r10,sp[0x8]
800037d6:	f4 01 04 48 	muls.d	r8,r10,r1
800037da:	f2 02 14 02 	asr	r2,r9,0x2
800037de:	14 98       	mov	r8,r10
800037e0:	bf 58       	asr	r8,0x1f
800037e2:	10 12       	sub	r2,r8
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, BLACK,0xFF );	
			
			
		if(j<segundos/10)
800037e4:	40 18       	lddsp	r8,sp[0x4]
800037e6:	f0 01 04 40 	muls.d	r0,r8,r1
800037ea:	a3 41       	asr	r1,0x2
800037ec:	bf 58       	asr	r8,0x1f
800037ee:	10 11       	sub	r1,r8
800037f0:	fe f5 02 10 	ld.w	r5,pc[528]
800037f4:	fe f6 02 10 	ld.w	r6,pc[528]
800037f8:	30 07       	mov	r7,0
	
	for(int j=0;j<5;j++){
		if(j<minutos/10)
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, BLACK,0xFF );	
800037fa:	e0 64 00 ff 	mov	r4,255
800037fe:	0e 90       	mov	r0,r7
80003800:	30 33       	mov	r3,3
	for(int j=0;j<(horas%10);j++){
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
	}
	
	for(int j=0;j<5;j++){
		if(j<minutos/10)
80003802:	0e 32       	cp.w	r2,r7
80003804:	e0 8a 00 0b 	brle	8000381a <showClock+0x282>
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, GREEN,0xFF );
80003808:	08 98       	mov	r8,r4
8000380a:	e0 69 07 e0 	mov	r9,2016
8000380e:	06 9a       	mov	r10,r3
80003810:	8a 9b       	ld.uh	r11,r5[0x2]
80003812:	8c 9c       	ld.uh	r12,r6[0x2]
80003814:	f0 1f 00 78 	mcall	800039f4 <showClock+0x45c>
80003818:	c0 88       	rjmp	80003828 <showClock+0x290>
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, BLACK,0xFF );	
8000381a:	08 98       	mov	r8,r4
8000381c:	00 99       	mov	r9,r0
8000381e:	06 9a       	mov	r10,r3
80003820:	8a 9b       	ld.uh	r11,r5[0x2]
80003822:	8c 9c       	ld.uh	r12,r6[0x2]
80003824:	f0 1f 00 74 	mcall	800039f4 <showClock+0x45c>
			
			
		if(j<segundos/10)
80003828:	0e 31       	cp.w	r1,r7
8000382a:	e0 8a 00 0c 	brle	80003842 <showClock+0x2aa>
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
8000382e:	6c 0c       	ld.w	r12,r6[0x0]
80003830:	29 2c       	sub	r12,-110
80003832:	08 98       	mov	r8,r4
80003834:	31 f9       	mov	r9,31
80003836:	06 9a       	mov	r10,r3
80003838:	8a 9b       	ld.uh	r11,r5[0x2]
8000383a:	5c 7c       	castu.h	r12
8000383c:	f0 1f 00 6e 	mcall	800039f4 <showClock+0x45c>
80003840:	c0 a8       	rjmp	80003854 <showClock+0x2bc>
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
80003842:	6c 0c       	ld.w	r12,r6[0x0]
80003844:	29 2c       	sub	r12,-110
80003846:	08 98       	mov	r8,r4
80003848:	00 99       	mov	r9,r0
8000384a:	06 9a       	mov	r10,r3
8000384c:	8a 9b       	ld.uh	r11,r5[0x2]
8000384e:	5c 7c       	castu.h	r12
80003850:	f0 1f 00 69 	mcall	800039f4 <showClock+0x45c>
	
	for(int j=0;j<(horas%10);j++){
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
	}
	
	for(int j=0;j<5;j++){
80003854:	2f f7       	sub	r7,-1
80003856:	2f c5       	sub	r5,-4
80003858:	2f c6       	sub	r6,-4
8000385a:	58 57       	cp.w	r7,5
8000385c:	cd 31       	brne	80003802 <showClock+0x26a>
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
	}
	for(int j=0;j<9;j++){
		if(j<minutos%10)
8000385e:	e0 61 66 67 	mov	r1,26215
80003862:	ea 11 66 66 	orh	r1,0x6666
80003866:	40 2a       	lddsp	r10,sp[0x8]
80003868:	f4 01 04 48 	muls.d	r8,r10,r1
8000386c:	f2 02 14 02 	asr	r2,r9,0x2
80003870:	14 98       	mov	r8,r10
80003872:	bf 58       	asr	r8,0x1f
80003874:	10 12       	sub	r2,r8
80003876:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000387a:	f4 02 01 12 	sub	r2,r10,r2<<0x1
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, BLACK,0xFF );
			
		if(j<segundos%10)
8000387e:	40 18       	lddsp	r8,sp[0x4]
80003880:	f0 01 04 40 	muls.d	r0,r8,r1
80003884:	a3 41       	asr	r1,0x2
80003886:	bf 58       	asr	r8,0x1f
80003888:	10 11       	sub	r1,r8
8000388a:	e2 01 00 21 	add	r1,r1,r1<<0x2
8000388e:	40 1a       	lddsp	r10,sp[0x4]
80003890:	f4 01 01 11 	sub	r1,r10,r1<<0x1
80003894:	4d d5       	lddpc	r5,80003a08 <showClock+0x470>
80003896:	4d e6       	lddpc	r6,80003a0c <showClock+0x474>
80003898:	30 07       	mov	r7,0
	}
	for(int j=0;j<9;j++){
		if(j<minutos%10)
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, BLACK,0xFF );
8000389a:	e0 64 00 ff 	mov	r4,255
8000389e:	0e 90       	mov	r0,r7
800038a0:	30 33       	mov	r3,3
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
	}
	for(int j=0;j<9;j++){
		if(j<minutos%10)
800038a2:	0e 32       	cp.w	r2,r7
800038a4:	e0 8a 00 0b 	brle	800038ba <showClock+0x322>
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, GREEN,0xFF );
800038a8:	08 98       	mov	r8,r4
800038aa:	e0 69 07 e0 	mov	r9,2016
800038ae:	06 9a       	mov	r10,r3
800038b0:	8a 9b       	ld.uh	r11,r5[0x2]
800038b2:	8c 9c       	ld.uh	r12,r6[0x2]
800038b4:	f0 1f 00 50 	mcall	800039f4 <showClock+0x45c>
800038b8:	c0 88       	rjmp	800038c8 <showClock+0x330>
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, BLACK,0xFF );
800038ba:	08 98       	mov	r8,r4
800038bc:	00 99       	mov	r9,r0
800038be:	06 9a       	mov	r10,r3
800038c0:	8a 9b       	ld.uh	r11,r5[0x2]
800038c2:	8c 9c       	ld.uh	r12,r6[0x2]
800038c4:	f0 1f 00 4c 	mcall	800039f4 <showClock+0x45c>
			
		if(j<segundos%10)
800038c8:	0e 31       	cp.w	r1,r7
800038ca:	e0 8a 00 0c 	brle	800038e2 <showClock+0x34a>
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLUE,0xFF );
800038ce:	6c 0c       	ld.w	r12,r6[0x0]
800038d0:	29 2c       	sub	r12,-110
800038d2:	08 98       	mov	r8,r4
800038d4:	31 f9       	mov	r9,31
800038d6:	06 9a       	mov	r10,r3
800038d8:	8a 9b       	ld.uh	r11,r5[0x2]
800038da:	5c 7c       	castu.h	r12
800038dc:	f0 1f 00 46 	mcall	800039f4 <showClock+0x45c>
800038e0:	c0 a8       	rjmp	800038f4 <showClock+0x35c>
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLACK,0xFF );
800038e2:	6c 0c       	ld.w	r12,r6[0x0]
800038e4:	29 2c       	sub	r12,-110
800038e6:	08 98       	mov	r8,r4
800038e8:	00 99       	mov	r9,r0
800038ea:	06 9a       	mov	r10,r3
800038ec:	8a 9b       	ld.uh	r11,r5[0x2]
800038ee:	5c 7c       	castu.h	r12
800038f0:	f0 1f 00 41 	mcall	800039f4 <showClock+0x45c>
		if(j<segundos/10)
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
	}
	for(int j=0;j<9;j++){
800038f4:	2f f7       	sub	r7,-1
800038f6:	2f c5       	sub	r5,-4
800038f8:	2f c6       	sub	r6,-4
800038fa:	58 97       	cp.w	r7,9
800038fc:	cd 31       	brne	800038a2 <showClock+0x30a>
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLACK,0xFF );
	}
	char str[2];
	sprintf(str,"%d",horas);
800038fe:	4c 55       	lddpc	r5,80003a10 <showClock+0x478>
80003900:	fa c7 ff f0 	sub	r7,sp,-16
80003904:	40 08       	lddsp	r8,sp[0x0]
80003906:	1a d8       	st.w	--sp,r8
80003908:	0a 9b       	mov	r11,r5
8000390a:	0e 9c       	mov	r12,r7
8000390c:	f0 1f 00 42 	mcall	80003a14 <showClock+0x47c>
	et024006_PrintString(str,(const unsigned char *)&FONT8x16,45,115,RED,-1);
80003910:	4c 26       	lddpc	r6,80003a18 <showClock+0x480>
80003912:	3f f4       	mov	r4,-1
80003914:	1a d4       	st.w	--sp,r4
80003916:	e0 68 f8 00 	mov	r8,63488
8000391a:	37 39       	mov	r9,115
8000391c:	32 da       	mov	r10,45
8000391e:	0c 9b       	mov	r11,r6
80003920:	0e 9c       	mov	r12,r7
80003922:	f0 1f 00 3f 	mcall	80003a1c <showClock+0x484>
	sprintf(str,"%d",minutos);
80003926:	40 4a       	lddsp	r10,sp[0x10]
80003928:	1a da       	st.w	--sp,r10
8000392a:	0a 9b       	mov	r11,r5
8000392c:	0e 9c       	mov	r12,r7
8000392e:	f0 1f 00 3a 	mcall	80003a14 <showClock+0x47c>
	et024006_PrintString(str,(const unsigned char *)&FONT8x16,45+110,115,GREEN,-1);
80003932:	1a d4       	st.w	--sp,r4
80003934:	e0 68 07 e0 	mov	r8,2016
80003938:	37 39       	mov	r9,115
8000393a:	e0 6a 00 9b 	mov	r10,155
8000393e:	0c 9b       	mov	r11,r6
80003940:	0e 9c       	mov	r12,r7
80003942:	f0 1f 00 37 	mcall	80003a1c <showClock+0x484>
	sprintf(str,"%d",segundos);
80003946:	40 58       	lddsp	r8,sp[0x14]
80003948:	1a d8       	st.w	--sp,r8
8000394a:	0a 9b       	mov	r11,r5
8000394c:	0e 9c       	mov	r12,r7
8000394e:	f0 1f 00 32 	mcall	80003a14 <showClock+0x47c>
	et024006_PrintString(str,(const unsigned char *)&FONT8x16,45+220,115,BLUE,-1);
80003952:	1a d4       	st.w	--sp,r4
80003954:	31 f8       	mov	r8,31
80003956:	37 39       	mov	r9,115
80003958:	e0 6a 01 09 	mov	r10,265
8000395c:	0c 9b       	mov	r11,r6
8000395e:	0e 9c       	mov	r12,r7
80003960:	f0 1f 00 2f 	mcall	80003a1c <showClock+0x484>
	
	if(funcion==0)
80003964:	2f ad       	sub	sp,-24
80003966:	40 3a       	lddsp	r10,sp[0xc]
80003968:	58 0a       	cp.w	r10,0
8000396a:	c0 e1       	brne	80003986 <showClock+0x3ee>
		et024006_PrintString("Reloj principal",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);
8000396c:	1a d4       	st.w	--sp,r4
8000396e:	e0 68 ff ff 	mov	r8,65535
80003972:	e0 69 00 dc 	mov	r9,220
80003976:	e0 6a 00 9b 	mov	r10,155
8000397a:	0c 9b       	mov	r11,r6
8000397c:	4a 9c       	lddpc	r12,80003a20 <showClock+0x488>
8000397e:	f0 1f 00 28 	mcall	80003a1c <showClock+0x484>
80003982:	2f fd       	sub	sp,-4
80003984:	c3 38       	rjmp	800039ea <showClock+0x452>
	else if(funcion==1)
80003986:	40 38       	lddsp	r8,sp[0xc]
80003988:	58 18       	cp.w	r8,1
8000398a:	c0 f1       	brne	800039a8 <showClock+0x410>
		et024006_PrintString("Ajuste de hora",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);
8000398c:	3f f8       	mov	r8,-1
8000398e:	1a d8       	st.w	--sp,r8
80003990:	e0 68 ff ff 	mov	r8,65535
80003994:	e0 69 00 dc 	mov	r9,220
80003998:	e0 6a 00 9b 	mov	r10,155
8000399c:	0c 9b       	mov	r11,r6
8000399e:	4a 2c       	lddpc	r12,80003a24 <showClock+0x48c>
800039a0:	f0 1f 00 1f 	mcall	80003a1c <showClock+0x484>
800039a4:	2f fd       	sub	sp,-4
800039a6:	c2 28       	rjmp	800039ea <showClock+0x452>
	else if(funcion==2)
800039a8:	40 3a       	lddsp	r10,sp[0xc]
800039aa:	58 2a       	cp.w	r10,2
800039ac:	c0 f1       	brne	800039ca <showClock+0x432>
		et024006_PrintString("Ajuste de alarma",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);	
800039ae:	3f f8       	mov	r8,-1
800039b0:	1a d8       	st.w	--sp,r8
800039b2:	e0 68 ff ff 	mov	r8,65535
800039b6:	e0 69 00 dc 	mov	r9,220
800039ba:	e0 6a 00 9b 	mov	r10,155
800039be:	0c 9b       	mov	r11,r6
800039c0:	49 ac       	lddpc	r12,80003a28 <showClock+0x490>
800039c2:	f0 1f 00 17 	mcall	80003a1c <showClock+0x484>
800039c6:	2f fd       	sub	sp,-4
800039c8:	c1 18       	rjmp	800039ea <showClock+0x452>
	else if(funcion==3)
800039ca:	40 38       	lddsp	r8,sp[0xc]
800039cc:	58 38       	cp.w	r8,3
800039ce:	c0 e1       	brne	800039ea <showClock+0x452>
	et024006_PrintString("Cronometro",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);
800039d0:	3f f8       	mov	r8,-1
800039d2:	1a d8       	st.w	--sp,r8
800039d4:	e0 68 ff ff 	mov	r8,65535
800039d8:	e0 69 00 dc 	mov	r9,220
800039dc:	e0 6a 00 9b 	mov	r10,155
800039e0:	0c 9b       	mov	r11,r6
800039e2:	49 3c       	lddpc	r12,80003a2c <showClock+0x494>
800039e4:	f0 1f 00 0e 	mcall	80003a1c <showClock+0x484>
800039e8:	2f fd       	sub	sp,-4
800039ea:	2f bd       	sub	sp,-20
800039ec:	d8 32       	popm	r0-r7,pc
800039ee:	00 00       	add	r0,r0
800039f0:	80 00       	ld.sh	r0,r0[0x0]
800039f2:	28 54       	sub	r4,-123
800039f4:	80 00       	ld.sh	r0,r0[0x0]
800039f6:	28 b0       	sub	r0,-117
800039f8:	80 07       	ld.sh	r7,r0[0x0]
800039fa:	b1 88       	lsr	r8,0x10
800039fc:	80 07       	ld.sh	r7,r0[0x0]
800039fe:	b1 50       	asr	r0,0x11
80003a00:	80 07       	ld.sh	r7,r0[0x0]
80003a02:	b1 74       	lsl	r4,0x11
80003a04:	80 07       	ld.sh	r7,r0[0x0]
80003a06:	b3 e4       	*unknown*
80003a08:	80 07       	ld.sh	r7,r0[0x0]
80003a0a:	b3 c0       	cbr	r0,0x12
80003a0c:	80 07       	ld.sh	r7,r0[0x0]
80003a0e:	b3 9c       	lsr	r12,0x13
80003a10:	80 07       	ld.sh	r7,r0[0x0]
80003a12:	b1 bc       	sbr	r12,0x11
80003a14:	80 00       	ld.sh	r0,r0[0x0]
80003a16:	49 d4       	lddpc	r4,80003a88 <teclas_isr+0x58>
80003a18:	80 07       	ld.sh	r7,r0[0x0]
80003a1a:	aa 00       	st.h	r5[0x0],r0
80003a1c:	80 00       	ld.sh	r0,r0[0x0]
80003a1e:	25 d8       	sub	r8,93
80003a20:	80 07       	ld.sh	r7,r0[0x0]
80003a22:	b1 c0       	cbr	r0,0x10
80003a24:	80 07       	ld.sh	r7,r0[0x0]
80003a26:	b1 d0       	cbr	r0,0x11
80003a28:	80 07       	ld.sh	r7,r0[0x0]
80003a2a:	b1 e0       	*unknown*
80003a2c:	80 07       	ld.sh	r7,r0[0x0]
80003a2e:	b1 f4       	*unknown*

80003a30 <teclas_isr>:
			
	}
	
}
__attribute__ ((__interrupt__))
void teclas_isr(void){
80003a30:	eb cd 40 e0 	pushm	r5-r7,lr
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_UP)==1){
80003a34:	33 6c       	mov	r12,54
80003a36:	f0 1f 01 df 	mcall	800041b0 <teclas_isr+0x780>
80003a3a:	e0 80 01 6e 	breq	80003d16 <teclas_isr+0x2e6>
		if (funcion==1){
80003a3e:	fe f8 07 76 	ld.w	r8,pc[1910]
80003a42:	70 08       	ld.w	r8,r8[0x0]
80003a44:	58 18       	cp.w	r8,1
80003a46:	c4 41       	brne	80003ace <teclas_isr+0x9e>
			if(reloj_ajuste==2)
80003a48:	fe f8 07 70 	ld.w	r8,pc[1904]
80003a4c:	70 08       	ld.w	r8,r8[0x0]
80003a4e:	58 28       	cp.w	r8,2
80003a50:	c0 71       	brne	80003a5e <teclas_isr+0x2e>
				reloj_segundos_ajuste++;
80003a52:	fe f8 07 6a 	ld.w	r8,pc[1898]
80003a56:	70 09       	ld.w	r9,r8[0x0]
80003a58:	2f f9       	sub	r9,-1
80003a5a:	91 09       	st.w	r8[0x0],r9
80003a5c:	c1 08       	rjmp	80003a7c <teclas_isr+0x4c>
			else if(reloj_ajuste==1)
80003a5e:	58 18       	cp.w	r8,1
80003a60:	c0 71       	brne	80003a6e <teclas_isr+0x3e>
				reloj_minutos_ajuste++;
80003a62:	fe f8 07 5e 	ld.w	r8,pc[1886]
80003a66:	70 09       	ld.w	r9,r8[0x0]
80003a68:	2f f9       	sub	r9,-1
80003a6a:	91 09       	st.w	r8[0x0],r9
80003a6c:	c0 88       	rjmp	80003a7c <teclas_isr+0x4c>
			else if(reloj_ajuste==0)
80003a6e:	58 08       	cp.w	r8,0
80003a70:	c0 61       	brne	80003a7c <teclas_isr+0x4c>
				reloj_horas_ajuste++;
80003a72:	fe f8 07 52 	ld.w	r8,pc[1874]
80003a76:	70 09       	ld.w	r9,r8[0x0]
80003a78:	2f f9       	sub	r9,-1
80003a7a:	91 09       	st.w	r8[0x0],r9
					
			if(reloj_segundos_ajuste==60){
80003a7c:	fe f8 07 40 	ld.w	r8,pc[1856]
80003a80:	70 08       	ld.w	r8,r8[0x0]
80003a82:	e0 48 00 3c 	cp.w	r8,60
80003a86:	c0 51       	brne	80003a90 <teclas_isr+0x60>
				reloj_segundos_ajuste=0;
80003a88:	30 09       	mov	r9,0
80003a8a:	fe f8 07 32 	ld.w	r8,pc[1842]
80003a8e:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_minutos_ajuste==60){
80003a90:	fe f8 07 30 	ld.w	r8,pc[1840]
80003a94:	70 08       	ld.w	r8,r8[0x0]
80003a96:	e0 48 00 3c 	cp.w	r8,60
80003a9a:	c0 51       	brne	80003aa4 <teclas_isr+0x74>
				reloj_minutos_ajuste=0;
80003a9c:	30 09       	mov	r9,0
80003a9e:	fe f8 07 22 	ld.w	r8,pc[1826]
80003aa2:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_horas_ajuste==24){
80003aa4:	fe f8 07 20 	ld.w	r8,pc[1824]
80003aa8:	70 08       	ld.w	r8,r8[0x0]
80003aaa:	59 88       	cp.w	r8,24
80003aac:	c0 51       	brne	80003ab6 <teclas_isr+0x86>
				reloj_horas_ajuste=0;
80003aae:	30 09       	mov	r9,0
80003ab0:	fe f8 07 14 	ld.w	r8,pc[1812]
80003ab4:	91 09       	st.w	r8[0x0],r9
			}
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);
80003ab6:	30 19       	mov	r9,1
80003ab8:	fe f8 07 0c 	ld.w	r8,pc[1804]
80003abc:	70 0a       	ld.w	r10,r8[0x0]
80003abe:	fe f8 07 02 	ld.w	r8,pc[1794]
80003ac2:	70 0b       	ld.w	r11,r8[0x0]
80003ac4:	fe f8 06 f8 	ld.w	r8,pc[1784]
80003ac8:	70 0c       	ld.w	r12,r8[0x0]
80003aca:	f0 1f 01 c0 	mcall	800041c8 <teclas_isr+0x798>
		}
		if (funcion==2){
80003ace:	fe f8 06 e6 	ld.w	r8,pc[1766]
80003ad2:	70 08       	ld.w	r8,r8[0x0]
80003ad4:	58 28       	cp.w	r8,2
80003ad6:	c4 41       	brne	80003b5e <teclas_isr+0x12e>
			if(reloj_alarma==2)
80003ad8:	fe f8 06 f4 	ld.w	r8,pc[1780]
80003adc:	70 08       	ld.w	r8,r8[0x0]
80003ade:	58 28       	cp.w	r8,2
80003ae0:	c0 71       	brne	80003aee <teclas_isr+0xbe>
			reloj_segundos_alarma++;
80003ae2:	fe f8 06 ee 	ld.w	r8,pc[1774]
80003ae6:	70 09       	ld.w	r9,r8[0x0]
80003ae8:	2f f9       	sub	r9,-1
80003aea:	91 09       	st.w	r8[0x0],r9
80003aec:	c1 08       	rjmp	80003b0c <teclas_isr+0xdc>
			else if(reloj_alarma==1)
80003aee:	58 18       	cp.w	r8,1
80003af0:	c0 71       	brne	80003afe <teclas_isr+0xce>
			reloj_minutos_alarma++;
80003af2:	fe f8 06 e2 	ld.w	r8,pc[1762]
80003af6:	70 09       	ld.w	r9,r8[0x0]
80003af8:	2f f9       	sub	r9,-1
80003afa:	91 09       	st.w	r8[0x0],r9
80003afc:	c0 88       	rjmp	80003b0c <teclas_isr+0xdc>
			else if(reloj_alarma==0)
80003afe:	58 08       	cp.w	r8,0
80003b00:	c0 61       	brne	80003b0c <teclas_isr+0xdc>
			reloj_horas_alarma++;
80003b02:	fe f8 06 d6 	ld.w	r8,pc[1750]
80003b06:	70 09       	ld.w	r9,r8[0x0]
80003b08:	2f f9       	sub	r9,-1
80003b0a:	91 09       	st.w	r8[0x0],r9
					
			if(reloj_segundos_alarma==60){
80003b0c:	fe f8 06 c4 	ld.w	r8,pc[1732]
80003b10:	70 08       	ld.w	r8,r8[0x0]
80003b12:	e0 48 00 3c 	cp.w	r8,60
80003b16:	c0 51       	brne	80003b20 <teclas_isr+0xf0>
				reloj_segundos_alarma=0;
80003b18:	30 09       	mov	r9,0
80003b1a:	fe f8 06 b6 	ld.w	r8,pc[1718]
80003b1e:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_minutos_alarma==60){
80003b20:	fe f8 06 b4 	ld.w	r8,pc[1716]
80003b24:	70 08       	ld.w	r8,r8[0x0]
80003b26:	e0 48 00 3c 	cp.w	r8,60
80003b2a:	c0 51       	brne	80003b34 <teclas_isr+0x104>
				reloj_minutos_alarma=0;
80003b2c:	30 09       	mov	r9,0
80003b2e:	fe f8 06 a6 	ld.w	r8,pc[1702]
80003b32:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_horas_alarma==24){
80003b34:	fe f8 06 a4 	ld.w	r8,pc[1700]
80003b38:	70 08       	ld.w	r8,r8[0x0]
80003b3a:	59 88       	cp.w	r8,24
80003b3c:	c0 51       	brne	80003b46 <teclas_isr+0x116>
				reloj_horas_alarma=0;
80003b3e:	30 09       	mov	r9,0
80003b40:	fe f8 06 98 	ld.w	r8,pc[1688]
80003b44:	91 09       	st.w	r8[0x0],r9
			}
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,2);
80003b46:	30 29       	mov	r9,2
80003b48:	fe f8 06 90 	ld.w	r8,pc[1680]
80003b4c:	70 0a       	ld.w	r10,r8[0x0]
80003b4e:	fe f8 06 86 	ld.w	r8,pc[1670]
80003b52:	70 0b       	ld.w	r11,r8[0x0]
80003b54:	fe f8 06 7c 	ld.w	r8,pc[1660]
80003b58:	70 0c       	ld.w	r12,r8[0x0]
80003b5a:	f0 1f 01 9c 	mcall	800041c8 <teclas_isr+0x798>
		}
		if (funcion==3){
80003b5e:	fe f8 06 56 	ld.w	r8,pc[1622]
80003b62:	70 08       	ld.w	r8,r8[0x0]
80003b64:	58 38       	cp.w	r8,3
80003b66:	c0 51       	brne	80003b70 <teclas_isr+0x140>
			estado_reloj_cronometro=0;
80003b68:	30 09       	mov	r9,0
80003b6a:	fe f8 06 72 	ld.w	r8,pc[1650]
80003b6e:	91 09       	st.w	r8[0x0],r9
		}
		if(funcion==8){
80003b70:	fe f8 06 44 	ld.w	r8,pc[1604]
80003b74:	70 08       	ld.w	r8,r8[0x0]
80003b76:	58 88       	cp.w	r8,8
80003b78:	c5 f1       	brne	80003c36 <teclas_isr+0x206>
			
			usart_write_line(&AVR32_USART0, "Introducir decenas de horas\r\n");
80003b7a:	fe fb 06 66 	ld.w	r11,pc[1638]
80003b7e:	fe 7c 14 00 	mov	r12,-60416
80003b82:	f0 1f 01 99 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialHorasDecenas=usart_getchar(&AVR32_USART0);
80003b86:	fe 7c 14 00 	mov	r12,-60416
80003b8a:	f0 1f 01 98 	mcall	800041e8 <teclas_isr+0x7b8>
80003b8e:	18 96       	mov	r6,r12
			usart_write_line(&AVR32_USART0, "Introducir unidades de horas\r\n");
80003b90:	fe fb 06 5c 	ld.w	r11,pc[1628]
80003b94:	fe 7c 14 00 	mov	r12,-60416
80003b98:	f0 1f 01 93 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialHorasUnidades=usart_getchar(&AVR32_USART0);
80003b9c:	fe 7c 14 00 	mov	r12,-60416
80003ba0:	f0 1f 01 92 	mcall	800041e8 <teclas_isr+0x7b8>
80003ba4:	18 95       	mov	r5,r12
			usart_write_line(&AVR32_USART0, "Introducir decenas de minutos\r\n");
80003ba6:	fe fb 06 4a 	ld.w	r11,pc[1610]
80003baa:	fe 7c 14 00 	mov	r12,-60416
80003bae:	f0 1f 01 8e 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialMinutosDecenas=usart_getchar(&AVR32_USART0);
80003bb2:	fe 7c 14 00 	mov	r12,-60416
80003bb6:	f0 1f 01 8d 	mcall	800041e8 <teclas_isr+0x7b8>
80003bba:	18 97       	mov	r7,r12
			usart_write_line(&AVR32_USART0, "Introducir unidades de minutos\r\n");
80003bbc:	fe fb 06 38 	ld.w	r11,pc[1592]
80003bc0:	fe 7c 14 00 	mov	r12,-60416
80003bc4:	f0 1f 01 88 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialMinutosUnidades=usart_getchar(&AVR32_USART0);
80003bc8:	fe 7c 14 00 	mov	r12,-60416
80003bcc:	f0 1f 01 87 	mcall	800041e8 <teclas_isr+0x7b8>
			int serialHoras=(serialHorasDecenas-48)*10+(serialHorasUnidades-48);
80003bd0:	ea c5 02 10 	sub	r5,r5,528
80003bd4:	ec 06 00 26 	add	r6,r6,r6<<0x2
80003bd8:	ea 06 00 16 	add	r6,r5,r6<<0x1
			int serialMinutos=(serialMinutosDecenas-48)*10+(serialMinutosUnidades-48);
80003bdc:	f8 cc 02 10 	sub	r12,r12,528
80003be0:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003be4:	f8 07 00 17 	add	r7,r12,r7<<0x1
			if((serialHoras>23) ||  (serialMinutos>59)){
80003be8:	59 76       	cp.w	r6,23
80003bea:	5f 99       	srgt	r9
80003bec:	e0 47 00 3b 	cp.w	r7,59
80003bf0:	5f 98       	srgt	r8
80003bf2:	f3 e8 10 08 	or	r8,r9,r8
80003bf6:	c0 c0       	breq	80003c0e <teclas_isr+0x1de>
				usart_write_line(&AVR32_USART0, "Datos equivocados\r\n");
80003bf8:	fe fb 06 00 	ld.w	r11,pc[1536]
80003bfc:	fe 7c 14 00 	mov	r12,-60416
80003c00:	f0 1f 01 79 	mcall	800041e4 <teclas_isr+0x7b4>
				funcion=0;
80003c04:	30 09       	mov	r9,0
80003c06:	fe f8 05 ae 	ld.w	r8,pc[1454]
80003c0a:	91 09       	st.w	r8[0x0],r9
80003c0c:	c7 98       	rjmp	80003cfe <teclas_isr+0x2ce>
			}
			else{
				usart_write_line(&AVR32_USART0, "El horario se registr correctamente\r\n");
80003c0e:	fe fb 05 ee 	ld.w	r11,pc[1518]
80003c12:	fe 7c 14 00 	mov	r12,-60416
80003c16:	f0 1f 01 74 	mcall	800041e4 <teclas_isr+0x7b4>
				reloj_segundos=0;
80003c1a:	30 08       	mov	r8,0
80003c1c:	fe f9 05 e4 	ld.w	r9,pc[1508]
80003c20:	93 08       	st.w	r9[0x0],r8
				reloj_minutos=serialMinutos;
80003c22:	fe f9 05 e2 	ld.w	r9,pc[1506]
80003c26:	93 07       	st.w	r9[0x0],r7
				reloj_horas=serialHoras;
80003c28:	fe f9 05 e0 	ld.w	r9,pc[1504]
80003c2c:	93 06       	st.w	r9[0x0],r6
				funcion=0;
80003c2e:	fe f9 05 86 	ld.w	r9,pc[1414]
80003c32:	93 08       	st.w	r9[0x0],r8
80003c34:	c6 58       	rjmp	80003cfe <teclas_isr+0x2ce>
			}
		}
		if(funcion==9){
80003c36:	58 98       	cp.w	r8,9
80003c38:	c6 31       	brne	80003cfe <teclas_isr+0x2ce>
				
			usart_write_line(&AVR32_USART0, "Introducir decenas de horas\r\n");
80003c3a:	fe fb 05 a6 	ld.w	r11,pc[1446]
80003c3e:	fe 7c 14 00 	mov	r12,-60416
80003c42:	f0 1f 01 69 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialHorasDecenas=usart_getchar(&AVR32_USART0);
80003c46:	fe 7c 14 00 	mov	r12,-60416
80003c4a:	f0 1f 01 68 	mcall	800041e8 <teclas_isr+0x7b8>
80003c4e:	18 96       	mov	r6,r12
			usart_write_line(&AVR32_USART0, "Introducir unidades de horas\r\n");
80003c50:	fe fb 05 9c 	ld.w	r11,pc[1436]
80003c54:	fe 7c 14 00 	mov	r12,-60416
80003c58:	f0 1f 01 63 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialHorasUnidades=usart_getchar(&AVR32_USART0);
80003c5c:	fe 7c 14 00 	mov	r12,-60416
80003c60:	f0 1f 01 62 	mcall	800041e8 <teclas_isr+0x7b8>
80003c64:	18 95       	mov	r5,r12
			usart_write_line(&AVR32_USART0, "Introducir decenas de minutos\r\n");
80003c66:	fe fb 05 8a 	ld.w	r11,pc[1418]
80003c6a:	fe 7c 14 00 	mov	r12,-60416
80003c6e:	f0 1f 01 5e 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialMinutosDecenas=usart_getchar(&AVR32_USART0);
80003c72:	fe 7c 14 00 	mov	r12,-60416
80003c76:	f0 1f 01 5d 	mcall	800041e8 <teclas_isr+0x7b8>
80003c7a:	18 97       	mov	r7,r12
			usart_write_line(&AVR32_USART0, "Introducir unidades de minutos\r\n");
80003c7c:	fe fb 05 78 	ld.w	r11,pc[1400]
80003c80:	fe 7c 14 00 	mov	r12,-60416
80003c84:	f0 1f 01 58 	mcall	800041e4 <teclas_isr+0x7b4>
			int serialMinutosUnidades=usart_getchar(&AVR32_USART0);
80003c88:	fe 7c 14 00 	mov	r12,-60416
80003c8c:	f0 1f 01 57 	mcall	800041e8 <teclas_isr+0x7b8>
			int serialHoras=(serialHorasDecenas-48)*10+(serialHorasUnidades-48);//ASCII
80003c90:	ea c5 02 10 	sub	r5,r5,528
80003c94:	ec 06 00 26 	add	r6,r6,r6<<0x2
80003c98:	ea 06 00 16 	add	r6,r5,r6<<0x1
			int serialMinutos=(serialMinutosDecenas-48)*10+(serialMinutosUnidades-48);
80003c9c:	f8 cc 02 10 	sub	r12,r12,528
80003ca0:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003ca4:	f8 07 00 17 	add	r7,r12,r7<<0x1
			if(serialHoras>23 ||  serialMinutos>59){
80003ca8:	59 76       	cp.w	r6,23
80003caa:	5f 99       	srgt	r9
80003cac:	e0 47 00 3b 	cp.w	r7,59
80003cb0:	5f 98       	srgt	r8
80003cb2:	f3 e8 10 08 	or	r8,r9,r8
80003cb6:	c0 c0       	breq	80003cce <teclas_isr+0x29e>
				usart_write_line(&AVR32_USART0, "Datos equivocados\r\n");
80003cb8:	fe fb 05 40 	ld.w	r11,pc[1344]
80003cbc:	fe 7c 14 00 	mov	r12,-60416
80003cc0:	f0 1f 01 49 	mcall	800041e4 <teclas_isr+0x7b4>
				funcion=0;
80003cc4:	30 09       	mov	r9,0
80003cc6:	fe f8 04 ee 	ld.w	r8,pc[1262]
80003cca:	91 09       	st.w	r8[0x0],r9
80003ccc:	c1 98       	rjmp	80003cfe <teclas_isr+0x2ce>
			}
			else{
				usart_write_line(&AVR32_USART0, "La alarma se ajust correctamente\r\n");
80003cce:	fe fb 05 3e 	ld.w	r11,pc[1342]
80003cd2:	fe 7c 14 00 	mov	r12,-60416
80003cd6:	f0 1f 01 44 	mcall	800041e4 <teclas_isr+0x7b4>
				alarma_activa_controlOFF=alarma_activa_controlOFF|0b10;
80003cda:	fe f8 05 36 	ld.w	r8,pc[1334]
80003cde:	70 09       	ld.w	r9,r8[0x0]
80003ce0:	a1 b9       	sbr	r9,0x1
80003ce2:	91 09       	st.w	r8[0x0],r9
				funcion=0;
80003ce4:	30 08       	mov	r8,0
				reloj_segundos_alarma=0;
80003ce6:	fe f9 04 ea 	ld.w	r9,pc[1258]
80003cea:	93 08       	st.w	r9[0x0],r8
				reloj_minutos_alarma=serialMinutos;
80003cec:	fe f9 04 e8 	ld.w	r9,pc[1256]
80003cf0:	93 07       	st.w	r9[0x0],r7
				reloj_horas_alarma=serialHoras;
80003cf2:	fe f9 04 e6 	ld.w	r9,pc[1254]
80003cf6:	93 06       	st.w	r9[0x0],r6
				funcion=0;
80003cf8:	fe f9 04 bc 	ld.w	r9,pc[1212]
80003cfc:	93 08       	st.w	r9[0x0],r8
			}
		}
		if(alarma_activa_controlOFF==0b11){
80003cfe:	fe f8 05 12 	ld.w	r8,pc[1298]
80003d02:	70 08       	ld.w	r8,r8[0x0]
80003d04:	58 38       	cp.w	r8,3
80003d06:	c0 81       	brne	80003d16 <teclas_isr+0x2e6>
			alarma_activa_controlOFF=0b00;
80003d08:	30 09       	mov	r9,0
80003d0a:	fe f8 05 06 	ld.w	r8,pc[1286]
80003d0e:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80003d10:	33 cc       	mov	r12,60
80003d12:	f0 1f 01 41 	mcall	80004214 <teclas_isr+0x7e4>
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_DOWN)==1){
80003d16:	33 7c       	mov	r12,55
80003d18:	f0 1f 01 26 	mcall	800041b0 <teclas_isr+0x780>
80003d1c:	e0 80 00 c9 	breq	80003eae <teclas_isr+0x47e>
		if (funcion==1){
80003d20:	fe f8 04 94 	ld.w	r8,pc[1172]
80003d24:	70 08       	ld.w	r8,r8[0x0]
80003d26:	58 18       	cp.w	r8,1
80003d28:	c4 f1       	brne	80003dc6 <teclas_isr+0x396>
			if(reloj_ajuste==0 && reloj_horas_ajuste>0)
80003d2a:	fe f8 04 8e 	ld.w	r8,pc[1166]
80003d2e:	70 08       	ld.w	r8,r8[0x0]
80003d30:	58 08       	cp.w	r8,0
80003d32:	c1 21       	brne	80003d56 <teclas_isr+0x326>
80003d34:	fe f8 04 90 	ld.w	r8,pc[1168]
80003d38:	70 08       	ld.w	r8,r8[0x0]
80003d3a:	58 08       	cp.w	r8,0
80003d3c:	e0 8a 00 07 	brle	80003d4a <teclas_isr+0x31a>
				reloj_horas_ajuste--;
80003d40:	20 18       	sub	r8,1
80003d42:	fe f9 04 82 	ld.w	r9,pc[1154]
80003d46:	93 08       	st.w	r9[0x0],r8
			gpio_set_gpio_pin(LED1_GPIO);
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_DOWN)==1){
		if (funcion==1){
			if(reloj_ajuste==0 && reloj_horas_ajuste>0)
80003d48:	c0 78       	rjmp	80003d56 <teclas_isr+0x326>
				reloj_horas_ajuste--;
			else if (reloj_ajuste==0 && reloj_horas_ajuste==0)
80003d4a:	58 08       	cp.w	r8,0
80003d4c:	c0 51       	brne	80003d56 <teclas_isr+0x326>
				reloj_horas_ajuste=23;
80003d4e:	31 79       	mov	r9,23
80003d50:	fe f8 04 74 	ld.w	r8,pc[1140]
80003d54:	91 09       	st.w	r8[0x0],r9
			if(reloj_ajuste==1 && reloj_minutos_ajuste>0)
80003d56:	fe f8 04 62 	ld.w	r8,pc[1122]
80003d5a:	70 08       	ld.w	r8,r8[0x0]
80003d5c:	58 18       	cp.w	r8,1
80003d5e:	c1 21       	brne	80003d82 <teclas_isr+0x352>
80003d60:	fe f8 04 60 	ld.w	r8,pc[1120]
80003d64:	70 08       	ld.w	r8,r8[0x0]
80003d66:	58 08       	cp.w	r8,0
80003d68:	e0 8a 00 07 	brle	80003d76 <teclas_isr+0x346>
				reloj_minutos_ajuste--;
80003d6c:	20 18       	sub	r8,1
80003d6e:	fe f9 04 52 	ld.w	r9,pc[1106]
80003d72:	93 08       	st.w	r9[0x0],r8
		if (funcion==1){
			if(reloj_ajuste==0 && reloj_horas_ajuste>0)
				reloj_horas_ajuste--;
			else if (reloj_ajuste==0 && reloj_horas_ajuste==0)
				reloj_horas_ajuste=23;
			if(reloj_ajuste==1 && reloj_minutos_ajuste>0)
80003d74:	c0 78       	rjmp	80003d82 <teclas_isr+0x352>
				reloj_minutos_ajuste--;
			else if (reloj_ajuste==1 && reloj_minutos_ajuste==0)
80003d76:	58 08       	cp.w	r8,0
80003d78:	c0 51       	brne	80003d82 <teclas_isr+0x352>
				reloj_minutos_ajuste=59;
80003d7a:	33 b9       	mov	r9,59
80003d7c:	fe f8 04 44 	ld.w	r8,pc[1092]
80003d80:	91 09       	st.w	r8[0x0],r9
			if(reloj_ajuste==2 && reloj_segundos_ajuste>0)
80003d82:	fe f8 04 36 	ld.w	r8,pc[1078]
80003d86:	70 08       	ld.w	r8,r8[0x0]
80003d88:	58 28       	cp.w	r8,2
80003d8a:	c1 21       	brne	80003dae <teclas_isr+0x37e>
80003d8c:	fe f8 04 30 	ld.w	r8,pc[1072]
80003d90:	70 08       	ld.w	r8,r8[0x0]
80003d92:	58 08       	cp.w	r8,0
80003d94:	e0 8a 00 07 	brle	80003da2 <teclas_isr+0x372>
				reloj_segundos_ajuste--;
80003d98:	20 18       	sub	r8,1
80003d9a:	fe f9 04 22 	ld.w	r9,pc[1058]
80003d9e:	93 08       	st.w	r9[0x0],r8
				reloj_horas_ajuste=23;
			if(reloj_ajuste==1 && reloj_minutos_ajuste>0)
				reloj_minutos_ajuste--;
			else if (reloj_ajuste==1 && reloj_minutos_ajuste==0)
				reloj_minutos_ajuste=59;
			if(reloj_ajuste==2 && reloj_segundos_ajuste>0)
80003da0:	c0 78       	rjmp	80003dae <teclas_isr+0x37e>
				reloj_segundos_ajuste--;
			else if (reloj_ajuste==2 && reloj_segundos_ajuste==0)
80003da2:	58 08       	cp.w	r8,0
80003da4:	c0 51       	brne	80003dae <teclas_isr+0x37e>
				reloj_segundos_ajuste=59;
80003da6:	33 b9       	mov	r9,59
80003da8:	fe f8 04 14 	ld.w	r8,pc[1044]
80003dac:	91 09       	st.w	r8[0x0],r9
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);			
80003dae:	30 19       	mov	r9,1
80003db0:	fe f8 04 14 	ld.w	r8,pc[1044]
80003db4:	70 0a       	ld.w	r10,r8[0x0]
80003db6:	fe f8 04 0a 	ld.w	r8,pc[1034]
80003dba:	70 0b       	ld.w	r11,r8[0x0]
80003dbc:	fe f8 04 00 	ld.w	r8,pc[1024]
80003dc0:	70 0c       	ld.w	r12,r8[0x0]
80003dc2:	f0 1f 01 02 	mcall	800041c8 <teclas_isr+0x798>
		}
		if (funcion==2){
80003dc6:	fe f8 03 ee 	ld.w	r8,pc[1006]
80003dca:	70 08       	ld.w	r8,r8[0x0]
80003dcc:	58 28       	cp.w	r8,2
80003dce:	c4 f1       	brne	80003e6c <teclas_isr+0x43c>
			if(reloj_alarma==0 && reloj_horas_alarma>0)
80003dd0:	fe f8 03 fc 	ld.w	r8,pc[1020]
80003dd4:	70 08       	ld.w	r8,r8[0x0]
80003dd6:	58 08       	cp.w	r8,0
80003dd8:	c1 21       	brne	80003dfc <teclas_isr+0x3cc>
80003dda:	fe f8 03 fe 	ld.w	r8,pc[1022]
80003dde:	70 08       	ld.w	r8,r8[0x0]
80003de0:	58 08       	cp.w	r8,0
80003de2:	e0 8a 00 07 	brle	80003df0 <teclas_isr+0x3c0>
			reloj_horas_alarma--;
80003de6:	20 18       	sub	r8,1
80003de8:	fe f9 03 f0 	ld.w	r9,pc[1008]
80003dec:	93 08       	st.w	r9[0x0],r8
			else if (reloj_ajuste==2 && reloj_segundos_ajuste==0)
				reloj_segundos_ajuste=59;
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);			
		}
		if (funcion==2){
			if(reloj_alarma==0 && reloj_horas_alarma>0)
80003dee:	c0 78       	rjmp	80003dfc <teclas_isr+0x3cc>
			reloj_horas_alarma--;
			else if (reloj_alarma==0 && reloj_horas_alarma==0)
80003df0:	58 08       	cp.w	r8,0
80003df2:	c0 51       	brne	80003dfc <teclas_isr+0x3cc>
			reloj_horas_alarma=23;
80003df4:	31 79       	mov	r9,23
80003df6:	fe f8 03 e2 	ld.w	r8,pc[994]
80003dfa:	91 09       	st.w	r8[0x0],r9
			if(reloj_alarma==1 && reloj_minutos_alarma>0)
80003dfc:	fe f8 03 d0 	ld.w	r8,pc[976]
80003e00:	70 08       	ld.w	r8,r8[0x0]
80003e02:	58 18       	cp.w	r8,1
80003e04:	c1 21       	brne	80003e28 <teclas_isr+0x3f8>
80003e06:	fe f8 03 ce 	ld.w	r8,pc[974]
80003e0a:	70 08       	ld.w	r8,r8[0x0]
80003e0c:	58 08       	cp.w	r8,0
80003e0e:	e0 8a 00 07 	brle	80003e1c <teclas_isr+0x3ec>
			reloj_minutos_alarma--;
80003e12:	20 18       	sub	r8,1
80003e14:	fe f9 03 c0 	ld.w	r9,pc[960]
80003e18:	93 08       	st.w	r9[0x0],r8
		if (funcion==2){
			if(reloj_alarma==0 && reloj_horas_alarma>0)
			reloj_horas_alarma--;
			else if (reloj_alarma==0 && reloj_horas_alarma==0)
			reloj_horas_alarma=23;
			if(reloj_alarma==1 && reloj_minutos_alarma>0)
80003e1a:	c0 78       	rjmp	80003e28 <teclas_isr+0x3f8>
			reloj_minutos_alarma--;
			else if (reloj_alarma==1 && reloj_minutos_alarma==0)
80003e1c:	58 08       	cp.w	r8,0
80003e1e:	c0 51       	brne	80003e28 <teclas_isr+0x3f8>
			reloj_minutos_alarma=59;
80003e20:	33 b9       	mov	r9,59
80003e22:	fe f8 03 b2 	ld.w	r8,pc[946]
80003e26:	91 09       	st.w	r8[0x0],r9
			if(reloj_alarma==2 && reloj_segundos_alarma>0)
80003e28:	fe f8 03 a4 	ld.w	r8,pc[932]
80003e2c:	70 08       	ld.w	r8,r8[0x0]
80003e2e:	58 28       	cp.w	r8,2
80003e30:	c1 21       	brne	80003e54 <teclas_isr+0x424>
80003e32:	fe f8 03 9e 	ld.w	r8,pc[926]
80003e36:	70 08       	ld.w	r8,r8[0x0]
80003e38:	58 08       	cp.w	r8,0
80003e3a:	e0 8a 00 07 	brle	80003e48 <teclas_isr+0x418>
			reloj_segundos_alarma--;
80003e3e:	20 18       	sub	r8,1
80003e40:	fe f9 03 90 	ld.w	r9,pc[912]
80003e44:	93 08       	st.w	r9[0x0],r8
			reloj_horas_alarma=23;
			if(reloj_alarma==1 && reloj_minutos_alarma>0)
			reloj_minutos_alarma--;
			else if (reloj_alarma==1 && reloj_minutos_alarma==0)
			reloj_minutos_alarma=59;
			if(reloj_alarma==2 && reloj_segundos_alarma>0)
80003e46:	c0 78       	rjmp	80003e54 <teclas_isr+0x424>
			reloj_segundos_alarma--;
			else if (reloj_alarma==2 && reloj_segundos_alarma==0)
80003e48:	58 08       	cp.w	r8,0
80003e4a:	c0 51       	brne	80003e54 <teclas_isr+0x424>
			reloj_segundos_alarma=59;
80003e4c:	33 b9       	mov	r9,59
80003e4e:	fe f8 03 82 	ld.w	r8,pc[898]
80003e52:	91 09       	st.w	r8[0x0],r9
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,2);
80003e54:	30 29       	mov	r9,2
80003e56:	fe f8 03 82 	ld.w	r8,pc[898]
80003e5a:	70 0a       	ld.w	r10,r8[0x0]
80003e5c:	fe f8 03 78 	ld.w	r8,pc[888]
80003e60:	70 0b       	ld.w	r11,r8[0x0]
80003e62:	fe f8 03 6e 	ld.w	r8,pc[878]
80003e66:	70 0c       	ld.w	r12,r8[0x0]
80003e68:	f0 1f 00 d8 	mcall	800041c8 <teclas_isr+0x798>
		}
		if (funcion==3){
80003e6c:	fe f8 03 48 	ld.w	r8,pc[840]
80003e70:	70 08       	ld.w	r8,r8[0x0]
80003e72:	58 38       	cp.w	r8,3
80003e74:	c1 11       	brne	80003e96 <teclas_isr+0x466>
			showClock(reloj_segundos_cronometro,reloj_minutos_cronometro,reloj_horas_cronometro,3);
80003e76:	30 39       	mov	r9,3
80003e78:	fe f8 03 a0 	ld.w	r8,pc[928]
80003e7c:	70 0a       	ld.w	r10,r8[0x0]
80003e7e:	fe f8 03 9e 	ld.w	r8,pc[926]
80003e82:	70 0b       	ld.w	r11,r8[0x0]
80003e84:	fe f8 03 9c 	ld.w	r8,pc[924]
80003e88:	70 0c       	ld.w	r12,r8[0x0]
80003e8a:	f0 1f 00 d0 	mcall	800041c8 <teclas_isr+0x798>
			estado_reloj_cronometro=1;
80003e8e:	30 19       	mov	r9,1
80003e90:	fe f8 03 4c 	ld.w	r8,pc[844]
80003e94:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
80003e96:	fe f8 03 7a 	ld.w	r8,pc[890]
80003e9a:	70 08       	ld.w	r8,r8[0x0]
80003e9c:	58 38       	cp.w	r8,3
80003e9e:	c0 81       	brne	80003eae <teclas_isr+0x47e>
			alarma_activa_controlOFF=0b00;
80003ea0:	30 09       	mov	r9,0
80003ea2:	fe f8 03 6e 	ld.w	r8,pc[878]
80003ea6:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80003ea8:	33 cc       	mov	r12,60
80003eaa:	f0 1f 00 db 	mcall	80004214 <teclas_isr+0x7e4>
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_LEFT)==1){
80003eae:	33 9c       	mov	r12,57
80003eb0:	f0 1f 00 c0 	mcall	800041b0 <teclas_isr+0x780>
80003eb4:	c4 d0       	breq	80003f4e <teclas_isr+0x51e>
		if(funcion==1){
80003eb6:	fe f8 02 fe 	ld.w	r8,pc[766]
80003eba:	70 08       	ld.w	r8,r8[0x0]
80003ebc:	58 18       	cp.w	r8,1
80003ebe:	c1 01       	brne	80003ede <teclas_isr+0x4ae>
			if(reloj_ajuste>0)
80003ec0:	fe f8 02 f8 	ld.w	r8,pc[760]
80003ec4:	70 08       	ld.w	r8,r8[0x0]
80003ec6:	58 08       	cp.w	r8,0
80003ec8:	e0 8a 00 07 	brle	80003ed6 <teclas_isr+0x4a6>
				reloj_ajuste--;
80003ecc:	20 18       	sub	r8,1
80003ece:	fe f9 02 ea 	ld.w	r9,pc[746]
80003ed2:	93 08       	st.w	r9[0x0],r8
80003ed4:	c0 58       	rjmp	80003ede <teclas_isr+0x4ae>
			else
				reloj_ajuste=2;
80003ed6:	30 29       	mov	r9,2
80003ed8:	fe f8 02 e0 	ld.w	r8,pc[736]
80003edc:	91 09       	st.w	r8[0x0],r9
		}
		if(funcion==2){
80003ede:	fe f8 02 d6 	ld.w	r8,pc[726]
80003ee2:	70 08       	ld.w	r8,r8[0x0]
80003ee4:	58 28       	cp.w	r8,2
80003ee6:	c1 01       	brne	80003f06 <teclas_isr+0x4d6>
			if(reloj_alarma>0)
80003ee8:	fe f8 02 e4 	ld.w	r8,pc[740]
80003eec:	70 08       	ld.w	r8,r8[0x0]
80003eee:	58 08       	cp.w	r8,0
80003ef0:	e0 8a 00 07 	brle	80003efe <teclas_isr+0x4ce>
				reloj_alarma--;
80003ef4:	20 18       	sub	r8,1
80003ef6:	fe f9 02 d6 	ld.w	r9,pc[726]
80003efa:	93 08       	st.w	r9[0x0],r8
80003efc:	c0 58       	rjmp	80003f06 <teclas_isr+0x4d6>
			else
				reloj_alarma=2;
80003efe:	30 29       	mov	r9,2
80003f00:	fe f8 02 cc 	ld.w	r8,pc[716]
80003f04:	91 09       	st.w	r8[0x0],r9
		}
		if (funcion==3){
80003f06:	fe f8 02 ae 	ld.w	r8,pc[686]
80003f0a:	70 08       	ld.w	r8,r8[0x0]
80003f0c:	58 38       	cp.w	r8,3
80003f0e:	c1 41       	brne	80003f36 <teclas_isr+0x506>
			estado_reloj_cronometro=2;
80003f10:	30 29       	mov	r9,2
80003f12:	fe f8 02 ca 	ld.w	r8,pc[714]
80003f16:	91 09       	st.w	r8[0x0],r9
			reloj_segundos_cronometro=0;
80003f18:	30 0c       	mov	r12,0
80003f1a:	fe f8 03 06 	ld.w	r8,pc[774]
80003f1e:	91 0c       	st.w	r8[0x0],r12
			reloj_minutos_cronometro=0;
80003f20:	fe f8 02 fc 	ld.w	r8,pc[764]
80003f24:	91 0c       	st.w	r8[0x0],r12
			reloj_horas_cronometro=0;
80003f26:	fe f8 02 f2 	ld.w	r8,pc[754]
80003f2a:	91 0c       	st.w	r8[0x0],r12
			showClock(reloj_segundos_cronometro,reloj_minutos_cronometro,reloj_horas_cronometro,3);
80003f2c:	30 39       	mov	r9,3
80003f2e:	18 9a       	mov	r10,r12
80003f30:	18 9b       	mov	r11,r12
80003f32:	f0 1f 00 a6 	mcall	800041c8 <teclas_isr+0x798>
		}
		if(alarma_activa_controlOFF==0b11){
80003f36:	fe f8 02 da 	ld.w	r8,pc[730]
80003f3a:	70 08       	ld.w	r8,r8[0x0]
80003f3c:	58 38       	cp.w	r8,3
80003f3e:	c0 81       	brne	80003f4e <teclas_isr+0x51e>
			alarma_activa_controlOFF=0b00;
80003f40:	30 09       	mov	r9,0
80003f42:	fe f8 02 ce 	ld.w	r8,pc[718]
80003f46:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80003f48:	33 cc       	mov	r12,60
80003f4a:	f0 1f 00 b3 	mcall	80004214 <teclas_isr+0x7e4>
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_RIGHT)==1){
80003f4e:	33 8c       	mov	r12,56
80003f50:	f0 1f 00 98 	mcall	800041b0 <teclas_isr+0x780>
80003f54:	e0 80 00 e4 	breq	8000411c <teclas_isr+0x6ec>
		funcion++;
80003f58:	fe f9 02 5c 	ld.w	r9,pc[604]
80003f5c:	72 08       	ld.w	r8,r9[0x0]
80003f5e:	2f f8       	sub	r8,-1
80003f60:	93 08       	st.w	r9[0x0],r8
		if(funcion==1){
80003f62:	58 18       	cp.w	r8,1
80003f64:	c0 e1       	brne	80003f80 <teclas_isr+0x550>
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);
80003f66:	30 19       	mov	r9,1
80003f68:	fe f8 02 5c 	ld.w	r8,pc[604]
80003f6c:	70 0a       	ld.w	r10,r8[0x0]
80003f6e:	fe f8 02 52 	ld.w	r8,pc[594]
80003f72:	70 0b       	ld.w	r11,r8[0x0]
80003f74:	fe f8 02 48 	ld.w	r8,pc[584]
80003f78:	70 0c       	ld.w	r12,r8[0x0]
80003f7a:	f0 1f 00 94 	mcall	800041c8 <teclas_isr+0x798>
80003f7e:	cc 58       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==2){
80003f80:	58 28       	cp.w	r8,2
80003f82:	c0 e1       	brne	80003f9e <teclas_isr+0x56e>
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,2);
80003f84:	30 29       	mov	r9,2
80003f86:	fe f8 02 52 	ld.w	r8,pc[594]
80003f8a:	70 0a       	ld.w	r10,r8[0x0]
80003f8c:	fe f8 02 48 	ld.w	r8,pc[584]
80003f90:	70 0b       	ld.w	r11,r8[0x0]
80003f92:	fe f8 02 3e 	ld.w	r8,pc[574]
80003f96:	70 0c       	ld.w	r12,r8[0x0]
80003f98:	f0 1f 00 8c 	mcall	800041c8 <teclas_isr+0x798>
80003f9c:	cb 68       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==3){
80003f9e:	58 38       	cp.w	r8,3
80003fa0:	c1 c1       	brne	80003fd8 <teclas_isr+0x5a8>
			reloj_segundos_cronometro=0;
80003fa2:	30 08       	mov	r8,0
80003fa4:	fe f9 02 7c 	ld.w	r9,pc[636]
80003fa8:	93 08       	st.w	r9[0x0],r8
			reloj_minutos_cronometro=0;
80003faa:	fe f9 02 72 	ld.w	r9,pc[626]
80003fae:	93 08       	st.w	r9[0x0],r8
			reloj_horas_cronometro=0;
80003fb0:	fe f9 02 68 	ld.w	r9,pc[616]
80003fb4:	93 08       	st.w	r9[0x0],r8
			estado_reloj_cronometro=1;
80003fb6:	30 19       	mov	r9,1
80003fb8:	fe f8 02 24 	ld.w	r8,pc[548]
80003fbc:	91 09       	st.w	r8[0x0],r9
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,3);
80003fbe:	30 39       	mov	r9,3
80003fc0:	fe f8 02 18 	ld.w	r8,pc[536]
80003fc4:	70 0a       	ld.w	r10,r8[0x0]
80003fc6:	fe f8 02 0e 	ld.w	r8,pc[526]
80003fca:	70 0b       	ld.w	r11,r8[0x0]
80003fcc:	fe f8 02 04 	ld.w	r8,pc[516]
80003fd0:	70 0c       	ld.w	r12,r8[0x0]
80003fd2:	f0 1f 00 7e 	mcall	800041c8 <teclas_isr+0x798>
80003fd6:	c9 98       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==4){
80003fd8:	58 48       	cp.w	r8,4
80003fda:	c1 a1       	brne	8000400e <teclas_isr+0x5de>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003fdc:	30 08       	mov	r8,0
80003fde:	e0 69 00 f0 	mov	r9,240
80003fe2:	e0 6a 01 40 	mov	r10,320
80003fe6:	10 9b       	mov	r11,r8
80003fe8:	10 9c       	mov	r12,r8
80003fea:	f0 1f 00 8f 	mcall	80004224 <teclas_isr+0x7f4>
			et024006_PutPixmap(whatsapp_image, 320, 0, 0, 0, 0, 320, 240);
80003fee:	e0 68 00 f0 	mov	r8,240
80003ff2:	1a d8       	st.w	--sp,r8
80003ff4:	e0 6b 01 40 	mov	r11,320
80003ff8:	1a db       	st.w	--sp,r11
80003ffa:	30 0a       	mov	r10,0
80003ffc:	1a da       	st.w	--sp,r10
80003ffe:	14 98       	mov	r8,r10
80004000:	14 99       	mov	r9,r10
80004002:	fe fc 02 26 	ld.w	r12,pc[550]
80004006:	f0 1f 00 8a 	mcall	8000422c <teclas_isr+0x7fc>
8000400a:	2f dd       	sub	sp,-12
8000400c:	c7 e8       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==6){
8000400e:	58 68       	cp.w	r8,6
80004010:	c1 91       	brne	80004042 <teclas_isr+0x612>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80004012:	30 08       	mov	r8,0
80004014:	e0 69 00 f0 	mov	r9,240
80004018:	e0 6a 01 40 	mov	r10,320
8000401c:	10 9b       	mov	r11,r8
8000401e:	10 9c       	mov	r12,r8
80004020:	f0 1f 00 81 	mcall	80004224 <teclas_isr+0x7f4>
			et024006_PutPixmap(brujula, 320, 0, 0, 0, 0, 320, 240);
80004024:	e0 68 00 f0 	mov	r8,240
80004028:	1a d8       	st.w	--sp,r8
8000402a:	e0 6b 01 40 	mov	r11,320
8000402e:	1a db       	st.w	--sp,r11
80004030:	30 0a       	mov	r10,0
80004032:	1a da       	st.w	--sp,r10
80004034:	14 98       	mov	r8,r10
80004036:	14 99       	mov	r9,r10
80004038:	4f ec       	lddpc	r12,80004230 <teclas_isr+0x800>
8000403a:	f0 1f 00 7d 	mcall	8000422c <teclas_isr+0x7fc>
8000403e:	2f dd       	sub	sp,-12
80004040:	c6 48       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==7){
80004042:	58 78       	cp.w	r8,7
80004044:	c1 91       	brne	80004076 <teclas_isr+0x646>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80004046:	30 08       	mov	r8,0
80004048:	e0 69 00 f0 	mov	r9,240
8000404c:	e0 6a 01 40 	mov	r10,320
80004050:	10 9b       	mov	r11,r8
80004052:	10 9c       	mov	r12,r8
80004054:	f0 1f 00 74 	mcall	80004224 <teclas_isr+0x7f4>
			et024006_PutPixmap(telefono1, 320, 0, 0, 0, 0, 320, 240);
80004058:	e0 68 00 f0 	mov	r8,240
8000405c:	1a d8       	st.w	--sp,r8
8000405e:	e0 6b 01 40 	mov	r11,320
80004062:	1a db       	st.w	--sp,r11
80004064:	30 0a       	mov	r10,0
80004066:	1a da       	st.w	--sp,r10
80004068:	14 98       	mov	r8,r10
8000406a:	14 99       	mov	r9,r10
8000406c:	4f 2c       	lddpc	r12,80004234 <teclas_isr+0x804>
8000406e:	f0 1f 00 70 	mcall	8000422c <teclas_isr+0x7fc>
80004072:	2f dd       	sub	sp,-12
80004074:	c4 a8       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==8){
80004076:	58 88       	cp.w	r8,8
80004078:	c2 11       	brne	800040ba <teclas_isr+0x68a>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
8000407a:	30 08       	mov	r8,0
8000407c:	e0 69 00 f0 	mov	r9,240
80004080:	e0 6a 01 40 	mov	r10,320
80004084:	10 9b       	mov	r11,r8
80004086:	10 9c       	mov	r12,r8
80004088:	f0 1f 00 67 	mcall	80004224 <teclas_isr+0x7f4>
			et024006_PrintString("Ajuste de hora por serial",(const unsigned char *)&FONT8x16,45,220,WHITE,-1);
8000408c:	4e b7       	lddpc	r7,80004238 <teclas_isr+0x808>
8000408e:	3f f6       	mov	r6,-1
80004090:	1a d6       	st.w	--sp,r6
80004092:	e0 68 ff ff 	mov	r8,65535
80004096:	e0 69 00 dc 	mov	r9,220
8000409a:	32 da       	mov	r10,45
8000409c:	0e 9b       	mov	r11,r7
8000409e:	4e 8c       	lddpc	r12,8000423c <teclas_isr+0x80c>
800040a0:	f0 1f 00 68 	mcall	80004240 <teclas_isr+0x810>
			et024006_PrintString("Instrucciones en la terminal serial",(const unsigned char *)&FONT8x16,30,110,WHITE,-1);
800040a4:	1a d6       	st.w	--sp,r6
800040a6:	e0 68 ff ff 	mov	r8,65535
800040aa:	36 e9       	mov	r9,110
800040ac:	31 ea       	mov	r10,30
800040ae:	0e 9b       	mov	r11,r7
800040b0:	4e 5c       	lddpc	r12,80004244 <teclas_isr+0x814>
800040b2:	f0 1f 00 64 	mcall	80004240 <teclas_isr+0x810>
800040b6:	2f ed       	sub	sp,-8
800040b8:	c2 88       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==9){
800040ba:	58 98       	cp.w	r8,9
800040bc:	c2 11       	brne	800040fe <teclas_isr+0x6ce>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
800040be:	30 08       	mov	r8,0
800040c0:	e0 69 00 f0 	mov	r9,240
800040c4:	e0 6a 01 40 	mov	r10,320
800040c8:	10 9b       	mov	r11,r8
800040ca:	10 9c       	mov	r12,r8
800040cc:	f0 1f 00 56 	mcall	80004224 <teclas_isr+0x7f4>
			et024006_PrintString("Ajuste de alarma por serial",(const unsigned char *)&FONT8x16,45,220,WHITE,-1);
800040d0:	4d a7       	lddpc	r7,80004238 <teclas_isr+0x808>
800040d2:	3f f6       	mov	r6,-1
800040d4:	1a d6       	st.w	--sp,r6
800040d6:	e0 68 ff ff 	mov	r8,65535
800040da:	e0 69 00 dc 	mov	r9,220
800040de:	32 da       	mov	r10,45
800040e0:	0e 9b       	mov	r11,r7
800040e2:	4d ac       	lddpc	r12,80004248 <teclas_isr+0x818>
800040e4:	f0 1f 00 57 	mcall	80004240 <teclas_isr+0x810>
			et024006_PrintString("Instrucciones en la terminal serial",(const unsigned char *)&FONT8x16,30,110,WHITE,-1);
800040e8:	1a d6       	st.w	--sp,r6
800040ea:	e0 68 ff ff 	mov	r8,65535
800040ee:	36 e9       	mov	r9,110
800040f0:	31 ea       	mov	r10,30
800040f2:	0e 9b       	mov	r11,r7
800040f4:	4d 4c       	lddpc	r12,80004244 <teclas_isr+0x814>
800040f6:	f0 1f 00 53 	mcall	80004240 <teclas_isr+0x810>
800040fa:	2f ed       	sub	sp,-8
800040fc:	c0 68       	rjmp	80004108 <teclas_isr+0x6d8>
		}
		else if(funcion==10){
800040fe:	58 a8       	cp.w	r8,10
80004100:	c0 41       	brne	80004108 <teclas_isr+0x6d8>
			funcion=0;
80004102:	30 09       	mov	r9,0
80004104:	4a c8       	lddpc	r8,800041b4 <teclas_isr+0x784>
80004106:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
80004108:	4c 28       	lddpc	r8,80004210 <teclas_isr+0x7e0>
8000410a:	70 08       	ld.w	r8,r8[0x0]
8000410c:	58 38       	cp.w	r8,3
8000410e:	c0 71       	brne	8000411c <teclas_isr+0x6ec>
			alarma_activa_controlOFF=0b00;
80004110:	30 09       	mov	r9,0
80004112:	4c 08       	lddpc	r8,80004210 <teclas_isr+0x7e0>
80004114:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80004116:	33 cc       	mov	r12,60
80004118:	f0 1f 00 3f 	mcall	80004214 <teclas_isr+0x7e4>
		}
	}

	if ((gpio_get_pin_value(QT1081_TOUCH_SENSOR_ENTER)==1)){
8000411c:	33 ac       	mov	r12,58
8000411e:	f0 1f 00 25 	mcall	800041b0 <teclas_isr+0x780>
80004122:	c3 f0       	breq	800041a0 <teclas_isr+0x770>
		funcion++;
80004124:	4a 49       	lddpc	r9,800041b4 <teclas_isr+0x784>
80004126:	72 08       	ld.w	r8,r9[0x0]
80004128:	2f f8       	sub	r8,-1
8000412a:	93 08       	st.w	r9[0x0],r8
		if(funcion==1){
8000412c:	58 18       	cp.w	r8,1
8000412e:	c0 b1       	brne	80004144 <teclas_isr+0x714>
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);
80004130:	30 19       	mov	r9,1
80004132:	4a 58       	lddpc	r8,800041c4 <teclas_isr+0x794>
80004134:	70 0a       	ld.w	r10,r8[0x0]
80004136:	4a 38       	lddpc	r8,800041c0 <teclas_isr+0x790>
80004138:	70 0b       	ld.w	r11,r8[0x0]
8000413a:	4a 18       	lddpc	r8,800041bc <teclas_isr+0x78c>
8000413c:	70 0c       	ld.w	r12,r8[0x0]
8000413e:	f0 1f 00 23 	mcall	800041c8 <teclas_isr+0x798>
80004142:	c2 58       	rjmp	8000418c <teclas_isr+0x75c>
		}
		else if(funcion==2){ 
80004144:	58 28       	cp.w	r8,2
80004146:	c1 11       	brne	80004168 <teclas_isr+0x738>
			//Ajuste de tiempo de la funcion 1 cuando pasa al  funcion 2
			reloj_segundos=reloj_segundos_ajuste;
80004148:	49 d8       	lddpc	r8,800041bc <teclas_isr+0x78c>
8000414a:	70 09       	ld.w	r9,r8[0x0]
8000414c:	4a d8       	lddpc	r8,80004200 <teclas_isr+0x7d0>
8000414e:	91 09       	st.w	r8[0x0],r9
			reloj_minutos=reloj_minutos_ajuste;
80004150:	49 c8       	lddpc	r8,800041c0 <teclas_isr+0x790>
80004152:	70 09       	ld.w	r9,r8[0x0]
80004154:	4a c8       	lddpc	r8,80004204 <teclas_isr+0x7d4>
80004156:	91 09       	st.w	r8[0x0],r9
			reloj_horas=reloj_horas_ajuste;
80004158:	49 b8       	lddpc	r8,800041c4 <teclas_isr+0x794>
8000415a:	70 09       	ld.w	r9,r8[0x0]
8000415c:	4a b8       	lddpc	r8,80004208 <teclas_isr+0x7d8>
8000415e:	91 09       	st.w	r8[0x0],r9
			funcion=0;
80004160:	30 09       	mov	r9,0
80004162:	49 58       	lddpc	r8,800041b4 <teclas_isr+0x784>
80004164:	91 09       	st.w	r8[0x0],r9
80004166:	c1 38       	rjmp	8000418c <teclas_isr+0x75c>
		}
		else if(funcion==3){
80004168:	58 38       	cp.w	r8,3
8000416a:	c0 91       	brne	8000417c <teclas_isr+0x74c>
			alarma_activa_controlOFF=alarma_activa_controlOFF|0b10;
8000416c:	4a 98       	lddpc	r8,80004210 <teclas_isr+0x7e0>
8000416e:	70 09       	ld.w	r9,r8[0x0]
80004170:	a1 b9       	sbr	r9,0x1
80004172:	91 09       	st.w	r8[0x0],r9
			funcion=0;
80004174:	30 09       	mov	r9,0
80004176:	49 08       	lddpc	r8,800041b4 <teclas_isr+0x784>
80004178:	91 09       	st.w	r8[0x0],r9
8000417a:	c0 98       	rjmp	8000418c <teclas_isr+0x75c>
		}
		else if(funcion==4){
8000417c:	58 48       	cp.w	r8,4
8000417e:	c0 71       	brne	8000418c <teclas_isr+0x75c>
			estado_reloj_cronometro=1;
80004180:	30 19       	mov	r9,1
80004182:	49 78       	lddpc	r8,800041dc <teclas_isr+0x7ac>
80004184:	91 09       	st.w	r8[0x0],r9
			
			
			funcion=0;
80004186:	30 09       	mov	r9,0
80004188:	48 b8       	lddpc	r8,800041b4 <teclas_isr+0x784>
8000418a:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
8000418c:	4a 18       	lddpc	r8,80004210 <teclas_isr+0x7e0>
8000418e:	70 08       	ld.w	r8,r8[0x0]
80004190:	58 38       	cp.w	r8,3
80004192:	c0 71       	brne	800041a0 <teclas_isr+0x770>
		alarma_activa_controlOFF=0b00;
80004194:	30 09       	mov	r9,0
80004196:	49 f8       	lddpc	r8,80004210 <teclas_isr+0x7e0>
80004198:	91 09       	st.w	r8[0x0],r9
		gpio_set_gpio_pin(LED1_GPIO);
8000419a:	33 cc       	mov	r12,60
8000419c:	f0 1f 00 1e 	mcall	80004214 <teclas_isr+0x7e4>
	
	/*if(alarma_activa_controlOFF==0b11){
		alarma_activa_controlOFF=0b00;
		gpio_set_gpio_pin(LED1_GPIO);
	}*/
	eic_clear_interrupt_line(&AVR32_EIC,1);
800041a0:	30 1b       	mov	r11,1
800041a2:	fe 7c 0d 80 	mov	r12,-62080
800041a6:	f0 1f 00 2a 	mcall	8000424c <teclas_isr+0x81c>
}
800041aa:	e3 cd 40 e0 	ldm	sp++,r5-r7,lr
800041ae:	d6 03       	rete
800041b0:	80 00       	ld.sh	r0,r0[0x0]
800041b2:	31 e4       	mov	r4,30
800041b4:	00 00       	add	r0,r0
800041b6:	06 2c       	rsub	r12,r3
800041b8:	00 00       	add	r0,r0
800041ba:	06 5c       	eor	r12,r3
800041bc:	00 00       	add	r0,r0
800041be:	06 34       	cp.w	r4,r3
800041c0:	00 00       	add	r0,r0
800041c2:	06 38       	cp.w	r8,r3
800041c4:	00 00       	add	r0,r0
800041c6:	06 58       	eor	r8,r3
800041c8:	80 00       	ld.sh	r0,r0[0x0]
800041ca:	35 98       	mov	r8,89
800041cc:	00 00       	add	r0,r0
800041ce:	06 30       	cp.w	r0,r3
800041d0:	00 00       	add	r0,r0
800041d2:	06 54       	eor	r4,r3
800041d4:	00 00       	add	r0,r0
800041d6:	06 50       	eor	r0,r3
800041d8:	00 00       	add	r0,r0
800041da:	06 68       	and	r8,r3
800041dc:	00 00       	add	r0,r0
800041de:	00 28       	rsub	r8,r0
800041e0:	80 07       	ld.sh	r7,r0[0x0]
800041e2:	b2 00       	st.h	r9[0x0],r0
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	21 f8       	sub	r8,31
800041e8:	80 00       	ld.sh	r0,r0[0x0]
800041ea:	21 cc       	sub	r12,28
800041ec:	80 07       	ld.sh	r7,r0[0x0]
800041ee:	b2 20       	st.h	r9[0x4],r0
800041f0:	80 07       	ld.sh	r7,r0[0x0]
800041f2:	b2 40       	st.h	r9[0x8],r0
800041f4:	80 07       	ld.sh	r7,r0[0x0]
800041f6:	b2 60       	st.h	r9[0xc],r0
800041f8:	80 07       	ld.sh	r7,r0[0x0]
800041fa:	b2 84       	st.b	r9[0x0],r4
800041fc:	80 07       	ld.sh	r7,r0[0x0]
800041fe:	b2 98       	st.b	r9[0x1],r8
80004200:	00 00       	add	r0,r0
80004202:	06 3c       	cp.w	r12,r3
80004204:	00 00       	add	r0,r0
80004206:	06 44       	or	r4,r3
80004208:	00 00       	add	r0,r0
8000420a:	06 48       	or	r8,r3
8000420c:	80 07       	ld.sh	r7,r0[0x0]
8000420e:	b2 c0       	st.b	r9[0x4],r0
80004210:	00 00       	add	r0,r0
80004212:	06 60       	and	r0,r3
80004214:	80 00       	ld.sh	r0,r0[0x0]
80004216:	31 fa       	mov	r10,31
80004218:	00 00       	add	r0,r0
8000421a:	06 64       	and	r4,r3
8000421c:	00 00       	add	r0,r0
8000421e:	06 4c       	or	r12,r3
80004220:	00 00       	add	r0,r0
80004222:	06 6c       	and	r12,r3
80004224:	80 00       	ld.sh	r0,r0[0x0]
80004226:	28 54       	sub	r4,-123
80004228:	80 05       	ld.sh	r5,r0[0x0]
8000422a:	52 00       	stdsp	sp[0x80],r0
8000422c:	80 00       	ld.sh	r0,r0[0x0]
8000422e:	2a 70       	sub	r0,-89
80004230:	80 00       	ld.sh	r0,r0[0x0]
80004232:	a2 00       	st.h	r1[0x0],r0
80004234:	80 02       	ld.sh	r2,r0[0x0]
80004236:	fa 00       	*unknown*
80004238:	80 07       	ld.sh	r7,r0[0x0]
8000423a:	aa 00       	st.h	r5[0x0],r0
8000423c:	80 07       	ld.sh	r7,r0[0x0]
8000423e:	b2 e4       	st.b	r9[0x6],r4
80004240:	80 00       	ld.sh	r0,r0[0x0]
80004242:	25 d8       	sub	r8,93
80004244:	80 07       	ld.sh	r7,r0[0x0]
80004246:	b3 00       	ld.d	r0,r9
80004248:	80 07       	ld.sh	r7,r0[0x0]
8000424a:	b3 24       	st.d	r9++,r4
8000424c:	80 00       	ld.sh	r0,r0[0x0]
8000424e:	20 ec       	sub	r12,14

80004250 <main>:
	
static void tc_irq(void);
static void tft_bl_init(void);
void showClock(int segundos,int minutos,int horas,int funcion);
void teclas_isr(void);
int main(void){
80004250:	eb cd 40 fc 	pushm	r2-r7,lr
80004254:	20 6d       	sub	sp,24
	volatile avr32_tc_t *tc = &AVR32_TC;
	pm_switch_to_osc0(&AVR32_PM, 12000000,4);
80004256:	30 4a       	mov	r10,4
80004258:	e0 6b 1b 00 	mov	r11,6912
8000425c:	ea 1b 00 b7 	orh	r11,0xb7
80004260:	fe 7c 0c 00 	mov	r12,-62464
80004264:	f0 1f 00 6f 	mcall	80004420 <main+0x1d0>
	pm_cksel(&AVR32_PM,0,0,0,0,0,0);
80004268:	30 07       	mov	r7,0
8000426a:	1a d7       	st.w	--sp,r7
8000426c:	1a d7       	st.w	--sp,r7
8000426e:	0e 98       	mov	r8,r7
80004270:	0e 99       	mov	r9,r7
80004272:	0e 9a       	mov	r10,r7
80004274:	0e 9b       	mov	r11,r7
80004276:	fe 7c 0c 00 	mov	r12,-62464
8000427a:	f0 1f 00 6b 	mcall	80004424 <main+0x1d4>
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};

	// Assign GPIO to USART.
	gpio_enable_module(USART_GPIO_MAP,
8000427e:	30 2b       	mov	r11,2
80004280:	4e ac       	lddpc	r12,80004428 <main+0x1d8>
80004282:	f0 1f 00 6b 	mcall	8000442c <main+0x1dc>
	sizeof(USART_GPIO_MAP) / sizeof(USART_GPIO_MAP[0]));

	// Initialize USART in RS232 mode.
	usart_init_rs232(&AVR32_USART0, &USART_OPTIONS, 12000000);
80004286:	e0 6a 1b 00 	mov	r10,6912
8000428a:	ea 1a 00 b7 	orh	r10,0xb7
8000428e:	4e 9b       	lddpc	r11,80004430 <main+0x1e0>
80004290:	fe 7c 14 00 	mov	r12,-60416
80004294:	f0 1f 00 68 	mcall	80004434 <main+0x1e4>
		.cpbs  = 0,
		.cpas  = 0,
		.lovrs = 0,
		.covfs = 0
	};
	Disable_global_interrupt();
80004298:	d3 03       	ssrf	0x10
	
	// Initialize interrupt vectors.
	INTC_init_interrupts();
8000429a:	f0 1f 00 68 	mcall	80004438 <main+0x1e8>

	// Register the RTC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq,448, 3);//Canal 0 IRQ=448,nivel 0 de prioridad
8000429e:	30 3a       	mov	r10,3
800042a0:	e0 6b 01 c0 	mov	r11,448
800042a4:	4e 6c       	lddpc	r12,8000443c <main+0x1ec>
800042a6:	f0 1f 00 67 	mcall	80004440 <main+0x1f0>
	INTC_register_interrupt(&teclas_isr, 33, 1); 
800042aa:	30 1a       	mov	r10,1
800042ac:	32 1b       	mov	r11,33
800042ae:	4e 6c       	lddpc	r12,80004444 <main+0x1f4>
800042b0:	f0 1f 00 64 	mcall	80004440 <main+0x1f0>
	
	eic_options_t eic_options;
	eic_options.eic_mode = EIC_MODE_EDGE_TRIGGERED; //Modo de flanco
800042b4:	fb 67 00 1b 	st.b	sp[27],r7
	eic_options.eic_edge = EIC_EDGE_RISING_EDGE;
800042b8:	30 18       	mov	r8,1
800042ba:	fb 68 00 1c 	st.b	sp[28],r8
	eic_options.eic_async = EIC_SYNCH_MODE; //Modo sncrono
800042be:	fb 67 00 1f 	st.b	sp[31],r7
	eic_options.eic_line = 1; //EIC 1 en B NUMERO DE EIC
800042c2:	fb 68 00 1a 	st.b	sp[26],r8

	//Inicializar EIC
	eic_init(&AVR32_EIC,&eic_options,1);//EIC 1
800042c6:	30 1a       	mov	r10,1
800042c8:	fa cb ff e6 	sub	r11,sp,-26
800042cc:	fe 7c 0d 80 	mov	r12,-62080
800042d0:	f0 1f 00 5e 	mcall	80004448 <main+0x1f8>
	eic_enable_line(&AVR32_EIC,1);
800042d4:	30 1b       	mov	r11,1
800042d6:	fe 7c 0d 80 	mov	r12,-62080
800042da:	f0 1f 00 5d 	mcall	8000444c <main+0x1fc>
	eic_enable_interrupt_line(&AVR32_EIC,1);
800042de:	30 1b       	mov	r11,1
800042e0:	fe 7c 0d 80 	mov	r12,-62080
800042e4:	f0 1f 00 5b 	mcall	80004450 <main+0x200>

	gpio_enable_module_pin(22,1);//GPIO 22 con funcion B (1) en este es para las 5 teclas
800042e8:	30 1b       	mov	r11,1
800042ea:	31 6c       	mov	r12,22
800042ec:	f0 1f 00 5a 	mcall	80004454 <main+0x204>
	
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN ,1);
800042f0:	30 1b       	mov	r11,1
800042f2:	33 7c       	mov	r12,55
800042f4:	f0 1f 00 59 	mcall	80004458 <main+0x208>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP ,1);
800042f8:	30 1b       	mov	r11,1
800042fa:	33 6c       	mov	r12,54
800042fc:	f0 1f 00 57 	mcall	80004458 <main+0x208>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_LEFT ,1);
80004300:	30 1b       	mov	r11,1
80004302:	33 9c       	mov	r12,57
80004304:	f0 1f 00 55 	mcall	80004458 <main+0x208>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_RIGHT ,1);
80004308:	30 1b       	mov	r11,1
8000430a:	33 8c       	mov	r12,56
8000430c:	f0 1f 00 53 	mcall	80004458 <main+0x208>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER ,1);
80004310:	30 1b       	mov	r11,1
80004312:	33 ac       	mov	r12,58
80004314:	f0 1f 00 51 	mcall	80004458 <main+0x208>
	
	
	//Habilita interrupciones globales
	
	Enable_global_interrupt();
80004318:	d5 03       	csrf	0x10
	usart_write_line(&AVR32_USART0, "Hello, this is the AVR UC3 MCU saying hello! (press enter)\r\n");
8000431a:	4d 1b       	lddpc	r11,8000445c <main+0x20c>
8000431c:	fe 7c 14 00 	mov	r12,-60416
80004320:	f0 1f 00 50 	mcall	80004460 <main+0x210>

	et024006_Init( FOSC0, FOSC0 );
80004324:	e0 6b 1b 00 	mov	r11,6912
80004328:	ea 1b 00 b7 	orh	r11,0xb7
8000432c:	16 9c       	mov	r12,r11
8000432e:	f0 1f 00 4e 	mcall	80004464 <main+0x214>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
80004332:	50 27       	stdsp	sp[0x8],r7
80004334:	50 37       	stdsp	sp[0xc],r7
80004336:	50 47       	stdsp	sp[0x10],r7
80004338:	50 57       	stdsp	sp[0x14],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
8000433a:	fa cc ff f8 	sub	r12,sp,-8
8000433e:	f0 1f 00 4b 	mcall	80004468 <main+0x218>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
80004342:	4c bb       	lddpc	r11,8000446c <main+0x21c>
80004344:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80004346:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
8000434a:	a9 b8       	sbr	r8,0x9
8000434c:	30 19       	mov	r9,1
8000434e:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
80004352:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
80004354:	30 6c       	mov	r12,6
80004356:	f0 1f 00 47 	mcall	80004470 <main+0x220>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
8000435a:	34 0c       	mov	r12,64
8000435c:	f0 1f 00 46 	mcall	80004474 <main+0x224>
80004360:	2f ed       	sub	sp,-8
	  //et024006_DrawFilledRect(20*i, 220, 20, 20, ((2*i)<<11) /*R:5*/);
  }
  
	  
	  /* Lets do a nice fade in by increasing the duty cycle */
	  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004362:	4c 37       	lddpc	r7,8000446c <main+0x21c>
	  {
		  pwm_channel6.cdty++;
		  pwm_channel6.cupd = pwm_channel6.cdty;
		  //pwm_channel6.cdty--;
		  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80004364:	30 66       	mov	r6,6
80004366:	c1 e8       	rjmp	800043a2 <main+0x152>
  
	  
	  /* Lets do a nice fade in by increasing the duty cycle */
	  while(pwm_channel6.cdty < pwm_channel6.cprd)
	  {
		  pwm_channel6.cdty++;
80004368:	2f f8       	sub	r8,-1
8000436a:	8f 18       	st.w	r7[0x4],r8
		  pwm_channel6.cupd = pwm_channel6.cdty;
8000436c:	8f 48       	st.w	r7[0x10],r8
		  //pwm_channel6.cdty--;
		  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
8000436e:	0e 9b       	mov	r11,r7
80004370:	0c 9c       	mov	r12,r6
80004372:	f0 1f 00 42 	mcall	80004478 <main+0x228>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004376:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000437a:	e0 79 d4 c0 	mov	r9,120000
8000437e:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004382:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004386:	14 38       	cp.w	r8,r10
80004388:	e0 88 00 08 	brls	80004398 <main+0x148>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000438c:	12 38       	cp.w	r8,r9
8000438e:	fe 98 ff fa 	brls	80004382 <main+0x132>
80004392:	12 3a       	cp.w	r10,r9
80004394:	c0 73       	brcs	800043a2 <main+0x152>
80004396:	cf 6b       	rjmp	80004382 <main+0x132>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004398:	12 38       	cp.w	r8,r9
8000439a:	e0 8b 00 04 	brhi	800043a2 <main+0x152>
8000439e:	12 3a       	cp.w	r10,r9
800043a0:	cf 12       	brcc	80004382 <main+0x132>
	  //et024006_DrawFilledRect(20*i, 220, 20, 20, ((2*i)<<11) /*R:5*/);
  }
  
	  
	  /* Lets do a nice fade in by increasing the duty cycle */
	  while(pwm_channel6.cdty < pwm_channel6.cprd)
800043a2:	6e 18       	ld.w	r8,r7[0x4]
800043a4:	6e 29       	ld.w	r9,r7[0x8]
800043a6:	12 38       	cp.w	r8,r9
800043a8:	ce 03       	brcs	80004368 <main+0x118>
		  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
		  delay_ms(10);
	  }

	// Initialize the timer/counter.
	tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
800043aa:	4b 5b       	lddpc	r11,8000447c <main+0x22c>
800043ac:	fe 7c 38 00 	mov	r12,-51200
800043b0:	f0 1f 00 34 	mcall	80004480 <main+0x230>

	// Set the compare triggers.
	// Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
	// We configure it to count ms.
	// We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
	tc_write_rc(tc, 0,46875);            //Channel 0, Set RC value.
800043b4:	e0 6a b7 1b 	mov	r10,46875
800043b8:	30 0b       	mov	r11,0
800043ba:	fe 7c 38 00 	mov	r12,-51200
800043be:	f0 1f 00 32 	mcall	80004484 <main+0x234>

	tc_configure_interrupts(tc, 0, &TC_INTERRUPT);//Channel 0
800043c2:	4b 2a       	lddpc	r10,80004488 <main+0x238>
800043c4:	30 0b       	mov	r11,0
800043c6:	fe 7c 38 00 	mov	r12,-51200
800043ca:	f0 1f 00 31 	mcall	8000448c <main+0x23c>

	// Start the timer/counter.
	tc_start(tc, 0);                    // And start the timer/counter with channel 0.
800043ce:	30 0b       	mov	r11,0
800043d0:	fe 7c 38 00 	mov	r12,-51200
800043d4:	f0 1f 00 2f 	mcall	80004490 <main+0x240>
	while(1){
		gpio_tgl_gpio_pin(LED2_GPIO);
800043d8:	30 54       	mov	r4,5
		usart_putchar(&AVR32_USART0,'0'+funcion);
800043da:	4a f7       	lddpc	r7,80004494 <main+0x244>
800043dc:	fe 75 14 00 	mov	r5,-60416
		if(funcion==8){
			usart_write_line(&AVR32_USART0, "1\r\n");
800043e0:	4a e3       	lddpc	r3,80004498 <main+0x248>
			int dato=usart_getchar(&AVR32_USART0);
			//int dato;
			//usart_read_char(&AVR32_USART0,&dato);
			gpio_clr_gpio_pin(LED2_GPIO);
			if(dato=='w')
				gpio_clr_gpio_pin(LED3_GPIO);
800043e2:	30 62       	mov	r2,6
	tc_configure_interrupts(tc, 0, &TC_INTERRUPT);//Channel 0

	// Start the timer/counter.
	tc_start(tc, 0);                    // And start the timer/counter with channel 0.
	while(1){
		gpio_tgl_gpio_pin(LED2_GPIO);
800043e4:	08 9c       	mov	r12,r4
800043e6:	f0 1f 00 2e 	mcall	8000449c <main+0x24c>
		usart_putchar(&AVR32_USART0,'0'+funcion);
800043ea:	6e 0b       	ld.w	r11,r7[0x0]
800043ec:	2d 0b       	sub	r11,-48
800043ee:	0a 9c       	mov	r12,r5
800043f0:	f0 1f 00 2c 	mcall	800044a0 <main+0x250>
		if(funcion==8){
800043f4:	6e 08       	ld.w	r8,r7[0x0]
800043f6:	58 88       	cp.w	r8,8
800043f8:	cf 61       	brne	800043e4 <main+0x194>
			usart_write_line(&AVR32_USART0, "1\r\n");
800043fa:	06 9b       	mov	r11,r3
800043fc:	0a 9c       	mov	r12,r5
800043fe:	f0 1f 00 19 	mcall	80004460 <main+0x210>
			int dato=usart_getchar(&AVR32_USART0);
80004402:	0a 9c       	mov	r12,r5
80004404:	f0 1f 00 28 	mcall	800044a4 <main+0x254>
80004408:	18 96       	mov	r6,r12
			//int dato;
			//usart_read_char(&AVR32_USART0,&dato);
			gpio_clr_gpio_pin(LED2_GPIO);
8000440a:	08 9c       	mov	r12,r4
8000440c:	f0 1f 00 27 	mcall	800044a8 <main+0x258>
			if(dato=='w')
80004410:	e0 46 00 77 	cp.w	r6,119
80004414:	ce 81       	brne	800043e4 <main+0x194>
				gpio_clr_gpio_pin(LED3_GPIO);
80004416:	04 9c       	mov	r12,r2
80004418:	f0 1f 00 24 	mcall	800044a8 <main+0x258>
8000441c:	ce 4b       	rjmp	800043e4 <main+0x194>
8000441e:	00 00       	add	r0,r0
80004420:	80 00       	ld.sh	r0,r0[0x0]
80004422:	34 74       	mov	r4,71
80004424:	80 00       	ld.sh	r0,r0[0x0]
80004426:	34 24       	mov	r4,66
80004428:	80 07       	ld.sh	r7,r0[0x0]
8000442a:	b1 ac       	sbr	r12,0x10
8000442c:	80 00       	ld.sh	r0,r0[0x0]
8000442e:	31 9c       	mov	r12,25
80004430:	80 07       	ld.sh	r7,r0[0x0]
80004432:	b3 90       	lsr	r0,0x13
80004434:	80 00       	ld.sh	r0,r0[0x0]
80004436:	22 48       	sub	r8,36
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	33 18       	mov	r8,49
8000443c:	80 00       	ld.sh	r0,r0[0x0]
8000443e:	44 ac       	lddsp	r12,sp[0x128]
80004440:	80 00       	ld.sh	r0,r0[0x0]
80004442:	32 98       	mov	r8,41
80004444:	80 00       	ld.sh	r0,r0[0x0]
80004446:	3a 30       	mov	r0,-93
80004448:	80 00       	ld.sh	r0,r0[0x0]
8000444a:	20 08       	sub	r8,0
8000444c:	80 00       	ld.sh	r0,r0[0x0]
8000444e:	20 d8       	sub	r8,13
80004450:	80 00       	ld.sh	r0,r0[0x0]
80004452:	20 e2       	sub	r2,14
80004454:	80 00       	ld.sh	r0,r0[0x0]
80004456:	31 48       	mov	r8,20
80004458:	80 00       	ld.sh	r0,r0[0x0]
8000445a:	32 4e       	mov	lr,36
8000445c:	80 07       	ld.sh	r7,r0[0x0]
8000445e:	b3 40       	asr	r0,0x12
80004460:	80 00       	ld.sh	r0,r0[0x0]
80004462:	21 f8       	sub	r8,31
80004464:	80 00       	ld.sh	r0,r0[0x0]
80004466:	2b 88       	sub	r8,-72
80004468:	80 00       	ld.sh	r0,r0[0x0]
8000446a:	35 10       	mov	r0,81
8000446c:	00 00       	add	r0,r0
8000446e:	00 08       	add	r8,r0
80004470:	80 00       	ld.sh	r0,r0[0x0]
80004472:	34 a0       	mov	r0,74
80004474:	80 00       	ld.sh	r0,r0[0x0]
80004476:	34 d6       	mov	r6,77
80004478:	80 00       	ld.sh	r0,r0[0x0]
8000447a:	34 e8       	mov	r8,78
8000447c:	80 07       	ld.sh	r7,r0[0x0]
8000447e:	b3 88       	lsr	r8,0x12
80004480:	80 00       	ld.sh	r0,r0[0x0]
80004482:	23 14       	sub	r4,49
80004484:	80 00       	ld.sh	r0,r0[0x0]
80004486:	23 d4       	sub	r4,61
80004488:	80 07       	ld.sh	r7,r0[0x0]
8000448a:	b3 84       	lsr	r4,0x12
8000448c:	80 00       	ld.sh	r0,r0[0x0]
8000448e:	24 08       	sub	r8,64
80004490:	80 00       	ld.sh	r0,r0[0x0]
80004492:	23 b0       	sub	r0,59
80004494:	00 00       	add	r0,r0
80004496:	06 2c       	rsub	r12,r3
80004498:	80 07       	ld.sh	r7,r0[0x0]
8000449a:	b3 80       	lsr	r0,0x12
8000449c:	80 00       	ld.sh	r0,r0[0x0]
8000449e:	32 32       	mov	r2,35
800044a0:	80 00       	ld.sh	r0,r0[0x0]
800044a2:	21 7c       	sub	r12,23
800044a4:	80 00       	ld.sh	r0,r0[0x0]
800044a6:	21 cc       	sub	r12,28
800044a8:	80 00       	ld.sh	r0,r0[0x0]
800044aa:	32 16       	mov	r6,33

800044ac <tc_irq>:
		gpio_set_gpio_pin(LED1_GPIO);
	}*/
	eic_clear_interrupt_line(&AVR32_EIC,1);
}
__attribute__((__interrupt__))
static void tc_irq(void){
800044ac:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(&AVR32_TC, 0);
800044ae:	30 0b       	mov	r11,0
800044b0:	fe 7c 38 00 	mov	r12,-51200
800044b4:	f0 1f 00 4e 	mcall	800045ec <tc_irq+0x140>
	
	
	// Increment the ms seconds counter
	if(time_1s==1){	
800044b8:	4c e8       	lddpc	r8,800045f0 <tc_irq+0x144>
800044ba:	70 08       	ld.w	r8,r8[0x0]
800044bc:	58 18       	cp.w	r8,1
800044be:	e0 81 00 91 	brne	800045e0 <tc_irq+0x134>
		// Toggle a GPIO pin (this pin is used as a regular GPIO pin).
		gpio_tgl_gpio_pin(LED0_GPIO);
800044c2:	33 bc       	mov	r12,59
800044c4:	f0 1f 00 4c 	mcall	800045f4 <tc_irq+0x148>
		reloj_segundos++;
800044c8:	4c c9       	lddpc	r9,800045f8 <tc_irq+0x14c>
800044ca:	72 08       	ld.w	r8,r9[0x0]
800044cc:	2f f8       	sub	r8,-1
800044ce:	93 08       	st.w	r9[0x0],r8
		if(reloj_segundos==60){
800044d0:	e0 48 00 3c 	cp.w	r8,60
800044d4:	c0 81       	brne	800044e4 <tc_irq+0x38>
			reloj_minutos++;
800044d6:	4c a8       	lddpc	r8,800045fc <tc_irq+0x150>
800044d8:	70 09       	ld.w	r9,r8[0x0]
800044da:	2f f9       	sub	r9,-1
800044dc:	91 09       	st.w	r8[0x0],r9
			reloj_segundos=0;
800044de:	30 09       	mov	r9,0
800044e0:	4c 68       	lddpc	r8,800045f8 <tc_irq+0x14c>
800044e2:	91 09       	st.w	r8[0x0],r9
		}
		if(reloj_minutos==60){
800044e4:	4c 68       	lddpc	r8,800045fc <tc_irq+0x150>
800044e6:	70 08       	ld.w	r8,r8[0x0]
800044e8:	e0 48 00 3c 	cp.w	r8,60
800044ec:	c0 a1       	brne	80004500 <tc_irq+0x54>
			reloj_horas++;
800044ee:	4c 58       	lddpc	r8,80004600 <tc_irq+0x154>
800044f0:	70 09       	ld.w	r9,r8[0x0]
800044f2:	2f f9       	sub	r9,-1
800044f4:	91 09       	st.w	r8[0x0],r9
			reloj_segundos=0;
800044f6:	30 08       	mov	r8,0
800044f8:	4c 09       	lddpc	r9,800045f8 <tc_irq+0x14c>
800044fa:	93 08       	st.w	r9[0x0],r8
			reloj_minutos=0;
800044fc:	4c 09       	lddpc	r9,800045fc <tc_irq+0x150>
800044fe:	93 08       	st.w	r9[0x0],r8
		}
		if(reloj_horas==24){
80004500:	4c 08       	lddpc	r8,80004600 <tc_irq+0x154>
80004502:	70 08       	ld.w	r8,r8[0x0]
80004504:	59 88       	cp.w	r8,24
80004506:	c0 81       	brne	80004516 <tc_irq+0x6a>
			reloj_segundos=0;
80004508:	30 08       	mov	r8,0
8000450a:	4b c9       	lddpc	r9,800045f8 <tc_irq+0x14c>
8000450c:	93 08       	st.w	r9[0x0],r8
			reloj_minutos=0;
8000450e:	4b c9       	lddpc	r9,800045fc <tc_irq+0x150>
80004510:	93 08       	st.w	r9[0x0],r8
			reloj_horas=0;
80004512:	4b c9       	lddpc	r9,80004600 <tc_irq+0x154>
80004514:	93 08       	st.w	r9[0x0],r8
		}
		
		if(funcion==3 &&  estado_reloj_cronometro==0){
80004516:	4b c8       	lddpc	r8,80004604 <tc_irq+0x158>
80004518:	70 08       	ld.w	r8,r8[0x0]
8000451a:	58 38       	cp.w	r8,3
8000451c:	c3 51       	brne	80004586 <tc_irq+0xda>
8000451e:	4b b8       	lddpc	r8,80004608 <tc_irq+0x15c>
80004520:	70 08       	ld.w	r8,r8[0x0]
80004522:	58 08       	cp.w	r8,0
80004524:	c3 11       	brne	80004586 <tc_irq+0xda>
			reloj_segundos_cronometro++;
80004526:	4b a9       	lddpc	r9,8000460c <tc_irq+0x160>
80004528:	72 08       	ld.w	r8,r9[0x0]
8000452a:	2f f8       	sub	r8,-1
8000452c:	93 08       	st.w	r9[0x0],r8
			if(reloj_segundos_cronometro==60){
8000452e:	e0 48 00 3c 	cp.w	r8,60
80004532:	c0 81       	brne	80004542 <tc_irq+0x96>
				reloj_minutos_cronometro++;
80004534:	4b 78       	lddpc	r8,80004610 <tc_irq+0x164>
80004536:	70 09       	ld.w	r9,r8[0x0]
80004538:	2f f9       	sub	r9,-1
8000453a:	91 09       	st.w	r8[0x0],r9
				reloj_segundos_cronometro=0;
8000453c:	30 09       	mov	r9,0
8000453e:	4b 48       	lddpc	r8,8000460c <tc_irq+0x160>
80004540:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_minutos_cronometro==60){
80004542:	4b 48       	lddpc	r8,80004610 <tc_irq+0x164>
80004544:	70 08       	ld.w	r8,r8[0x0]
80004546:	e0 48 00 3c 	cp.w	r8,60
8000454a:	c0 a1       	brne	8000455e <tc_irq+0xb2>
				reloj_horas_cronometro++;
8000454c:	4b 28       	lddpc	r8,80004614 <tc_irq+0x168>
8000454e:	70 09       	ld.w	r9,r8[0x0]
80004550:	2f f9       	sub	r9,-1
80004552:	91 09       	st.w	r8[0x0],r9
				reloj_segundos_cronometro=0;
80004554:	30 08       	mov	r8,0
80004556:	4a e9       	lddpc	r9,8000460c <tc_irq+0x160>
80004558:	93 08       	st.w	r9[0x0],r8
				reloj_minutos_cronometro=0;
8000455a:	4a e9       	lddpc	r9,80004610 <tc_irq+0x164>
8000455c:	93 08       	st.w	r9[0x0],r8
			}
			if(reloj_horas_cronometro==24){
8000455e:	4a e8       	lddpc	r8,80004614 <tc_irq+0x168>
80004560:	70 08       	ld.w	r8,r8[0x0]
80004562:	59 88       	cp.w	r8,24
80004564:	c0 81       	brne	80004574 <tc_irq+0xc8>
				reloj_segundos_cronometro=0;
80004566:	30 08       	mov	r8,0
80004568:	4a 99       	lddpc	r9,8000460c <tc_irq+0x160>
8000456a:	93 08       	st.w	r9[0x0],r8
				reloj_minutos_cronometro=0;
8000456c:	4a 99       	lddpc	r9,80004610 <tc_irq+0x164>
8000456e:	93 08       	st.w	r9[0x0],r8
				reloj_horas_cronometro=0;
80004570:	4a 99       	lddpc	r9,80004614 <tc_irq+0x168>
80004572:	93 08       	st.w	r9[0x0],r8
			}
			showClock(reloj_segundos_cronometro,reloj_minutos_cronometro,reloj_horas_cronometro,3);		
80004574:	30 39       	mov	r9,3
80004576:	4a 88       	lddpc	r8,80004614 <tc_irq+0x168>
80004578:	70 0a       	ld.w	r10,r8[0x0]
8000457a:	4a 68       	lddpc	r8,80004610 <tc_irq+0x164>
8000457c:	70 0b       	ld.w	r11,r8[0x0]
8000457e:	4a 48       	lddpc	r8,8000460c <tc_irq+0x160>
80004580:	70 0c       	ld.w	r12,r8[0x0]
80004582:	f0 1f 00 26 	mcall	80004618 <tc_irq+0x16c>
		}
		
		
		
		
		if(reloj_minutos==reloj_minutos_alarma && reloj_horas==reloj_horas_alarma && (alarma_activa_controlOFF&0b10)==0b10){
80004586:	49 e8       	lddpc	r8,800045fc <tc_irq+0x150>
80004588:	70 09       	ld.w	r9,r8[0x0]
8000458a:	4a 58       	lddpc	r8,8000461c <tc_irq+0x170>
8000458c:	70 08       	ld.w	r8,r8[0x0]
8000458e:	10 39       	cp.w	r9,r8
80004590:	c1 01       	brne	800045b0 <tc_irq+0x104>
80004592:	49 c8       	lddpc	r8,80004600 <tc_irq+0x154>
80004594:	70 09       	ld.w	r9,r8[0x0]
80004596:	4a 38       	lddpc	r8,80004620 <tc_irq+0x174>
80004598:	70 08       	ld.w	r8,r8[0x0]
8000459a:	10 39       	cp.w	r9,r8
8000459c:	c0 a1       	brne	800045b0 <tc_irq+0x104>
8000459e:	4a 28       	lddpc	r8,80004624 <tc_irq+0x178>
800045a0:	70 08       	ld.w	r8,r8[0x0]
800045a2:	10 99       	mov	r9,r8
800045a4:	e2 19 00 02 	andl	r9,0x2,COH
800045a8:	c0 40       	breq	800045b0 <tc_irq+0x104>
			alarma_activa_controlOFF=alarma_activa_controlOFF|0b01;
800045aa:	a1 a8       	sbr	r8,0x0
800045ac:	49 e9       	lddpc	r9,80004624 <tc_irq+0x178>
800045ae:	93 08       	st.w	r9[0x0],r8
		}
		if(alarma_activa_controlOFF==0b11){
800045b0:	49 d8       	lddpc	r8,80004624 <tc_irq+0x178>
800045b2:	70 08       	ld.w	r8,r8[0x0]
800045b4:	58 38       	cp.w	r8,3
800045b6:	c0 41       	brne	800045be <tc_irq+0x112>
			gpio_tgl_gpio_pin(LED1_GPIO);
800045b8:	33 cc       	mov	r12,60
800045ba:	f0 1f 00 0f 	mcall	800045f4 <tc_irq+0x148>
		}
		
		/*reloj_horas=17;
		reloj_minutos=45;
		reloj_segundos=3;*/
		if(funcion==0)
800045be:	49 28       	lddpc	r8,80004604 <tc_irq+0x158>
800045c0:	70 08       	ld.w	r8,r8[0x0]
800045c2:	58 08       	cp.w	r8,0
800045c4:	c0 a1       	brne	800045d8 <tc_irq+0x12c>
			showClock(reloj_segundos,reloj_minutos,reloj_horas,0);
800045c6:	30 09       	mov	r9,0
800045c8:	48 e8       	lddpc	r8,80004600 <tc_irq+0x154>
800045ca:	70 0a       	ld.w	r10,r8[0x0]
800045cc:	48 c8       	lddpc	r8,800045fc <tc_irq+0x150>
800045ce:	70 0b       	ld.w	r11,r8[0x0]
800045d0:	48 a8       	lddpc	r8,800045f8 <tc_irq+0x14c>
800045d2:	70 0c       	ld.w	r12,r8[0x0]
800045d4:	f0 1f 00 11 	mcall	80004618 <tc_irq+0x16c>
		time_1s=0;
800045d8:	30 09       	mov	r9,0
800045da:	48 68       	lddpc	r8,800045f0 <tc_irq+0x144>
800045dc:	91 09       	st.w	r8[0x0],r9
800045de:	c0 48       	rjmp	800045e6 <tc_irq+0x13a>
			
	}
	else{
		time_1s=1;
800045e0:	30 19       	mov	r9,1
800045e2:	48 48       	lddpc	r8,800045f0 <tc_irq+0x144>
800045e4:	91 09       	st.w	r8[0x0],r9
	}
}
800045e6:	d4 02       	popm	lr
800045e8:	d6 03       	rete
800045ea:	00 00       	add	r0,r0
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	23 c2       	sub	r2,60
800045f0:	00 00       	add	r0,r0
800045f2:	06 40       	or	r0,r3
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	32 32       	mov	r2,35
800045f8:	00 00       	add	r0,r0
800045fa:	06 3c       	cp.w	r12,r3
800045fc:	00 00       	add	r0,r0
800045fe:	06 44       	or	r4,r3
80004600:	00 00       	add	r0,r0
80004602:	06 48       	or	r8,r3
80004604:	00 00       	add	r0,r0
80004606:	06 2c       	rsub	r12,r3
80004608:	00 00       	add	r0,r0
8000460a:	00 28       	rsub	r8,r0
8000460c:	00 00       	add	r0,r0
8000460e:	06 6c       	and	r12,r3
80004610:	00 00       	add	r0,r0
80004612:	06 4c       	or	r12,r3
80004614:	00 00       	add	r0,r0
80004616:	06 64       	and	r4,r3
80004618:	80 00       	ld.sh	r0,r0[0x0]
8000461a:	35 98       	mov	r8,89
8000461c:	00 00       	add	r0,r0
8000461e:	06 50       	eor	r0,r3
80004620:	00 00       	add	r0,r0
80004622:	06 68       	and	r8,r3
80004624:	00 00       	add	r0,r0
80004626:	06 60       	and	r0,r3

80004628 <__avr32_udiv64>:
80004628:	d4 31       	pushm	r0-r7,lr
8000462a:	1a 97       	mov	r7,sp
8000462c:	20 3d       	sub	sp,12
8000462e:	10 9c       	mov	r12,r8
80004630:	12 9e       	mov	lr,r9
80004632:	14 93       	mov	r3,r10
80004634:	58 09       	cp.w	r9,0
80004636:	e0 81 00 bd 	brne	800047b0 <__avr32_udiv64+0x188>
8000463a:	16 38       	cp.w	r8,r11
8000463c:	e0 88 00 40 	brls	800046bc <__avr32_udiv64+0x94>
80004640:	f0 08 12 00 	clz	r8,r8
80004644:	c0 d0       	breq	8000465e <__avr32_udiv64+0x36>
80004646:	f6 08 09 4b 	lsl	r11,r11,r8
8000464a:	f0 09 11 20 	rsub	r9,r8,32
8000464e:	f8 08 09 4c 	lsl	r12,r12,r8
80004652:	f4 09 0a 49 	lsr	r9,r10,r9
80004656:	f4 08 09 43 	lsl	r3,r10,r8
8000465a:	f3 eb 10 0b 	or	r11,r9,r11
8000465e:	f8 0e 16 10 	lsr	lr,r12,0x10
80004662:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80004666:	f6 0e 0d 00 	divu	r0,r11,lr
8000466a:	e6 0b 16 10 	lsr	r11,r3,0x10
8000466e:	00 99       	mov	r9,r0
80004670:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004674:	e0 0a 02 48 	mul	r8,r0,r10
80004678:	10 3b       	cp.w	r11,r8
8000467a:	c0 a2       	brcc	8000468e <__avr32_udiv64+0x66>
8000467c:	20 19       	sub	r9,1
8000467e:	18 0b       	add	r11,r12
80004680:	18 3b       	cp.w	r11,r12
80004682:	c0 63       	brcs	8000468e <__avr32_udiv64+0x66>
80004684:	10 3b       	cp.w	r11,r8
80004686:	f7 b9 03 01 	sublo	r9,1
8000468a:	f7 dc e3 0b 	addcs	r11,r11,r12
8000468e:	f6 08 01 01 	sub	r1,r11,r8
80004692:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004696:	e2 0e 0d 00 	divu	r0,r1,lr
8000469a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000469e:	00 98       	mov	r8,r0
800046a0:	e0 0a 02 4a 	mul	r10,r0,r10
800046a4:	14 33       	cp.w	r3,r10
800046a6:	c0 82       	brcc	800046b6 <__avr32_udiv64+0x8e>
800046a8:	20 18       	sub	r8,1
800046aa:	18 03       	add	r3,r12
800046ac:	18 33       	cp.w	r3,r12
800046ae:	c0 43       	brcs	800046b6 <__avr32_udiv64+0x8e>
800046b0:	14 33       	cp.w	r3,r10
800046b2:	f7 b8 03 01 	sublo	r8,1
800046b6:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800046ba:	cd f8       	rjmp	80004878 <__avr32_udiv64+0x250>
800046bc:	58 08       	cp.w	r8,0
800046be:	c0 51       	brne	800046c8 <__avr32_udiv64+0xa0>
800046c0:	30 19       	mov	r9,1
800046c2:	f2 08 0d 08 	divu	r8,r9,r8
800046c6:	10 9c       	mov	r12,r8
800046c8:	f8 06 12 00 	clz	r6,r12
800046cc:	c0 41       	brne	800046d4 <__avr32_udiv64+0xac>
800046ce:	18 1b       	sub	r11,r12
800046d0:	30 19       	mov	r9,1
800046d2:	c4 08       	rjmp	80004752 <__avr32_udiv64+0x12a>
800046d4:	ec 01 11 20 	rsub	r1,r6,32
800046d8:	f4 01 0a 49 	lsr	r9,r10,r1
800046dc:	f8 06 09 4c 	lsl	r12,r12,r6
800046e0:	f6 06 09 48 	lsl	r8,r11,r6
800046e4:	f6 01 0a 41 	lsr	r1,r11,r1
800046e8:	f3 e8 10 08 	or	r8,r9,r8
800046ec:	f8 03 16 10 	lsr	r3,r12,0x10
800046f0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800046f4:	e2 03 0d 00 	divu	r0,r1,r3
800046f8:	f0 0b 16 10 	lsr	r11,r8,0x10
800046fc:	00 9e       	mov	lr,r0
800046fe:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004702:	e0 05 02 49 	mul	r9,r0,r5
80004706:	12 3b       	cp.w	r11,r9
80004708:	c0 a2       	brcc	8000471c <__avr32_udiv64+0xf4>
8000470a:	20 1e       	sub	lr,1
8000470c:	18 0b       	add	r11,r12
8000470e:	18 3b       	cp.w	r11,r12
80004710:	c0 63       	brcs	8000471c <__avr32_udiv64+0xf4>
80004712:	12 3b       	cp.w	r11,r9
80004714:	f7 be 03 01 	sublo	lr,1
80004718:	f7 dc e3 0b 	addcs	r11,r11,r12
8000471c:	12 1b       	sub	r11,r9
8000471e:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80004722:	f6 03 0d 02 	divu	r2,r11,r3
80004726:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000472a:	04 99       	mov	r9,r2
8000472c:	e4 05 02 4b 	mul	r11,r2,r5
80004730:	16 38       	cp.w	r8,r11
80004732:	c0 a2       	brcc	80004746 <__avr32_udiv64+0x11e>
80004734:	20 19       	sub	r9,1
80004736:	18 08       	add	r8,r12
80004738:	18 38       	cp.w	r8,r12
8000473a:	c0 63       	brcs	80004746 <__avr32_udiv64+0x11e>
8000473c:	16 38       	cp.w	r8,r11
8000473e:	f7 b9 03 01 	sublo	r9,1
80004742:	f1 dc e3 08 	addcs	r8,r8,r12
80004746:	f4 06 09 43 	lsl	r3,r10,r6
8000474a:	f0 0b 01 0b 	sub	r11,r8,r11
8000474e:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80004752:	f8 06 16 10 	lsr	r6,r12,0x10
80004756:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000475a:	f6 06 0d 00 	divu	r0,r11,r6
8000475e:	e6 0b 16 10 	lsr	r11,r3,0x10
80004762:	00 9a       	mov	r10,r0
80004764:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004768:	e0 0e 02 48 	mul	r8,r0,lr
8000476c:	10 3b       	cp.w	r11,r8
8000476e:	c0 a2       	brcc	80004782 <__avr32_udiv64+0x15a>
80004770:	20 1a       	sub	r10,1
80004772:	18 0b       	add	r11,r12
80004774:	18 3b       	cp.w	r11,r12
80004776:	c0 63       	brcs	80004782 <__avr32_udiv64+0x15a>
80004778:	10 3b       	cp.w	r11,r8
8000477a:	f7 ba 03 01 	sublo	r10,1
8000477e:	f7 dc e3 0b 	addcs	r11,r11,r12
80004782:	f6 08 01 01 	sub	r1,r11,r8
80004786:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000478a:	e2 06 0d 00 	divu	r0,r1,r6
8000478e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004792:	00 98       	mov	r8,r0
80004794:	e0 0e 02 4b 	mul	r11,r0,lr
80004798:	16 33       	cp.w	r3,r11
8000479a:	c0 82       	brcc	800047aa <__avr32_udiv64+0x182>
8000479c:	20 18       	sub	r8,1
8000479e:	18 03       	add	r3,r12
800047a0:	18 33       	cp.w	r3,r12
800047a2:	c0 43       	brcs	800047aa <__avr32_udiv64+0x182>
800047a4:	16 33       	cp.w	r3,r11
800047a6:	f7 b8 03 01 	sublo	r8,1
800047aa:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800047ae:	c6 98       	rjmp	80004880 <__avr32_udiv64+0x258>
800047b0:	16 39       	cp.w	r9,r11
800047b2:	e0 8b 00 65 	brhi	8000487c <__avr32_udiv64+0x254>
800047b6:	f2 09 12 00 	clz	r9,r9
800047ba:	c0 b1       	brne	800047d0 <__avr32_udiv64+0x1a8>
800047bc:	10 3a       	cp.w	r10,r8
800047be:	5f 2a       	srhs	r10
800047c0:	1c 3b       	cp.w	r11,lr
800047c2:	5f b8       	srhi	r8
800047c4:	10 4a       	or	r10,r8
800047c6:	f2 0a 18 00 	cp.b	r10,r9
800047ca:	c5 90       	breq	8000487c <__avr32_udiv64+0x254>
800047cc:	30 18       	mov	r8,1
800047ce:	c5 98       	rjmp	80004880 <__avr32_udiv64+0x258>
800047d0:	f0 09 09 46 	lsl	r6,r8,r9
800047d4:	f2 03 11 20 	rsub	r3,r9,32
800047d8:	fc 09 09 4e 	lsl	lr,lr,r9
800047dc:	f0 03 0a 48 	lsr	r8,r8,r3
800047e0:	f6 09 09 4c 	lsl	r12,r11,r9
800047e4:	f4 03 0a 42 	lsr	r2,r10,r3
800047e8:	ef 46 ff f4 	st.w	r7[-12],r6
800047ec:	f6 03 0a 43 	lsr	r3,r11,r3
800047f0:	18 42       	or	r2,r12
800047f2:	f1 ee 10 0c 	or	r12,r8,lr
800047f6:	f8 01 16 10 	lsr	r1,r12,0x10
800047fa:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800047fe:	e6 01 0d 04 	divu	r4,r3,r1
80004802:	e4 03 16 10 	lsr	r3,r2,0x10
80004806:	08 9e       	mov	lr,r4
80004808:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000480c:	e8 06 02 48 	mul	r8,r4,r6
80004810:	10 33       	cp.w	r3,r8
80004812:	c0 a2       	brcc	80004826 <__avr32_udiv64+0x1fe>
80004814:	20 1e       	sub	lr,1
80004816:	18 03       	add	r3,r12
80004818:	18 33       	cp.w	r3,r12
8000481a:	c0 63       	brcs	80004826 <__avr32_udiv64+0x1fe>
8000481c:	10 33       	cp.w	r3,r8
8000481e:	f7 be 03 01 	sublo	lr,1
80004822:	e7 dc e3 03 	addcs	r3,r3,r12
80004826:	10 13       	sub	r3,r8
80004828:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000482c:	e6 01 0d 00 	divu	r0,r3,r1
80004830:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004834:	00 98       	mov	r8,r0
80004836:	e0 06 02 46 	mul	r6,r0,r6
8000483a:	0c 3b       	cp.w	r11,r6
8000483c:	c0 a2       	brcc	80004850 <__avr32_udiv64+0x228>
8000483e:	20 18       	sub	r8,1
80004840:	18 0b       	add	r11,r12
80004842:	18 3b       	cp.w	r11,r12
80004844:	c0 63       	brcs	80004850 <__avr32_udiv64+0x228>
80004846:	0c 3b       	cp.w	r11,r6
80004848:	f7 dc e3 0b 	addcs	r11,r11,r12
8000484c:	f7 b8 03 01 	sublo	r8,1
80004850:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80004854:	ee f4 ff f4 	ld.w	r4,r7[-12]
80004858:	0c 1b       	sub	r11,r6
8000485a:	f0 04 06 42 	mulu.d	r2,r8,r4
8000485e:	06 95       	mov	r5,r3
80004860:	16 35       	cp.w	r5,r11
80004862:	e0 8b 00 0a 	brhi	80004876 <__avr32_udiv64+0x24e>
80004866:	5f 0b       	sreq	r11
80004868:	f4 09 09 49 	lsl	r9,r10,r9
8000486c:	12 32       	cp.w	r2,r9
8000486e:	5f b9       	srhi	r9
80004870:	f7 e9 00 09 	and	r9,r11,r9
80004874:	c0 60       	breq	80004880 <__avr32_udiv64+0x258>
80004876:	20 18       	sub	r8,1
80004878:	30 09       	mov	r9,0
8000487a:	c0 38       	rjmp	80004880 <__avr32_udiv64+0x258>
8000487c:	30 09       	mov	r9,0
8000487e:	12 98       	mov	r8,r9
80004880:	10 9a       	mov	r10,r8
80004882:	12 93       	mov	r3,r9
80004884:	10 92       	mov	r2,r8
80004886:	12 9b       	mov	r11,r9
80004888:	2f dd       	sub	sp,-12
8000488a:	d8 32       	popm	r0-r7,pc

8000488c <memcpy>:
8000488c:	58 8a       	cp.w	r10,8
8000488e:	c2 f5       	brlt	800048ec <memcpy+0x60>
80004890:	f9 eb 10 09 	or	r9,r12,r11
80004894:	e2 19 00 03 	andl	r9,0x3,COH
80004898:	e0 81 00 97 	brne	800049c6 <memcpy+0x13a>
8000489c:	e0 4a 00 20 	cp.w	r10,32
800048a0:	c3 b4       	brge	80004916 <memcpy+0x8a>
800048a2:	f4 08 14 02 	asr	r8,r10,0x2
800048a6:	f0 09 11 08 	rsub	r9,r8,8
800048aa:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800048ae:	76 69       	ld.w	r9,r11[0x18]
800048b0:	99 69       	st.w	r12[0x18],r9
800048b2:	76 59       	ld.w	r9,r11[0x14]
800048b4:	99 59       	st.w	r12[0x14],r9
800048b6:	76 49       	ld.w	r9,r11[0x10]
800048b8:	99 49       	st.w	r12[0x10],r9
800048ba:	76 39       	ld.w	r9,r11[0xc]
800048bc:	99 39       	st.w	r12[0xc],r9
800048be:	76 29       	ld.w	r9,r11[0x8]
800048c0:	99 29       	st.w	r12[0x8],r9
800048c2:	76 19       	ld.w	r9,r11[0x4]
800048c4:	99 19       	st.w	r12[0x4],r9
800048c6:	76 09       	ld.w	r9,r11[0x0]
800048c8:	99 09       	st.w	r12[0x0],r9
800048ca:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800048ce:	f8 08 00 28 	add	r8,r12,r8<<0x2
800048d2:	e0 1a 00 03 	andl	r10,0x3
800048d6:	f4 0a 11 04 	rsub	r10,r10,4
800048da:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800048de:	17 a9       	ld.ub	r9,r11[0x2]
800048e0:	b0 a9       	st.b	r8[0x2],r9
800048e2:	17 99       	ld.ub	r9,r11[0x1]
800048e4:	b0 99       	st.b	r8[0x1],r9
800048e6:	17 89       	ld.ub	r9,r11[0x0]
800048e8:	b0 89       	st.b	r8[0x0],r9
800048ea:	5e fc       	retal	r12
800048ec:	f4 0a 11 09 	rsub	r10,r10,9
800048f0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800048f4:	17 f9       	ld.ub	r9,r11[0x7]
800048f6:	b8 f9       	st.b	r12[0x7],r9
800048f8:	17 e9       	ld.ub	r9,r11[0x6]
800048fa:	b8 e9       	st.b	r12[0x6],r9
800048fc:	17 d9       	ld.ub	r9,r11[0x5]
800048fe:	b8 d9       	st.b	r12[0x5],r9
80004900:	17 c9       	ld.ub	r9,r11[0x4]
80004902:	b8 c9       	st.b	r12[0x4],r9
80004904:	17 b9       	ld.ub	r9,r11[0x3]
80004906:	b8 b9       	st.b	r12[0x3],r9
80004908:	17 a9       	ld.ub	r9,r11[0x2]
8000490a:	b8 a9       	st.b	r12[0x2],r9
8000490c:	17 99       	ld.ub	r9,r11[0x1]
8000490e:	b8 99       	st.b	r12[0x1],r9
80004910:	17 89       	ld.ub	r9,r11[0x0]
80004912:	b8 89       	st.b	r12[0x0],r9
80004914:	5e fc       	retal	r12
80004916:	eb cd 40 c0 	pushm	r6-r7,lr
8000491a:	18 99       	mov	r9,r12
8000491c:	22 0a       	sub	r10,32
8000491e:	b7 07       	ld.d	r6,r11++
80004920:	b3 26       	st.d	r9++,r6
80004922:	b7 07       	ld.d	r6,r11++
80004924:	b3 26       	st.d	r9++,r6
80004926:	b7 07       	ld.d	r6,r11++
80004928:	b3 26       	st.d	r9++,r6
8000492a:	b7 07       	ld.d	r6,r11++
8000492c:	b3 26       	st.d	r9++,r6
8000492e:	22 0a       	sub	r10,32
80004930:	cf 74       	brge	8000491e <memcpy+0x92>
80004932:	2f 0a       	sub	r10,-16
80004934:	c0 65       	brlt	80004940 <memcpy+0xb4>
80004936:	b7 07       	ld.d	r6,r11++
80004938:	b3 26       	st.d	r9++,r6
8000493a:	b7 07       	ld.d	r6,r11++
8000493c:	b3 26       	st.d	r9++,r6
8000493e:	21 0a       	sub	r10,16
80004940:	5c 3a       	neg	r10
80004942:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004946:	d7 03       	nop
80004948:	d7 03       	nop
8000494a:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000494e:	f3 66 00 0e 	st.b	r9[14],r6
80004952:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004956:	f3 66 00 0d 	st.b	r9[13],r6
8000495a:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000495e:	f3 66 00 0c 	st.b	r9[12],r6
80004962:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004966:	f3 66 00 0b 	st.b	r9[11],r6
8000496a:	f7 36 00 0a 	ld.ub	r6,r11[10]
8000496e:	f3 66 00 0a 	st.b	r9[10],r6
80004972:	f7 36 00 09 	ld.ub	r6,r11[9]
80004976:	f3 66 00 09 	st.b	r9[9],r6
8000497a:	f7 36 00 08 	ld.ub	r6,r11[8]
8000497e:	f3 66 00 08 	st.b	r9[8],r6
80004982:	f7 36 00 07 	ld.ub	r6,r11[7]
80004986:	f3 66 00 07 	st.b	r9[7],r6
8000498a:	f7 36 00 06 	ld.ub	r6,r11[6]
8000498e:	f3 66 00 06 	st.b	r9[6],r6
80004992:	f7 36 00 05 	ld.ub	r6,r11[5]
80004996:	f3 66 00 05 	st.b	r9[5],r6
8000499a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000499e:	f3 66 00 04 	st.b	r9[4],r6
800049a2:	f7 36 00 03 	ld.ub	r6,r11[3]
800049a6:	f3 66 00 03 	st.b	r9[3],r6
800049aa:	f7 36 00 02 	ld.ub	r6,r11[2]
800049ae:	f3 66 00 02 	st.b	r9[2],r6
800049b2:	f7 36 00 01 	ld.ub	r6,r11[1]
800049b6:	f3 66 00 01 	st.b	r9[1],r6
800049ba:	f7 36 00 00 	ld.ub	r6,r11[0]
800049be:	f3 66 00 00 	st.b	r9[0],r6
800049c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800049c6:	20 1a       	sub	r10,1
800049c8:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800049cc:	f8 0a 0b 09 	st.b	r12[r10],r9
800049d0:	cf b1       	brne	800049c6 <memcpy+0x13a>
800049d2:	5e fc       	retal	r12

800049d4 <sprintf>:
800049d4:	d4 01       	pushm	lr
800049d6:	21 7d       	sub	sp,92
800049d8:	e0 68 ff ff 	mov	r8,65535
800049dc:	ea 18 7f ff 	orh	r8,0x7fff
800049e0:	50 58       	stdsp	sp[0x14],r8
800049e2:	50 28       	stdsp	sp[0x8],r8
800049e4:	e0 68 02 08 	mov	r8,520
800049e8:	ba 68       	st.h	sp[0xc],r8
800049ea:	3f f8       	mov	r8,-1
800049ec:	ba 78       	st.h	sp[0xe],r8
800049ee:	e0 68 01 1c 	mov	r8,284
800049f2:	50 4c       	stdsp	sp[0x10],r12
800049f4:	16 9a       	mov	r10,r11
800049f6:	50 0c       	stdsp	sp[0x0],r12
800049f8:	fa c9 ff a0 	sub	r9,sp,-96
800049fc:	70 0c       	ld.w	r12,r8[0x0]
800049fe:	1a 9b       	mov	r11,sp
80004a00:	ca 4d       	rcall	80004d48 <_vfprintf_r>
80004a02:	30 09       	mov	r9,0
80004a04:	40 08       	lddsp	r8,sp[0x0]
80004a06:	b0 89       	st.b	r8[0x0],r9
80004a08:	2e 9d       	sub	sp,-92
80004a0a:	d8 02       	popm	pc

80004a0c <get_arg>:
80004a0c:	d4 31       	pushm	r0-r7,lr
80004a0e:	20 8d       	sub	sp,32
80004a10:	fa c4 ff bc 	sub	r4,sp,-68
80004a14:	50 4b       	stdsp	sp[0x10],r11
80004a16:	68 2e       	ld.w	lr,r4[0x8]
80004a18:	50 58       	stdsp	sp[0x14],r8
80004a1a:	12 96       	mov	r6,r9
80004a1c:	7c 0b       	ld.w	r11,lr[0x0]
80004a1e:	70 05       	ld.w	r5,r8[0x0]
80004a20:	50 6e       	stdsp	sp[0x18],lr
80004a22:	58 0b       	cp.w	r11,0
80004a24:	f4 0b 17 00 	moveq	r11,r10
80004a28:	68 03       	ld.w	r3,r4[0x0]
80004a2a:	68 11       	ld.w	r1,r4[0x4]
80004a2c:	40 49       	lddsp	r9,sp[0x10]
80004a2e:	30 08       	mov	r8,0
80004a30:	c2 e9       	rjmp	80004c8c <get_arg+0x280>
80004a32:	2f fb       	sub	r11,-1
80004a34:	32 5c       	mov	r12,37
80004a36:	17 8a       	ld.ub	r10,r11[0x0]
80004a38:	f8 0a 18 00 	cp.b	r10,r12
80004a3c:	5f 1e       	srne	lr
80004a3e:	f0 0a 18 00 	cp.b	r10,r8
80004a42:	5f 1c       	srne	r12
80004a44:	fd ec 00 0c 	and	r12,lr,r12
80004a48:	f0 0c 18 00 	cp.b	r12,r8
80004a4c:	cf 31       	brne	80004a32 <get_arg+0x26>
80004a4e:	58 0a       	cp.w	r10,0
80004a50:	e0 80 01 2b 	breq	80004ca6 <get_arg+0x29a>
80004a54:	30 0c       	mov	r12,0
80004a56:	3f fa       	mov	r10,-1
80004a58:	18 90       	mov	r0,r12
80004a5a:	50 3a       	stdsp	sp[0xc],r10
80004a5c:	18 94       	mov	r4,r12
80004a5e:	18 92       	mov	r2,r12
80004a60:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80004a64:	16 97       	mov	r7,r11
80004a66:	50 7c       	stdsp	sp[0x1c],r12
80004a68:	4c ec       	lddpc	r12,80004ba0 <get_arg+0x194>
80004a6a:	0f 3a       	ld.ub	r10,r7++
80004a6c:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80004a70:	40 7c       	lddsp	r12,sp[0x1c]
80004a72:	1c 0c       	add	r12,lr
80004a74:	4c ce       	lddpc	lr,80004ba4 <get_arg+0x198>
80004a76:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80004a7a:	20 1e       	sub	lr,1
80004a7c:	50 0e       	stdsp	sp[0x0],lr
80004a7e:	4c be       	lddpc	lr,80004ba8 <get_arg+0x19c>
80004a80:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80004a84:	50 7c       	stdsp	sp[0x1c],r12
80004a86:	40 0c       	lddsp	r12,sp[0x0]
80004a88:	58 7c       	cp.w	r12,7
80004a8a:	e0 8b 00 fa 	brhi	80004c7e <get_arg+0x272>
80004a8e:	4c 8e       	lddpc	lr,80004bac <get_arg+0x1a0>
80004a90:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80004a94:	36 8b       	mov	r11,104
80004a96:	f6 0a 18 00 	cp.b	r10,r11
80004a9a:	e0 80 00 f2 	breq	80004c7e <get_arg+0x272>
80004a9e:	37 1b       	mov	r11,113
80004aa0:	f6 0a 18 00 	cp.b	r10,r11
80004aa4:	c0 70       	breq	80004ab2 <get_arg+0xa6>
80004aa6:	34 cb       	mov	r11,76
80004aa8:	f6 0a 18 00 	cp.b	r10,r11
80004aac:	c0 51       	brne	80004ab6 <get_arg+0xaa>
80004aae:	a3 b4       	sbr	r4,0x3
80004ab0:	ce 78       	rjmp	80004c7e <get_arg+0x272>
80004ab2:	a5 b4       	sbr	r4,0x5
80004ab4:	ce 58       	rjmp	80004c7e <get_arg+0x272>
80004ab6:	08 9a       	mov	r10,r4
80004ab8:	0e 9b       	mov	r11,r7
80004aba:	a5 aa       	sbr	r10,0x4
80004abc:	17 3c       	ld.ub	r12,r11++
80004abe:	a5 b4       	sbr	r4,0x5
80004ac0:	36 ce       	mov	lr,108
80004ac2:	fc 0c 18 00 	cp.b	r12,lr
80004ac6:	e0 80 00 dd 	breq	80004c80 <get_arg+0x274>
80004aca:	14 94       	mov	r4,r10
80004acc:	cd 98       	rjmp	80004c7e <get_arg+0x272>
80004ace:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80004ad2:	36 7c       	mov	r12,103
80004ad4:	f8 0a 18 00 	cp.b	r10,r12
80004ad8:	e0 8b 00 27 	brhi	80004b26 <get_arg+0x11a>
80004adc:	36 5b       	mov	r11,101
80004ade:	f6 0a 18 00 	cp.b	r10,r11
80004ae2:	c4 82       	brcc	80004b72 <get_arg+0x166>
80004ae4:	34 fb       	mov	r11,79
80004ae6:	f6 0a 18 00 	cp.b	r10,r11
80004aea:	c4 80       	breq	80004b7a <get_arg+0x16e>
80004aec:	e0 8b 00 0c 	brhi	80004b04 <get_arg+0xf8>
80004af0:	34 5b       	mov	r11,69
80004af2:	f6 0a 18 00 	cp.b	r10,r11
80004af6:	c3 e0       	breq	80004b72 <get_arg+0x166>
80004af8:	34 7b       	mov	r11,71
80004afa:	f6 0a 18 00 	cp.b	r10,r11
80004afe:	c3 a0       	breq	80004b72 <get_arg+0x166>
80004b00:	34 4b       	mov	r11,68
80004b02:	c0 88       	rjmp	80004b12 <get_arg+0x106>
80004b04:	35 8b       	mov	r11,88
80004b06:	f6 0a 18 00 	cp.b	r10,r11
80004b0a:	c2 c0       	breq	80004b62 <get_arg+0x156>
80004b0c:	e0 8b 00 07 	brhi	80004b1a <get_arg+0x10e>
80004b10:	35 5b       	mov	r11,85
80004b12:	f6 0a 18 00 	cp.b	r10,r11
80004b16:	c3 51       	brne	80004b80 <get_arg+0x174>
80004b18:	c3 18       	rjmp	80004b7a <get_arg+0x16e>
80004b1a:	36 3b       	mov	r11,99
80004b1c:	f6 0a 18 00 	cp.b	r10,r11
80004b20:	c2 f0       	breq	80004b7e <get_arg+0x172>
80004b22:	36 4b       	mov	r11,100
80004b24:	c0 e8       	rjmp	80004b40 <get_arg+0x134>
80004b26:	37 0b       	mov	r11,112
80004b28:	f6 0a 18 00 	cp.b	r10,r11
80004b2c:	c2 50       	breq	80004b76 <get_arg+0x16a>
80004b2e:	e0 8b 00 0d 	brhi	80004b48 <get_arg+0x13c>
80004b32:	36 eb       	mov	r11,110
80004b34:	f6 0a 18 00 	cp.b	r10,r11
80004b38:	c1 f0       	breq	80004b76 <get_arg+0x16a>
80004b3a:	e0 8b 00 14 	brhi	80004b62 <get_arg+0x156>
80004b3e:	36 9b       	mov	r11,105
80004b40:	f6 0a 18 00 	cp.b	r10,r11
80004b44:	c1 e1       	brne	80004b80 <get_arg+0x174>
80004b46:	c0 e8       	rjmp	80004b62 <get_arg+0x156>
80004b48:	37 5b       	mov	r11,117
80004b4a:	f6 0a 18 00 	cp.b	r10,r11
80004b4e:	c0 a0       	breq	80004b62 <get_arg+0x156>
80004b50:	37 8b       	mov	r11,120
80004b52:	f6 0a 18 00 	cp.b	r10,r11
80004b56:	c0 60       	breq	80004b62 <get_arg+0x156>
80004b58:	37 3b       	mov	r11,115
80004b5a:	f6 0a 18 00 	cp.b	r10,r11
80004b5e:	c1 11       	brne	80004b80 <get_arg+0x174>
80004b60:	c0 b8       	rjmp	80004b76 <get_arg+0x16a>
80004b62:	ed b4 00 04 	bld	r4,0x4
80004b66:	c0 a0       	breq	80004b7a <get_arg+0x16e>
80004b68:	ed b4 00 05 	bld	r4,0x5
80004b6c:	c0 91       	brne	80004b7e <get_arg+0x172>
80004b6e:	30 20       	mov	r0,2
80004b70:	c0 88       	rjmp	80004b80 <get_arg+0x174>
80004b72:	30 40       	mov	r0,4
80004b74:	c0 68       	rjmp	80004b80 <get_arg+0x174>
80004b76:	30 30       	mov	r0,3
80004b78:	c0 48       	rjmp	80004b80 <get_arg+0x174>
80004b7a:	30 10       	mov	r0,1
80004b7c:	c0 28       	rjmp	80004b80 <get_arg+0x174>
80004b7e:	30 00       	mov	r0,0
80004b80:	40 3b       	lddsp	r11,sp[0xc]
80004b82:	5b fb       	cp.w	r11,-1
80004b84:	c0 40       	breq	80004b8c <get_arg+0x180>
80004b86:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80004b8a:	c7 a8       	rjmp	80004c7e <get_arg+0x272>
80004b8c:	58 60       	cp.w	r0,6
80004b8e:	e0 8b 00 78 	brhi	80004c7e <get_arg+0x272>
80004b92:	6c 0a       	ld.w	r10,r6[0x0]
80004b94:	ea cc ff ff 	sub	r12,r5,-1
80004b98:	48 6e       	lddpc	lr,80004bb0 <get_arg+0x1a4>
80004b9a:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80004b9e:	d7 03       	nop
80004ba0:	80 07       	ld.sh	r7,r0[0x0]
80004ba2:	b6 cc       	st.b	r11[0x4],r12
80004ba4:	80 07       	ld.sh	r7,r0[0x0]
80004ba6:	b6 04       	st.h	r11[0x0],r4
80004ba8:	80 07       	ld.sh	r7,r0[0x0]
80004baa:	b5 98       	lsr	r8,0x15
80004bac:	80 07       	ld.sh	r7,r0[0x0]
80004bae:	b3 f8       	*unknown*
80004bb0:	80 07       	ld.sh	r7,r0[0x0]
80004bb2:	b4 18       	st.h	r10[0x2],r8
80004bb4:	f4 cb ff f8 	sub	r11,r10,-8
80004bb8:	8d 0b       	st.w	r6[0x0],r11
80004bba:	f4 ea 00 00 	ld.d	r10,r10[0]
80004bbe:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004bc2:	c0 f8       	rjmp	80004be0 <get_arg+0x1d4>
80004bc4:	f4 cb ff fc 	sub	r11,r10,-4
80004bc8:	8d 0b       	st.w	r6[0x0],r11
80004bca:	74 0a       	ld.w	r10,r10[0x0]
80004bcc:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004bd0:	c0 88       	rjmp	80004be0 <get_arg+0x1d4>
80004bd2:	f4 cb ff f8 	sub	r11,r10,-8
80004bd6:	8d 0b       	st.w	r6[0x0],r11
80004bd8:	f4 ea 00 00 	ld.d	r10,r10[0]
80004bdc:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004be0:	0e 9b       	mov	r11,r7
80004be2:	18 95       	mov	r5,r12
80004be4:	c4 e8       	rjmp	80004c80 <get_arg+0x274>
80004be6:	62 0a       	ld.w	r10,r1[0x0]
80004be8:	5b fa       	cp.w	r10,-1
80004bea:	c0 b1       	brne	80004c00 <get_arg+0x1f4>
80004bec:	50 19       	stdsp	sp[0x4],r9
80004bee:	50 28       	stdsp	sp[0x8],r8
80004bf0:	e0 6a 00 80 	mov	r10,128
80004bf4:	30 0b       	mov	r11,0
80004bf6:	02 9c       	mov	r12,r1
80004bf8:	e0 a0 1d 8c 	rcall	80008710 <memset>
80004bfc:	40 28       	lddsp	r8,sp[0x8]
80004bfe:	40 19       	lddsp	r9,sp[0x4]
80004c00:	e4 cc 00 01 	sub	r12,r2,1
80004c04:	0e 9b       	mov	r11,r7
80004c06:	50 3c       	stdsp	sp[0xc],r12
80004c08:	f2 0c 0c 49 	max	r9,r9,r12
80004c0c:	c3 a8       	rjmp	80004c80 <get_arg+0x274>
80004c0e:	62 0a       	ld.w	r10,r1[0x0]
80004c10:	5b fa       	cp.w	r10,-1
80004c12:	c0 b1       	brne	80004c28 <get_arg+0x21c>
80004c14:	50 19       	stdsp	sp[0x4],r9
80004c16:	50 28       	stdsp	sp[0x8],r8
80004c18:	e0 6a 00 80 	mov	r10,128
80004c1c:	30 0b       	mov	r11,0
80004c1e:	02 9c       	mov	r12,r1
80004c20:	e0 a0 1d 78 	rcall	80008710 <memset>
80004c24:	40 28       	lddsp	r8,sp[0x8]
80004c26:	40 19       	lddsp	r9,sp[0x4]
80004c28:	20 12       	sub	r2,1
80004c2a:	30 0a       	mov	r10,0
80004c2c:	0e 9b       	mov	r11,r7
80004c2e:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80004c32:	f2 02 0c 49 	max	r9,r9,r2
80004c36:	c2 58       	rjmp	80004c80 <get_arg+0x274>
80004c38:	16 97       	mov	r7,r11
80004c3a:	6c 0a       	ld.w	r10,r6[0x0]
80004c3c:	f4 cb ff fc 	sub	r11,r10,-4
80004c40:	8d 0b       	st.w	r6[0x0],r11
80004c42:	74 0a       	ld.w	r10,r10[0x0]
80004c44:	0e 9b       	mov	r11,r7
80004c46:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004c4a:	2f f5       	sub	r5,-1
80004c4c:	c1 a8       	rjmp	80004c80 <get_arg+0x274>
80004c4e:	f4 c2 00 30 	sub	r2,r10,48
80004c52:	c0 68       	rjmp	80004c5e <get_arg+0x252>
80004c54:	e4 02 00 22 	add	r2,r2,r2<<0x2
80004c58:	2f f7       	sub	r7,-1
80004c5a:	f4 02 00 12 	add	r2,r10,r2<<0x1
80004c5e:	0f 8a       	ld.ub	r10,r7[0x0]
80004c60:	58 0a       	cp.w	r10,0
80004c62:	c0 e0       	breq	80004c7e <get_arg+0x272>
80004c64:	23 0a       	sub	r10,48
80004c66:	58 9a       	cp.w	r10,9
80004c68:	fe 98 ff f6 	brls	80004c54 <get_arg+0x248>
80004c6c:	c0 98       	rjmp	80004c7e <get_arg+0x272>
80004c6e:	2f f7       	sub	r7,-1
80004c70:	0f 8a       	ld.ub	r10,r7[0x0]
80004c72:	58 0a       	cp.w	r10,0
80004c74:	c0 50       	breq	80004c7e <get_arg+0x272>
80004c76:	23 0a       	sub	r10,48
80004c78:	58 9a       	cp.w	r10,9
80004c7a:	fe 98 ff fa 	brls	80004c6e <get_arg+0x262>
80004c7e:	0e 9b       	mov	r11,r7
80004c80:	40 7c       	lddsp	r12,sp[0x1c]
80004c82:	30 ba       	mov	r10,11
80004c84:	f4 0c 18 00 	cp.b	r12,r10
80004c88:	fe 91 fe ec 	brne	80004a60 <get_arg+0x54>
80004c8c:	40 42       	lddsp	r2,sp[0x10]
80004c8e:	17 8c       	ld.ub	r12,r11[0x0]
80004c90:	0a 32       	cp.w	r2,r5
80004c92:	5f 4a       	srge	r10
80004c94:	f0 0c 18 00 	cp.b	r12,r8
80004c98:	5f 1c       	srne	r12
80004c9a:	f9 ea 00 0a 	and	r10,r12,r10
80004c9e:	f0 0a 18 00 	cp.b	r10,r8
80004ca2:	fe 91 fe c9 	brne	80004a34 <get_arg+0x28>
80004ca6:	30 08       	mov	r8,0
80004ca8:	40 4e       	lddsp	lr,sp[0x10]
80004caa:	17 8a       	ld.ub	r10,r11[0x0]
80004cac:	e2 05 00 21 	add	r1,r1,r5<<0x2
80004cb0:	f0 0a 18 00 	cp.b	r10,r8
80004cb4:	fc 09 17 10 	movne	r9,lr
80004cb8:	e6 05 00 38 	add	r8,r3,r5<<0x3
80004cbc:	06 9e       	mov	lr,r3
80004cbe:	c2 a8       	rjmp	80004d12 <get_arg+0x306>
80004cc0:	62 0a       	ld.w	r10,r1[0x0]
80004cc2:	58 3a       	cp.w	r10,3
80004cc4:	c1 e0       	breq	80004d00 <get_arg+0x2f4>
80004cc6:	e0 89 00 07 	brgt	80004cd4 <get_arg+0x2c8>
80004cca:	58 1a       	cp.w	r10,1
80004ccc:	c1 a0       	breq	80004d00 <get_arg+0x2f4>
80004cce:	58 2a       	cp.w	r10,2
80004cd0:	c1 81       	brne	80004d00 <get_arg+0x2f4>
80004cd2:	c0 58       	rjmp	80004cdc <get_arg+0x2d0>
80004cd4:	58 5a       	cp.w	r10,5
80004cd6:	c0 c0       	breq	80004cee <get_arg+0x2e2>
80004cd8:	c0 b5       	brlt	80004cee <get_arg+0x2e2>
80004cda:	c1 38       	rjmp	80004d00 <get_arg+0x2f4>
80004cdc:	6c 0a       	ld.w	r10,r6[0x0]
80004cde:	f4 cc ff f8 	sub	r12,r10,-8
80004ce2:	8d 0c       	st.w	r6[0x0],r12
80004ce4:	f4 e2 00 00 	ld.d	r2,r10[0]
80004ce8:	f0 e3 00 00 	st.d	r8[0],r2
80004cec:	c1 08       	rjmp	80004d0c <get_arg+0x300>
80004cee:	6c 0a       	ld.w	r10,r6[0x0]
80004cf0:	f4 cc ff f8 	sub	r12,r10,-8
80004cf4:	8d 0c       	st.w	r6[0x0],r12
80004cf6:	f4 e2 00 00 	ld.d	r2,r10[0]
80004cfa:	f0 e3 00 00 	st.d	r8[0],r2
80004cfe:	c0 78       	rjmp	80004d0c <get_arg+0x300>
80004d00:	6c 0a       	ld.w	r10,r6[0x0]
80004d02:	f4 cc ff fc 	sub	r12,r10,-4
80004d06:	8d 0c       	st.w	r6[0x0],r12
80004d08:	74 0a       	ld.w	r10,r10[0x0]
80004d0a:	91 0a       	st.w	r8[0x0],r10
80004d0c:	2f f5       	sub	r5,-1
80004d0e:	2f 88       	sub	r8,-8
80004d10:	2f c1       	sub	r1,-4
80004d12:	12 35       	cp.w	r5,r9
80004d14:	fe 9a ff d6 	brle	80004cc0 <get_arg+0x2b4>
80004d18:	1c 93       	mov	r3,lr
80004d1a:	40 52       	lddsp	r2,sp[0x14]
80004d1c:	40 6e       	lddsp	lr,sp[0x18]
80004d1e:	85 05       	st.w	r2[0x0],r5
80004d20:	9d 0b       	st.w	lr[0x0],r11
80004d22:	40 4b       	lddsp	r11,sp[0x10]
80004d24:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80004d28:	2f 8d       	sub	sp,-32
80004d2a:	d8 32       	popm	r0-r7,pc

80004d2c <__sprint_r>:
80004d2c:	d4 21       	pushm	r4-r7,lr
80004d2e:	14 97       	mov	r7,r10
80004d30:	74 28       	ld.w	r8,r10[0x8]
80004d32:	58 08       	cp.w	r8,0
80004d34:	c0 41       	brne	80004d3c <__sprint_r+0x10>
80004d36:	95 18       	st.w	r10[0x4],r8
80004d38:	10 9c       	mov	r12,r8
80004d3a:	d8 22       	popm	r4-r7,pc
80004d3c:	e0 a0 18 c8 	rcall	80007ecc <__sfvwrite_r>
80004d40:	30 08       	mov	r8,0
80004d42:	8f 18       	st.w	r7[0x4],r8
80004d44:	8f 28       	st.w	r7[0x8],r8
80004d46:	d8 22       	popm	r4-r7,pc

80004d48 <_vfprintf_r>:
80004d48:	d4 31       	pushm	r0-r7,lr
80004d4a:	fa cd 06 bc 	sub	sp,sp,1724
80004d4e:	51 09       	stdsp	sp[0x40],r9
80004d50:	16 91       	mov	r1,r11
80004d52:	14 97       	mov	r7,r10
80004d54:	18 95       	mov	r5,r12
80004d56:	e0 a0 1a 31 	rcall	800081b8 <_localeconv_r>
80004d5a:	78 0c       	ld.w	r12,r12[0x0]
80004d5c:	50 cc       	stdsp	sp[0x30],r12
80004d5e:	58 05       	cp.w	r5,0
80004d60:	c0 70       	breq	80004d6e <_vfprintf_r+0x26>
80004d62:	6a 68       	ld.w	r8,r5[0x18]
80004d64:	58 08       	cp.w	r8,0
80004d66:	c0 41       	brne	80004d6e <_vfprintf_r+0x26>
80004d68:	0a 9c       	mov	r12,r5
80004d6a:	e0 a0 17 51 	rcall	80007c0c <__sinit>
80004d6e:	4d 08       	lddpc	r8,80004eac <_vfprintf_r+0x164>
80004d70:	10 31       	cp.w	r1,r8
80004d72:	c0 31       	brne	80004d78 <_vfprintf_r+0x30>
80004d74:	6a 01       	ld.w	r1,r5[0x0]
80004d76:	c0 a8       	rjmp	80004d8a <_vfprintf_r+0x42>
80004d78:	4c e8       	lddpc	r8,80004eb0 <_vfprintf_r+0x168>
80004d7a:	10 31       	cp.w	r1,r8
80004d7c:	c0 31       	brne	80004d82 <_vfprintf_r+0x3a>
80004d7e:	6a 11       	ld.w	r1,r5[0x4]
80004d80:	c0 58       	rjmp	80004d8a <_vfprintf_r+0x42>
80004d82:	4c d8       	lddpc	r8,80004eb4 <_vfprintf_r+0x16c>
80004d84:	10 31       	cp.w	r1,r8
80004d86:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80004d8a:	82 68       	ld.sh	r8,r1[0xc]
80004d8c:	ed b8 00 03 	bld	r8,0x3
80004d90:	c0 41       	brne	80004d98 <_vfprintf_r+0x50>
80004d92:	62 48       	ld.w	r8,r1[0x10]
80004d94:	58 08       	cp.w	r8,0
80004d96:	c0 71       	brne	80004da4 <_vfprintf_r+0x5c>
80004d98:	02 9b       	mov	r11,r1
80004d9a:	0a 9c       	mov	r12,r5
80004d9c:	e0 a0 0f 6c 	rcall	80006c74 <__swsetup_r>
80004da0:	e0 81 0f 63 	brne	80006c66 <_vfprintf_r+0x1f1e>
80004da4:	82 68       	ld.sh	r8,r1[0xc]
80004da6:	10 99       	mov	r9,r8
80004da8:	e2 19 00 1a 	andl	r9,0x1a,COH
80004dac:	58 a9       	cp.w	r9,10
80004dae:	c3 c1       	brne	80004e26 <_vfprintf_r+0xde>
80004db0:	82 79       	ld.sh	r9,r1[0xe]
80004db2:	30 0a       	mov	r10,0
80004db4:	f4 09 19 00 	cp.h	r9,r10
80004db8:	c3 75       	brlt	80004e26 <_vfprintf_r+0xde>
80004dba:	a1 d8       	cbr	r8,0x1
80004dbc:	fb 58 05 d0 	st.h	sp[1488],r8
80004dc0:	62 88       	ld.w	r8,r1[0x20]
80004dc2:	fb 48 05 e4 	st.w	sp[1508],r8
80004dc6:	62 a8       	ld.w	r8,r1[0x28]
80004dc8:	fb 48 05 ec 	st.w	sp[1516],r8
80004dcc:	fa c8 ff bc 	sub	r8,sp,-68
80004dd0:	fb 48 05 d4 	st.w	sp[1492],r8
80004dd4:	fb 48 05 c4 	st.w	sp[1476],r8
80004dd8:	e0 68 04 00 	mov	r8,1024
80004ddc:	fb 48 05 d8 	st.w	sp[1496],r8
80004de0:	fb 48 05 cc 	st.w	sp[1484],r8
80004de4:	30 08       	mov	r8,0
80004de6:	fb 59 05 d2 	st.h	sp[1490],r9
80004dea:	0e 9a       	mov	r10,r7
80004dec:	41 09       	lddsp	r9,sp[0x40]
80004dee:	fa c7 fa 3c 	sub	r7,sp,-1476
80004df2:	fb 48 05 dc 	st.w	sp[1500],r8
80004df6:	0a 9c       	mov	r12,r5
80004df8:	0e 9b       	mov	r11,r7
80004dfa:	ca 7f       	rcall	80004d48 <_vfprintf_r>
80004dfc:	50 bc       	stdsp	sp[0x2c],r12
80004dfe:	c0 95       	brlt	80004e10 <_vfprintf_r+0xc8>
80004e00:	0e 9b       	mov	r11,r7
80004e02:	0a 9c       	mov	r12,r5
80004e04:	e0 a0 16 28 	rcall	80007a54 <_fflush_r>
80004e08:	40 be       	lddsp	lr,sp[0x2c]
80004e0a:	f9 be 01 ff 	movne	lr,-1
80004e0e:	50 be       	stdsp	sp[0x2c],lr
80004e10:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80004e14:	ed b8 00 06 	bld	r8,0x6
80004e18:	e0 81 0f 29 	brne	80006c6a <_vfprintf_r+0x1f22>
80004e1c:	82 68       	ld.sh	r8,r1[0xc]
80004e1e:	a7 a8       	sbr	r8,0x6
80004e20:	a2 68       	st.h	r1[0xc],r8
80004e22:	e0 8f 0f 24 	bral	80006c6a <_vfprintf_r+0x1f22>
80004e26:	30 08       	mov	r8,0
80004e28:	fb 48 06 b4 	st.w	sp[1716],r8
80004e2c:	fb 48 06 90 	st.w	sp[1680],r8
80004e30:	fb 48 06 8c 	st.w	sp[1676],r8
80004e34:	fb 48 06 b0 	st.w	sp[1712],r8
80004e38:	30 08       	mov	r8,0
80004e3a:	30 09       	mov	r9,0
80004e3c:	50 a7       	stdsp	sp[0x28],r7
80004e3e:	50 78       	stdsp	sp[0x1c],r8
80004e40:	fa c3 f9 e0 	sub	r3,sp,-1568
80004e44:	3f f8       	mov	r8,-1
80004e46:	50 59       	stdsp	sp[0x14],r9
80004e48:	fb 43 06 88 	st.w	sp[1672],r3
80004e4c:	fb 48 05 44 	st.w	sp[1348],r8
80004e50:	12 9c       	mov	r12,r9
80004e52:	50 69       	stdsp	sp[0x18],r9
80004e54:	50 d9       	stdsp	sp[0x34],r9
80004e56:	50 e9       	stdsp	sp[0x38],r9
80004e58:	50 b9       	stdsp	sp[0x2c],r9
80004e5a:	12 97       	mov	r7,r9
80004e5c:	0a 94       	mov	r4,r5
80004e5e:	40 a2       	lddsp	r2,sp[0x28]
80004e60:	32 5a       	mov	r10,37
80004e62:	30 08       	mov	r8,0
80004e64:	c0 28       	rjmp	80004e68 <_vfprintf_r+0x120>
80004e66:	2f f2       	sub	r2,-1
80004e68:	05 89       	ld.ub	r9,r2[0x0]
80004e6a:	f0 09 18 00 	cp.b	r9,r8
80004e6e:	5f 1b       	srne	r11
80004e70:	f4 09 18 00 	cp.b	r9,r10
80004e74:	5f 19       	srne	r9
80004e76:	f3 eb 00 0b 	and	r11,r9,r11
80004e7a:	f0 0b 18 00 	cp.b	r11,r8
80004e7e:	cf 41       	brne	80004e66 <_vfprintf_r+0x11e>
80004e80:	40 ab       	lddsp	r11,sp[0x28]
80004e82:	e4 0b 01 06 	sub	r6,r2,r11
80004e86:	c2 50       	breq	80004ed0 <_vfprintf_r+0x188>
80004e88:	fa f8 06 90 	ld.w	r8,sp[1680]
80004e8c:	0c 08       	add	r8,r6
80004e8e:	87 0b       	st.w	r3[0x0],r11
80004e90:	fb 48 06 90 	st.w	sp[1680],r8
80004e94:	87 16       	st.w	r3[0x4],r6
80004e96:	fa f8 06 8c 	ld.w	r8,sp[1676]
80004e9a:	2f f8       	sub	r8,-1
80004e9c:	fb 48 06 8c 	st.w	sp[1676],r8
80004ea0:	58 78       	cp.w	r8,7
80004ea2:	e0 89 00 0b 	brgt	80004eb8 <_vfprintf_r+0x170>
80004ea6:	2f 83       	sub	r3,-8
80004ea8:	c1 18       	rjmp	80004eca <_vfprintf_r+0x182>
80004eaa:	d7 03       	nop
80004eac:	80 07       	ld.sh	r7,r0[0x0]
80004eae:	b7 dc       	cbr	r12,0x17
80004eb0:	80 07       	ld.sh	r7,r0[0x0]
80004eb2:	b7 fc       	*unknown*
80004eb4:	80 07       	ld.sh	r7,r0[0x0]
80004eb6:	b8 1c       	st.h	r12[0x2],r12
80004eb8:	fa ca f9 78 	sub	r10,sp,-1672
80004ebc:	02 9b       	mov	r11,r1
80004ebe:	08 9c       	mov	r12,r4
80004ec0:	c3 6f       	rcall	80004d2c <__sprint_r>
80004ec2:	e0 81 0e ce 	brne	80006c5e <_vfprintf_r+0x1f16>
80004ec6:	fa c3 f9 e0 	sub	r3,sp,-1568
80004eca:	40 ba       	lddsp	r10,sp[0x2c]
80004ecc:	0c 0a       	add	r10,r6
80004ece:	50 ba       	stdsp	sp[0x2c],r10
80004ed0:	05 89       	ld.ub	r9,r2[0x0]
80004ed2:	30 08       	mov	r8,0
80004ed4:	f0 09 18 00 	cp.b	r9,r8
80004ed8:	e0 80 0e b2 	breq	80006c3c <_vfprintf_r+0x1ef4>
80004edc:	30 09       	mov	r9,0
80004ede:	fb 68 06 bb 	st.b	sp[1723],r8
80004ee2:	0e 96       	mov	r6,r7
80004ee4:	e4 c8 ff ff 	sub	r8,r2,-1
80004ee8:	3f fe       	mov	lr,-1
80004eea:	50 93       	stdsp	sp[0x24],r3
80004eec:	50 41       	stdsp	sp[0x10],r1
80004eee:	0e 93       	mov	r3,r7
80004ef0:	04 91       	mov	r1,r2
80004ef2:	50 89       	stdsp	sp[0x20],r9
80004ef4:	50 a8       	stdsp	sp[0x28],r8
80004ef6:	50 2e       	stdsp	sp[0x8],lr
80004ef8:	50 39       	stdsp	sp[0xc],r9
80004efa:	12 95       	mov	r5,r9
80004efc:	12 90       	mov	r0,r9
80004efe:	10 97       	mov	r7,r8
80004f00:	08 92       	mov	r2,r4
80004f02:	c0 78       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80004f04:	3f fc       	mov	r12,-1
80004f06:	08 97       	mov	r7,r4
80004f08:	50 2c       	stdsp	sp[0x8],r12
80004f0a:	c0 38       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80004f0c:	30 0b       	mov	r11,0
80004f0e:	50 3b       	stdsp	sp[0xc],r11
80004f10:	0f 38       	ld.ub	r8,r7++
80004f12:	c0 28       	rjmp	80004f16 <_vfprintf_r+0x1ce>
80004f14:	12 90       	mov	r0,r9
80004f16:	f0 c9 00 20 	sub	r9,r8,32
80004f1a:	e0 49 00 58 	cp.w	r9,88
80004f1e:	e0 8b 0a 36 	brhi	8000638a <_vfprintf_r+0x1642>
80004f22:	4d 9a       	lddpc	r10,80005084 <_vfprintf_r+0x33c>
80004f24:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80004f28:	50 a7       	stdsp	sp[0x28],r7
80004f2a:	50 80       	stdsp	sp[0x20],r0
80004f2c:	0c 97       	mov	r7,r6
80004f2e:	04 94       	mov	r4,r2
80004f30:	06 96       	mov	r6,r3
80004f32:	02 92       	mov	r2,r1
80004f34:	4d 59       	lddpc	r9,80005088 <_vfprintf_r+0x340>
80004f36:	40 93       	lddsp	r3,sp[0x24]
80004f38:	10 90       	mov	r0,r8
80004f3a:	40 41       	lddsp	r1,sp[0x10]
80004f3c:	50 d9       	stdsp	sp[0x34],r9
80004f3e:	e0 8f 08 95 	bral	80006068 <_vfprintf_r+0x1320>
80004f42:	30 08       	mov	r8,0
80004f44:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004f48:	f0 09 18 00 	cp.b	r9,r8
80004f4c:	ce 21       	brne	80004f10 <_vfprintf_r+0x1c8>
80004f4e:	32 08       	mov	r8,32
80004f50:	c6 e8       	rjmp	8000502c <_vfprintf_r+0x2e4>
80004f52:	a1 a5       	sbr	r5,0x0
80004f54:	cd eb       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80004f56:	0f 89       	ld.ub	r9,r7[0x0]
80004f58:	f2 c8 00 30 	sub	r8,r9,48
80004f5c:	58 98       	cp.w	r8,9
80004f5e:	e0 8b 00 1d 	brhi	80004f98 <_vfprintf_r+0x250>
80004f62:	ee c8 ff ff 	sub	r8,r7,-1
80004f66:	30 0b       	mov	r11,0
80004f68:	23 09       	sub	r9,48
80004f6a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004f6e:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80004f72:	11 39       	ld.ub	r9,r8++
80004f74:	f2 ca 00 30 	sub	r10,r9,48
80004f78:	58 9a       	cp.w	r10,9
80004f7a:	fe 98 ff f7 	brls	80004f68 <_vfprintf_r+0x220>
80004f7e:	e0 49 00 24 	cp.w	r9,36
80004f82:	cc 51       	brne	80004f0c <_vfprintf_r+0x1c4>
80004f84:	e0 4b 00 20 	cp.w	r11,32
80004f88:	e0 89 0e 6a 	brgt	80006c5c <_vfprintf_r+0x1f14>
80004f8c:	20 1b       	sub	r11,1
80004f8e:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004f92:	12 3b       	cp.w	r11,r9
80004f94:	c0 95       	brlt	80004fa6 <_vfprintf_r+0x25e>
80004f96:	c1 08       	rjmp	80004fb6 <_vfprintf_r+0x26e>
80004f98:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004f9c:	ec ca ff ff 	sub	r10,r6,-1
80004fa0:	12 36       	cp.w	r6,r9
80004fa2:	c1 f5       	brlt	80004fe0 <_vfprintf_r+0x298>
80004fa4:	c2 68       	rjmp	80004ff0 <_vfprintf_r+0x2a8>
80004fa6:	fa ce f9 44 	sub	lr,sp,-1724
80004faa:	10 97       	mov	r7,r8
80004fac:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80004fb0:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80004fb4:	c3 58       	rjmp	8000501e <_vfprintf_r+0x2d6>
80004fb6:	10 97       	mov	r7,r8
80004fb8:	fa c8 f9 50 	sub	r8,sp,-1712
80004fbc:	1a d8       	st.w	--sp,r8
80004fbe:	fa c8 fa b8 	sub	r8,sp,-1352
80004fc2:	1a d8       	st.w	--sp,r8
80004fc4:	fa c8 fb b4 	sub	r8,sp,-1100
80004fc8:	02 9a       	mov	r10,r1
80004fca:	1a d8       	st.w	--sp,r8
80004fcc:	04 9c       	mov	r12,r2
80004fce:	fa c8 f9 40 	sub	r8,sp,-1728
80004fd2:	fa c9 ff b4 	sub	r9,sp,-76
80004fd6:	fe b0 fd 1b 	rcall	80004a0c <get_arg>
80004fda:	2f dd       	sub	sp,-12
80004fdc:	78 00       	ld.w	r0,r12[0x0]
80004fde:	c2 08       	rjmp	8000501e <_vfprintf_r+0x2d6>
80004fe0:	fa cc f9 44 	sub	r12,sp,-1724
80004fe4:	14 96       	mov	r6,r10
80004fe6:	f8 03 00 38 	add	r8,r12,r3<<0x3
80004fea:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80004fee:	c1 88       	rjmp	8000501e <_vfprintf_r+0x2d6>
80004ff0:	41 08       	lddsp	r8,sp[0x40]
80004ff2:	59 f9       	cp.w	r9,31
80004ff4:	e0 89 00 11 	brgt	80005016 <_vfprintf_r+0x2ce>
80004ff8:	f0 cb ff fc 	sub	r11,r8,-4
80004ffc:	51 0b       	stdsp	sp[0x40],r11
80004ffe:	70 00       	ld.w	r0,r8[0x0]
80005000:	fa cb f9 44 	sub	r11,sp,-1724
80005004:	f6 09 00 38 	add	r8,r11,r9<<0x3
80005008:	f1 40 fd 88 	st.w	r8[-632],r0
8000500c:	2f f9       	sub	r9,-1
8000500e:	14 96       	mov	r6,r10
80005010:	fb 49 06 b4 	st.w	sp[1716],r9
80005014:	c0 58       	rjmp	8000501e <_vfprintf_r+0x2d6>
80005016:	70 00       	ld.w	r0,r8[0x0]
80005018:	14 96       	mov	r6,r10
8000501a:	2f c8       	sub	r8,-4
8000501c:	51 08       	stdsp	sp[0x40],r8
8000501e:	58 00       	cp.w	r0,0
80005020:	fe 94 ff 78 	brge	80004f10 <_vfprintf_r+0x1c8>
80005024:	5c 30       	neg	r0
80005026:	a3 a5       	sbr	r5,0x2
80005028:	c7 4b       	rjmp	80004f10 <_vfprintf_r+0x1c8>
8000502a:	32 b8       	mov	r8,43
8000502c:	fb 68 06 bb 	st.b	sp[1723],r8
80005030:	c7 0b       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80005032:	0f 38       	ld.ub	r8,r7++
80005034:	e0 48 00 2a 	cp.w	r8,42
80005038:	c0 30       	breq	8000503e <_vfprintf_r+0x2f6>
8000503a:	30 09       	mov	r9,0
8000503c:	c7 d8       	rjmp	80005136 <_vfprintf_r+0x3ee>
8000503e:	0f 88       	ld.ub	r8,r7[0x0]
80005040:	f0 c9 00 30 	sub	r9,r8,48
80005044:	58 99       	cp.w	r9,9
80005046:	e0 8b 00 23 	brhi	8000508c <_vfprintf_r+0x344>
8000504a:	ee c4 ff ff 	sub	r4,r7,-1
8000504e:	30 0b       	mov	r11,0
80005050:	23 08       	sub	r8,48
80005052:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005056:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000505a:	09 38       	ld.ub	r8,r4++
8000505c:	f0 c9 00 30 	sub	r9,r8,48
80005060:	58 99       	cp.w	r9,9
80005062:	fe 98 ff f7 	brls	80005050 <_vfprintf_r+0x308>
80005066:	e0 48 00 24 	cp.w	r8,36
8000506a:	fe 91 ff 51 	brne	80004f0c <_vfprintf_r+0x1c4>
8000506e:	e0 4b 00 20 	cp.w	r11,32
80005072:	e0 89 0d f5 	brgt	80006c5c <_vfprintf_r+0x1f14>
80005076:	20 1b       	sub	r11,1
80005078:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000507c:	10 3b       	cp.w	r11,r8
8000507e:	c0 e5       	brlt	8000509a <_vfprintf_r+0x352>
80005080:	c1 58       	rjmp	800050aa <_vfprintf_r+0x362>
80005082:	d7 03       	nop
80005084:	80 07       	ld.sh	r7,r0[0x0]
80005086:	b4 34       	st.h	r10[0x6],r4
80005088:	80 07       	ld.sh	r7,r0[0x0]
8000508a:	b6 70       	st.h	r11[0xe],r0
8000508c:	fa fa 06 b4 	ld.w	r10,sp[1716]
80005090:	ec c9 ff ff 	sub	r9,r6,-1
80005094:	14 36       	cp.w	r6,r10
80005096:	c1 f5       	brlt	800050d4 <_vfprintf_r+0x38c>
80005098:	c2 88       	rjmp	800050e8 <_vfprintf_r+0x3a0>
8000509a:	fa ca f9 44 	sub	r10,sp,-1724
8000509e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
800050a2:	f6 fb fd 88 	ld.w	r11,r11[-632]
800050a6:	50 2b       	stdsp	sp[0x8],r11
800050a8:	c3 c8       	rjmp	80005120 <_vfprintf_r+0x3d8>
800050aa:	fa c8 f9 50 	sub	r8,sp,-1712
800050ae:	1a d8       	st.w	--sp,r8
800050b0:	fa c8 fa b8 	sub	r8,sp,-1352
800050b4:	1a d8       	st.w	--sp,r8
800050b6:	fa c8 fb b4 	sub	r8,sp,-1100
800050ba:	02 9a       	mov	r10,r1
800050bc:	1a d8       	st.w	--sp,r8
800050be:	04 9c       	mov	r12,r2
800050c0:	fa c8 f9 40 	sub	r8,sp,-1728
800050c4:	fa c9 ff b4 	sub	r9,sp,-76
800050c8:	fe b0 fc a2 	rcall	80004a0c <get_arg>
800050cc:	2f dd       	sub	sp,-12
800050ce:	78 0c       	ld.w	r12,r12[0x0]
800050d0:	50 2c       	stdsp	sp[0x8],r12
800050d2:	c2 78       	rjmp	80005120 <_vfprintf_r+0x3d8>
800050d4:	12 96       	mov	r6,r9
800050d6:	0e 94       	mov	r4,r7
800050d8:	fa c9 f9 44 	sub	r9,sp,-1724
800050dc:	f2 03 00 38 	add	r8,r9,r3<<0x3
800050e0:	f0 f8 fd 88 	ld.w	r8,r8[-632]
800050e4:	50 28       	stdsp	sp[0x8],r8
800050e6:	c1 d8       	rjmp	80005120 <_vfprintf_r+0x3d8>
800050e8:	41 08       	lddsp	r8,sp[0x40]
800050ea:	59 fa       	cp.w	r10,31
800050ec:	e0 89 00 14 	brgt	80005114 <_vfprintf_r+0x3cc>
800050f0:	f0 cb ff fc 	sub	r11,r8,-4
800050f4:	70 08       	ld.w	r8,r8[0x0]
800050f6:	51 0b       	stdsp	sp[0x40],r11
800050f8:	50 28       	stdsp	sp[0x8],r8
800050fa:	fa c6 f9 44 	sub	r6,sp,-1724
800050fe:	40 2e       	lddsp	lr,sp[0x8]
80005100:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80005104:	f1 4e fd 88 	st.w	r8[-632],lr
80005108:	2f fa       	sub	r10,-1
8000510a:	0e 94       	mov	r4,r7
8000510c:	fb 4a 06 b4 	st.w	sp[1716],r10
80005110:	12 96       	mov	r6,r9
80005112:	c0 78       	rjmp	80005120 <_vfprintf_r+0x3d8>
80005114:	70 0c       	ld.w	r12,r8[0x0]
80005116:	0e 94       	mov	r4,r7
80005118:	2f c8       	sub	r8,-4
8000511a:	50 2c       	stdsp	sp[0x8],r12
8000511c:	12 96       	mov	r6,r9
8000511e:	51 08       	stdsp	sp[0x40],r8
80005120:	40 2b       	lddsp	r11,sp[0x8]
80005122:	58 0b       	cp.w	r11,0
80005124:	fe 95 fe f0 	brlt	80004f04 <_vfprintf_r+0x1bc>
80005128:	08 97       	mov	r7,r4
8000512a:	cf 3a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
8000512c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005130:	0f 38       	ld.ub	r8,r7++
80005132:	f4 09 00 19 	add	r9,r10,r9<<0x1
80005136:	f0 ca 00 30 	sub	r10,r8,48
8000513a:	58 9a       	cp.w	r10,9
8000513c:	fe 98 ff f8 	brls	8000512c <_vfprintf_r+0x3e4>
80005140:	3f fa       	mov	r10,-1
80005142:	f2 0a 0c 49 	max	r9,r9,r10
80005146:	50 29       	stdsp	sp[0x8],r9
80005148:	ce 7a       	rjmp	80004f16 <_vfprintf_r+0x1ce>
8000514a:	a7 b5       	sbr	r5,0x7
8000514c:	ce 2a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
8000514e:	30 09       	mov	r9,0
80005150:	23 08       	sub	r8,48
80005152:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005156:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000515a:	0f 38       	ld.ub	r8,r7++
8000515c:	f0 ca 00 30 	sub	r10,r8,48
80005160:	58 9a       	cp.w	r10,9
80005162:	fe 98 ff f7 	brls	80005150 <_vfprintf_r+0x408>
80005166:	e0 48 00 24 	cp.w	r8,36
8000516a:	fe 91 fe d5 	brne	80004f14 <_vfprintf_r+0x1cc>
8000516e:	e0 49 00 20 	cp.w	r9,32
80005172:	e0 89 0d 75 	brgt	80006c5c <_vfprintf_r+0x1f14>
80005176:	f2 c3 00 01 	sub	r3,r9,1
8000517a:	30 19       	mov	r9,1
8000517c:	50 39       	stdsp	sp[0xc],r9
8000517e:	cc 9a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80005180:	a3 b5       	sbr	r5,0x3
80005182:	cc 7a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80005184:	a7 a5       	sbr	r5,0x6
80005186:	cc 5a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
80005188:	0a 98       	mov	r8,r5
8000518a:	a5 b5       	sbr	r5,0x5
8000518c:	a5 a8       	sbr	r8,0x4
8000518e:	0f 89       	ld.ub	r9,r7[0x0]
80005190:	36 ce       	mov	lr,108
80005192:	fc 09 18 00 	cp.b	r9,lr
80005196:	f7 b7 00 ff 	subeq	r7,-1
8000519a:	f0 05 17 10 	movne	r5,r8
8000519e:	cb 9a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
800051a0:	a5 b5       	sbr	r5,0x5
800051a2:	cb 7a       	rjmp	80004f10 <_vfprintf_r+0x1c8>
800051a4:	50 a7       	stdsp	sp[0x28],r7
800051a6:	50 80       	stdsp	sp[0x20],r0
800051a8:	0c 97       	mov	r7,r6
800051aa:	10 90       	mov	r0,r8
800051ac:	06 96       	mov	r6,r3
800051ae:	04 94       	mov	r4,r2
800051b0:	40 93       	lddsp	r3,sp[0x24]
800051b2:	02 92       	mov	r2,r1
800051b4:	0e 99       	mov	r9,r7
800051b6:	40 41       	lddsp	r1,sp[0x10]
800051b8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051bc:	40 3c       	lddsp	r12,sp[0xc]
800051be:	58 0c       	cp.w	r12,0
800051c0:	c1 d0       	breq	800051fa <_vfprintf_r+0x4b2>
800051c2:	10 36       	cp.w	r6,r8
800051c4:	c0 64       	brge	800051d0 <_vfprintf_r+0x488>
800051c6:	fa cb f9 44 	sub	r11,sp,-1724
800051ca:	f6 06 00 36 	add	r6,r11,r6<<0x3
800051ce:	c1 d8       	rjmp	80005208 <_vfprintf_r+0x4c0>
800051d0:	fa c8 f9 50 	sub	r8,sp,-1712
800051d4:	1a d8       	st.w	--sp,r8
800051d6:	fa c8 fa b8 	sub	r8,sp,-1352
800051da:	1a d8       	st.w	--sp,r8
800051dc:	fa c8 fb b4 	sub	r8,sp,-1100
800051e0:	1a d8       	st.w	--sp,r8
800051e2:	fa c8 f9 40 	sub	r8,sp,-1728
800051e6:	fa c9 ff b4 	sub	r9,sp,-76
800051ea:	04 9a       	mov	r10,r2
800051ec:	0c 9b       	mov	r11,r6
800051ee:	08 9c       	mov	r12,r4
800051f0:	fe b0 fc 0e 	rcall	80004a0c <get_arg>
800051f4:	2f dd       	sub	sp,-12
800051f6:	19 b8       	ld.ub	r8,r12[0x3]
800051f8:	c2 28       	rjmp	8000523c <_vfprintf_r+0x4f4>
800051fa:	2f f7       	sub	r7,-1
800051fc:	10 39       	cp.w	r9,r8
800051fe:	c0 84       	brge	8000520e <_vfprintf_r+0x4c6>
80005200:	fa ca f9 44 	sub	r10,sp,-1724
80005204:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005208:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000520c:	c1 88       	rjmp	8000523c <_vfprintf_r+0x4f4>
8000520e:	41 09       	lddsp	r9,sp[0x40]
80005210:	59 f8       	cp.w	r8,31
80005212:	e0 89 00 12 	brgt	80005236 <_vfprintf_r+0x4ee>
80005216:	f2 ca ff fc 	sub	r10,r9,-4
8000521a:	51 0a       	stdsp	sp[0x40],r10
8000521c:	72 09       	ld.w	r9,r9[0x0]
8000521e:	fa c6 f9 44 	sub	r6,sp,-1724
80005222:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005226:	2f f8       	sub	r8,-1
80005228:	f5 49 fd 88 	st.w	r10[-632],r9
8000522c:	fb 48 06 b4 	st.w	sp[1716],r8
80005230:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80005234:	c0 48       	rjmp	8000523c <_vfprintf_r+0x4f4>
80005236:	13 b8       	ld.ub	r8,r9[0x3]
80005238:	2f c9       	sub	r9,-4
8000523a:	51 09       	stdsp	sp[0x40],r9
8000523c:	fb 68 06 60 	st.b	sp[1632],r8
80005240:	30 0e       	mov	lr,0
80005242:	30 08       	mov	r8,0
80005244:	30 12       	mov	r2,1
80005246:	fb 68 06 bb 	st.b	sp[1723],r8
8000524a:	50 2e       	stdsp	sp[0x8],lr
8000524c:	e0 8f 08 b1 	bral	800063ae <_vfprintf_r+0x1666>
80005250:	50 a7       	stdsp	sp[0x28],r7
80005252:	50 80       	stdsp	sp[0x20],r0
80005254:	0c 97       	mov	r7,r6
80005256:	04 94       	mov	r4,r2
80005258:	06 96       	mov	r6,r3
8000525a:	02 92       	mov	r2,r1
8000525c:	40 93       	lddsp	r3,sp[0x24]
8000525e:	10 90       	mov	r0,r8
80005260:	40 41       	lddsp	r1,sp[0x10]
80005262:	a5 a5       	sbr	r5,0x4
80005264:	c0 a8       	rjmp	80005278 <_vfprintf_r+0x530>
80005266:	50 a7       	stdsp	sp[0x28],r7
80005268:	50 80       	stdsp	sp[0x20],r0
8000526a:	0c 97       	mov	r7,r6
8000526c:	04 94       	mov	r4,r2
8000526e:	06 96       	mov	r6,r3
80005270:	02 92       	mov	r2,r1
80005272:	40 93       	lddsp	r3,sp[0x24]
80005274:	10 90       	mov	r0,r8
80005276:	40 41       	lddsp	r1,sp[0x10]
80005278:	ed b5 00 05 	bld	r5,0x5
8000527c:	c5 11       	brne	8000531e <_vfprintf_r+0x5d6>
8000527e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005282:	40 3c       	lddsp	r12,sp[0xc]
80005284:	58 0c       	cp.w	r12,0
80005286:	c1 e0       	breq	800052c2 <_vfprintf_r+0x57a>
80005288:	10 36       	cp.w	r6,r8
8000528a:	c0 64       	brge	80005296 <_vfprintf_r+0x54e>
8000528c:	fa cb f9 44 	sub	r11,sp,-1724
80005290:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005294:	c2 08       	rjmp	800052d4 <_vfprintf_r+0x58c>
80005296:	fa c8 f9 50 	sub	r8,sp,-1712
8000529a:	1a d8       	st.w	--sp,r8
8000529c:	fa c8 fa b8 	sub	r8,sp,-1352
800052a0:	0c 9b       	mov	r11,r6
800052a2:	1a d8       	st.w	--sp,r8
800052a4:	fa c8 fb b4 	sub	r8,sp,-1100
800052a8:	1a d8       	st.w	--sp,r8
800052aa:	fa c9 ff b4 	sub	r9,sp,-76
800052ae:	fa c8 f9 40 	sub	r8,sp,-1728
800052b2:	04 9a       	mov	r10,r2
800052b4:	08 9c       	mov	r12,r4
800052b6:	fe b0 fb ab 	rcall	80004a0c <get_arg>
800052ba:	2f dd       	sub	sp,-12
800052bc:	78 1b       	ld.w	r11,r12[0x4]
800052be:	78 09       	ld.w	r9,r12[0x0]
800052c0:	c2 b8       	rjmp	80005316 <_vfprintf_r+0x5ce>
800052c2:	ee ca ff ff 	sub	r10,r7,-1
800052c6:	10 37       	cp.w	r7,r8
800052c8:	c0 b4       	brge	800052de <_vfprintf_r+0x596>
800052ca:	fa c9 f9 44 	sub	r9,sp,-1724
800052ce:	14 97       	mov	r7,r10
800052d0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800052d4:	ec fb fd 8c 	ld.w	r11,r6[-628]
800052d8:	ec f9 fd 88 	ld.w	r9,r6[-632]
800052dc:	c1 d8       	rjmp	80005316 <_vfprintf_r+0x5ce>
800052de:	41 09       	lddsp	r9,sp[0x40]
800052e0:	59 f8       	cp.w	r8,31
800052e2:	e0 89 00 14 	brgt	8000530a <_vfprintf_r+0x5c2>
800052e6:	f2 cb ff f8 	sub	r11,r9,-8
800052ea:	51 0b       	stdsp	sp[0x40],r11
800052ec:	fa c6 f9 44 	sub	r6,sp,-1724
800052f0:	72 1b       	ld.w	r11,r9[0x4]
800052f2:	ec 08 00 3c 	add	r12,r6,r8<<0x3
800052f6:	72 09       	ld.w	r9,r9[0x0]
800052f8:	f9 4b fd 8c 	st.w	r12[-628],r11
800052fc:	f9 49 fd 88 	st.w	r12[-632],r9
80005300:	2f f8       	sub	r8,-1
80005302:	14 97       	mov	r7,r10
80005304:	fb 48 06 b4 	st.w	sp[1716],r8
80005308:	c0 78       	rjmp	80005316 <_vfprintf_r+0x5ce>
8000530a:	f2 c8 ff f8 	sub	r8,r9,-8
8000530e:	72 1b       	ld.w	r11,r9[0x4]
80005310:	14 97       	mov	r7,r10
80005312:	51 08       	stdsp	sp[0x40],r8
80005314:	72 09       	ld.w	r9,r9[0x0]
80005316:	16 98       	mov	r8,r11
80005318:	fa e9 00 00 	st.d	sp[0],r8
8000531c:	ca e8       	rjmp	80005478 <_vfprintf_r+0x730>
8000531e:	ed b5 00 04 	bld	r5,0x4
80005322:	c1 71       	brne	80005350 <_vfprintf_r+0x608>
80005324:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005328:	40 3e       	lddsp	lr,sp[0xc]
8000532a:	58 0e       	cp.w	lr,0
8000532c:	c0 80       	breq	8000533c <_vfprintf_r+0x5f4>
8000532e:	10 36       	cp.w	r6,r8
80005330:	c6 94       	brge	80005402 <_vfprintf_r+0x6ba>
80005332:	fa cc f9 44 	sub	r12,sp,-1724
80005336:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000533a:	c8 28       	rjmp	8000543e <_vfprintf_r+0x6f6>
8000533c:	ee ca ff ff 	sub	r10,r7,-1
80005340:	10 37       	cp.w	r7,r8
80005342:	e0 84 00 81 	brge	80005444 <_vfprintf_r+0x6fc>
80005346:	fa cb f9 44 	sub	r11,sp,-1724
8000534a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000534e:	c7 78       	rjmp	8000543c <_vfprintf_r+0x6f4>
80005350:	ed b5 00 06 	bld	r5,0x6
80005354:	c4 b1       	brne	800053ea <_vfprintf_r+0x6a2>
80005356:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000535a:	40 3c       	lddsp	r12,sp[0xc]
8000535c:	58 0c       	cp.w	r12,0
8000535e:	c1 d0       	breq	80005398 <_vfprintf_r+0x650>
80005360:	10 36       	cp.w	r6,r8
80005362:	c0 64       	brge	8000536e <_vfprintf_r+0x626>
80005364:	fa cb f9 44 	sub	r11,sp,-1724
80005368:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000536c:	c1 f8       	rjmp	800053aa <_vfprintf_r+0x662>
8000536e:	fa c8 f9 50 	sub	r8,sp,-1712
80005372:	1a d8       	st.w	--sp,r8
80005374:	fa c8 fa b8 	sub	r8,sp,-1352
80005378:	1a d8       	st.w	--sp,r8
8000537a:	fa c8 fb b4 	sub	r8,sp,-1100
8000537e:	1a d8       	st.w	--sp,r8
80005380:	fa c8 f9 40 	sub	r8,sp,-1728
80005384:	fa c9 ff b4 	sub	r9,sp,-76
80005388:	04 9a       	mov	r10,r2
8000538a:	0c 9b       	mov	r11,r6
8000538c:	08 9c       	mov	r12,r4
8000538e:	fe b0 fb 3f 	rcall	80004a0c <get_arg>
80005392:	2f dd       	sub	sp,-12
80005394:	98 18       	ld.sh	r8,r12[0x2]
80005396:	c2 68       	rjmp	800053e2 <_vfprintf_r+0x69a>
80005398:	ee ca ff ff 	sub	r10,r7,-1
8000539c:	10 37       	cp.w	r7,r8
8000539e:	c0 94       	brge	800053b0 <_vfprintf_r+0x668>
800053a0:	fa c9 f9 44 	sub	r9,sp,-1724
800053a4:	14 97       	mov	r7,r10
800053a6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800053aa:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800053ae:	c1 a8       	rjmp	800053e2 <_vfprintf_r+0x69a>
800053b0:	41 09       	lddsp	r9,sp[0x40]
800053b2:	59 f8       	cp.w	r8,31
800053b4:	e0 89 00 13 	brgt	800053da <_vfprintf_r+0x692>
800053b8:	f2 cb ff fc 	sub	r11,r9,-4
800053bc:	51 0b       	stdsp	sp[0x40],r11
800053be:	72 09       	ld.w	r9,r9[0x0]
800053c0:	fa c6 f9 44 	sub	r6,sp,-1724
800053c4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800053c8:	2f f8       	sub	r8,-1
800053ca:	f7 49 fd 88 	st.w	r11[-632],r9
800053ce:	fb 48 06 b4 	st.w	sp[1716],r8
800053d2:	14 97       	mov	r7,r10
800053d4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800053d8:	c0 58       	rjmp	800053e2 <_vfprintf_r+0x69a>
800053da:	92 18       	ld.sh	r8,r9[0x2]
800053dc:	14 97       	mov	r7,r10
800053de:	2f c9       	sub	r9,-4
800053e0:	51 09       	stdsp	sp[0x40],r9
800053e2:	50 18       	stdsp	sp[0x4],r8
800053e4:	bf 58       	asr	r8,0x1f
800053e6:	50 08       	stdsp	sp[0x0],r8
800053e8:	c4 88       	rjmp	80005478 <_vfprintf_r+0x730>
800053ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053ee:	40 3c       	lddsp	r12,sp[0xc]
800053f0:	58 0c       	cp.w	r12,0
800053f2:	c1 d0       	breq	8000542c <_vfprintf_r+0x6e4>
800053f4:	10 36       	cp.w	r6,r8
800053f6:	c0 64       	brge	80005402 <_vfprintf_r+0x6ba>
800053f8:	fa cb f9 44 	sub	r11,sp,-1724
800053fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005400:	c1 f8       	rjmp	8000543e <_vfprintf_r+0x6f6>
80005402:	fa c8 f9 50 	sub	r8,sp,-1712
80005406:	1a d8       	st.w	--sp,r8
80005408:	fa c8 fa b8 	sub	r8,sp,-1352
8000540c:	0c 9b       	mov	r11,r6
8000540e:	1a d8       	st.w	--sp,r8
80005410:	fa c8 fb b4 	sub	r8,sp,-1100
80005414:	04 9a       	mov	r10,r2
80005416:	1a d8       	st.w	--sp,r8
80005418:	08 9c       	mov	r12,r4
8000541a:	fa c8 f9 40 	sub	r8,sp,-1728
8000541e:	fa c9 ff b4 	sub	r9,sp,-76
80005422:	fe b0 fa f5 	rcall	80004a0c <get_arg>
80005426:	2f dd       	sub	sp,-12
80005428:	78 0b       	ld.w	r11,r12[0x0]
8000542a:	c2 48       	rjmp	80005472 <_vfprintf_r+0x72a>
8000542c:	ee ca ff ff 	sub	r10,r7,-1
80005430:	10 37       	cp.w	r7,r8
80005432:	c0 94       	brge	80005444 <_vfprintf_r+0x6fc>
80005434:	fa c9 f9 44 	sub	r9,sp,-1724
80005438:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000543c:	14 97       	mov	r7,r10
8000543e:	ec fb fd 88 	ld.w	r11,r6[-632]
80005442:	c1 88       	rjmp	80005472 <_vfprintf_r+0x72a>
80005444:	41 09       	lddsp	r9,sp[0x40]
80005446:	59 f8       	cp.w	r8,31
80005448:	e0 89 00 11 	brgt	8000546a <_vfprintf_r+0x722>
8000544c:	f2 cb ff fc 	sub	r11,r9,-4
80005450:	51 0b       	stdsp	sp[0x40],r11
80005452:	fa c6 f9 44 	sub	r6,sp,-1724
80005456:	72 0b       	ld.w	r11,r9[0x0]
80005458:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000545c:	f3 4b fd 88 	st.w	r9[-632],r11
80005460:	2f f8       	sub	r8,-1
80005462:	14 97       	mov	r7,r10
80005464:	fb 48 06 b4 	st.w	sp[1716],r8
80005468:	c0 58       	rjmp	80005472 <_vfprintf_r+0x72a>
8000546a:	72 0b       	ld.w	r11,r9[0x0]
8000546c:	14 97       	mov	r7,r10
8000546e:	2f c9       	sub	r9,-4
80005470:	51 09       	stdsp	sp[0x40],r9
80005472:	50 1b       	stdsp	sp[0x4],r11
80005474:	bf 5b       	asr	r11,0x1f
80005476:	50 0b       	stdsp	sp[0x0],r11
80005478:	fa ea 00 00 	ld.d	r10,sp[0]
8000547c:	58 0a       	cp.w	r10,0
8000547e:	5c 2b       	cpc	r11
80005480:	c0 e4       	brge	8000549c <_vfprintf_r+0x754>
80005482:	30 08       	mov	r8,0
80005484:	fa ea 00 00 	ld.d	r10,sp[0]
80005488:	30 09       	mov	r9,0
8000548a:	f0 0a 01 0a 	sub	r10,r8,r10
8000548e:	f2 0b 01 4b 	sbc	r11,r9,r11
80005492:	32 d8       	mov	r8,45
80005494:	fa eb 00 00 	st.d	sp[0],r10
80005498:	fb 68 06 bb 	st.b	sp[1723],r8
8000549c:	30 18       	mov	r8,1
8000549e:	e0 8f 06 fe 	bral	8000629a <_vfprintf_r+0x1552>
800054a2:	50 a7       	stdsp	sp[0x28],r7
800054a4:	50 80       	stdsp	sp[0x20],r0
800054a6:	0c 97       	mov	r7,r6
800054a8:	04 94       	mov	r4,r2
800054aa:	06 96       	mov	r6,r3
800054ac:	02 92       	mov	r2,r1
800054ae:	40 93       	lddsp	r3,sp[0x24]
800054b0:	10 90       	mov	r0,r8
800054b2:	40 41       	lddsp	r1,sp[0x10]
800054b4:	0e 99       	mov	r9,r7
800054b6:	ed b5 00 03 	bld	r5,0x3
800054ba:	c4 11       	brne	8000553c <_vfprintf_r+0x7f4>
800054bc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800054c0:	40 3a       	lddsp	r10,sp[0xc]
800054c2:	58 0a       	cp.w	r10,0
800054c4:	c1 90       	breq	800054f6 <_vfprintf_r+0x7ae>
800054c6:	10 36       	cp.w	r6,r8
800054c8:	c6 45       	brlt	80005590 <_vfprintf_r+0x848>
800054ca:	fa c8 f9 50 	sub	r8,sp,-1712
800054ce:	1a d8       	st.w	--sp,r8
800054d0:	fa c8 fa b8 	sub	r8,sp,-1352
800054d4:	1a d8       	st.w	--sp,r8
800054d6:	fa c8 fb b4 	sub	r8,sp,-1100
800054da:	0c 9b       	mov	r11,r6
800054dc:	1a d8       	st.w	--sp,r8
800054de:	04 9a       	mov	r10,r2
800054e0:	fa c8 f9 40 	sub	r8,sp,-1728
800054e4:	fa c9 ff b4 	sub	r9,sp,-76
800054e8:	08 9c       	mov	r12,r4
800054ea:	fe b0 fa 91 	rcall	80004a0c <get_arg>
800054ee:	2f dd       	sub	sp,-12
800054f0:	78 16       	ld.w	r6,r12[0x4]
800054f2:	50 76       	stdsp	sp[0x1c],r6
800054f4:	c4 88       	rjmp	80005584 <_vfprintf_r+0x83c>
800054f6:	2f f7       	sub	r7,-1
800054f8:	10 39       	cp.w	r9,r8
800054fa:	c0 c4       	brge	80005512 <_vfprintf_r+0x7ca>
800054fc:	fa ce f9 44 	sub	lr,sp,-1724
80005500:	fc 06 00 36 	add	r6,lr,r6<<0x3
80005504:	ec fc fd 8c 	ld.w	r12,r6[-628]
80005508:	50 7c       	stdsp	sp[0x1c],r12
8000550a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000550e:	50 56       	stdsp	sp[0x14],r6
80005510:	c6 68       	rjmp	800055dc <_vfprintf_r+0x894>
80005512:	41 09       	lddsp	r9,sp[0x40]
80005514:	59 f8       	cp.w	r8,31
80005516:	e0 89 00 10 	brgt	80005536 <_vfprintf_r+0x7ee>
8000551a:	f2 ca ff f8 	sub	r10,r9,-8
8000551e:	72 1b       	ld.w	r11,r9[0x4]
80005520:	51 0a       	stdsp	sp[0x40],r10
80005522:	72 09       	ld.w	r9,r9[0x0]
80005524:	fa ca f9 44 	sub	r10,sp,-1724
80005528:	50 7b       	stdsp	sp[0x1c],r11
8000552a:	50 59       	stdsp	sp[0x14],r9
8000552c:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005530:	40 5b       	lddsp	r11,sp[0x14]
80005532:	40 7a       	lddsp	r10,sp[0x1c]
80005534:	c4 78       	rjmp	800055c2 <_vfprintf_r+0x87a>
80005536:	72 18       	ld.w	r8,r9[0x4]
80005538:	50 78       	stdsp	sp[0x1c],r8
8000553a:	c4 c8       	rjmp	800055d2 <_vfprintf_r+0x88a>
8000553c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005540:	40 3e       	lddsp	lr,sp[0xc]
80005542:	58 0e       	cp.w	lr,0
80005544:	c2 30       	breq	8000558a <_vfprintf_r+0x842>
80005546:	10 36       	cp.w	r6,r8
80005548:	c0 94       	brge	8000555a <_vfprintf_r+0x812>
8000554a:	fa cc f9 44 	sub	r12,sp,-1724
8000554e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005552:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005556:	50 7b       	stdsp	sp[0x1c],r11
80005558:	cd 9b       	rjmp	8000550a <_vfprintf_r+0x7c2>
8000555a:	fa c8 f9 50 	sub	r8,sp,-1712
8000555e:	1a d8       	st.w	--sp,r8
80005560:	fa c8 fa b8 	sub	r8,sp,-1352
80005564:	04 9a       	mov	r10,r2
80005566:	1a d8       	st.w	--sp,r8
80005568:	fa c8 fb b4 	sub	r8,sp,-1100
8000556c:	0c 9b       	mov	r11,r6
8000556e:	1a d8       	st.w	--sp,r8
80005570:	08 9c       	mov	r12,r4
80005572:	fa c8 f9 40 	sub	r8,sp,-1728
80005576:	fa c9 ff b4 	sub	r9,sp,-76
8000557a:	fe b0 fa 49 	rcall	80004a0c <get_arg>
8000557e:	2f dd       	sub	sp,-12
80005580:	78 1a       	ld.w	r10,r12[0x4]
80005582:	50 7a       	stdsp	sp[0x1c],r10
80005584:	78 0c       	ld.w	r12,r12[0x0]
80005586:	50 5c       	stdsp	sp[0x14],r12
80005588:	c2 a8       	rjmp	800055dc <_vfprintf_r+0x894>
8000558a:	2f f7       	sub	r7,-1
8000558c:	10 39       	cp.w	r9,r8
8000558e:	c0 94       	brge	800055a0 <_vfprintf_r+0x858>
80005590:	fa c9 f9 44 	sub	r9,sp,-1724
80005594:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005598:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000559c:	50 78       	stdsp	sp[0x1c],r8
8000559e:	cb 6b       	rjmp	8000550a <_vfprintf_r+0x7c2>
800055a0:	41 09       	lddsp	r9,sp[0x40]
800055a2:	59 f8       	cp.w	r8,31
800055a4:	e0 89 00 15 	brgt	800055ce <_vfprintf_r+0x886>
800055a8:	f2 ca ff f8 	sub	r10,r9,-8
800055ac:	72 16       	ld.w	r6,r9[0x4]
800055ae:	72 09       	ld.w	r9,r9[0x0]
800055b0:	51 0a       	stdsp	sp[0x40],r10
800055b2:	50 59       	stdsp	sp[0x14],r9
800055b4:	fa ce f9 44 	sub	lr,sp,-1724
800055b8:	50 76       	stdsp	sp[0x1c],r6
800055ba:	fc 08 00 39 	add	r9,lr,r8<<0x3
800055be:	40 5b       	lddsp	r11,sp[0x14]
800055c0:	0c 9a       	mov	r10,r6
800055c2:	f2 eb fd 88 	st.d	r9[-632],r10
800055c6:	2f f8       	sub	r8,-1
800055c8:	fb 48 06 b4 	st.w	sp[1716],r8
800055cc:	c0 88       	rjmp	800055dc <_vfprintf_r+0x894>
800055ce:	72 1c       	ld.w	r12,r9[0x4]
800055d0:	50 7c       	stdsp	sp[0x1c],r12
800055d2:	f2 c8 ff f8 	sub	r8,r9,-8
800055d6:	51 08       	stdsp	sp[0x40],r8
800055d8:	72 09       	ld.w	r9,r9[0x0]
800055da:	50 59       	stdsp	sp[0x14],r9
800055dc:	40 5b       	lddsp	r11,sp[0x14]
800055de:	40 7a       	lddsp	r10,sp[0x1c]
800055e0:	e0 a0 1c ee 	rcall	80008fbc <__isinfd>
800055e4:	18 96       	mov	r6,r12
800055e6:	c1 50       	breq	80005610 <_vfprintf_r+0x8c8>
800055e8:	30 08       	mov	r8,0
800055ea:	30 09       	mov	r9,0
800055ec:	40 5b       	lddsp	r11,sp[0x14]
800055ee:	40 7a       	lddsp	r10,sp[0x1c]
800055f0:	e0 a0 21 de 	rcall	800099ac <__avr32_f64_cmp_lt>
800055f4:	c0 40       	breq	800055fc <_vfprintf_r+0x8b4>
800055f6:	32 d8       	mov	r8,45
800055f8:	fb 68 06 bb 	st.b	sp[1723],r8
800055fc:	4d 18       	lddpc	r8,80005740 <_vfprintf_r+0x9f8>
800055fe:	4d 26       	lddpc	r6,80005744 <_vfprintf_r+0x9fc>
80005600:	a7 d5       	cbr	r5,0x7
80005602:	e0 40 00 47 	cp.w	r0,71
80005606:	f0 06 17 a0 	movle	r6,r8
8000560a:	30 32       	mov	r2,3
8000560c:	e0 8f 06 d4 	bral	800063b4 <_vfprintf_r+0x166c>
80005610:	40 5b       	lddsp	r11,sp[0x14]
80005612:	40 7a       	lddsp	r10,sp[0x1c]
80005614:	e0 a0 1c e9 	rcall	80008fe6 <__isnand>
80005618:	c0 c0       	breq	80005630 <_vfprintf_r+0x8e8>
8000561a:	50 26       	stdsp	sp[0x8],r6
8000561c:	4c b8       	lddpc	r8,80005748 <_vfprintf_r+0xa00>
8000561e:	4c c6       	lddpc	r6,8000574c <_vfprintf_r+0xa04>
80005620:	a7 d5       	cbr	r5,0x7
80005622:	e0 40 00 47 	cp.w	r0,71
80005626:	f0 06 17 a0 	movle	r6,r8
8000562a:	30 32       	mov	r2,3
8000562c:	e0 8f 06 ca 	bral	800063c0 <_vfprintf_r+0x1678>
80005630:	40 2a       	lddsp	r10,sp[0x8]
80005632:	5b fa       	cp.w	r10,-1
80005634:	c0 41       	brne	8000563c <_vfprintf_r+0x8f4>
80005636:	30 69       	mov	r9,6
80005638:	50 29       	stdsp	sp[0x8],r9
8000563a:	c1 18       	rjmp	8000565c <_vfprintf_r+0x914>
8000563c:	e0 40 00 47 	cp.w	r0,71
80005640:	5f 09       	sreq	r9
80005642:	e0 40 00 67 	cp.w	r0,103
80005646:	5f 08       	sreq	r8
80005648:	f3 e8 10 08 	or	r8,r9,r8
8000564c:	f8 08 18 00 	cp.b	r8,r12
80005650:	c0 60       	breq	8000565c <_vfprintf_r+0x914>
80005652:	40 28       	lddsp	r8,sp[0x8]
80005654:	58 08       	cp.w	r8,0
80005656:	f9 b8 00 01 	moveq	r8,1
8000565a:	50 28       	stdsp	sp[0x8],r8
8000565c:	40 78       	lddsp	r8,sp[0x1c]
8000565e:	40 59       	lddsp	r9,sp[0x14]
80005660:	fa e9 06 94 	st.d	sp[1684],r8
80005664:	a9 a5       	sbr	r5,0x8
80005666:	fa f8 06 94 	ld.w	r8,sp[1684]
8000566a:	58 08       	cp.w	r8,0
8000566c:	c0 65       	brlt	80005678 <_vfprintf_r+0x930>
8000566e:	40 5e       	lddsp	lr,sp[0x14]
80005670:	30 0c       	mov	r12,0
80005672:	50 6e       	stdsp	sp[0x18],lr
80005674:	50 9c       	stdsp	sp[0x24],r12
80005676:	c0 78       	rjmp	80005684 <_vfprintf_r+0x93c>
80005678:	40 5b       	lddsp	r11,sp[0x14]
8000567a:	32 da       	mov	r10,45
8000567c:	ee 1b 80 00 	eorh	r11,0x8000
80005680:	50 9a       	stdsp	sp[0x24],r10
80005682:	50 6b       	stdsp	sp[0x18],r11
80005684:	e0 40 00 46 	cp.w	r0,70
80005688:	5f 09       	sreq	r9
8000568a:	e0 40 00 66 	cp.w	r0,102
8000568e:	5f 08       	sreq	r8
80005690:	f3 e8 10 08 	or	r8,r9,r8
80005694:	50 48       	stdsp	sp[0x10],r8
80005696:	c0 40       	breq	8000569e <_vfprintf_r+0x956>
80005698:	40 22       	lddsp	r2,sp[0x8]
8000569a:	30 39       	mov	r9,3
8000569c:	c1 08       	rjmp	800056bc <_vfprintf_r+0x974>
8000569e:	e0 40 00 45 	cp.w	r0,69
800056a2:	5f 09       	sreq	r9
800056a4:	e0 40 00 65 	cp.w	r0,101
800056a8:	5f 08       	sreq	r8
800056aa:	40 22       	lddsp	r2,sp[0x8]
800056ac:	10 49       	or	r9,r8
800056ae:	2f f2       	sub	r2,-1
800056b0:	40 46       	lddsp	r6,sp[0x10]
800056b2:	ec 09 18 00 	cp.b	r9,r6
800056b6:	fb f2 00 02 	ld.weq	r2,sp[0x8]
800056ba:	30 29       	mov	r9,2
800056bc:	fa c8 f9 5c 	sub	r8,sp,-1700
800056c0:	1a d8       	st.w	--sp,r8
800056c2:	fa c8 f9 54 	sub	r8,sp,-1708
800056c6:	1a d8       	st.w	--sp,r8
800056c8:	fa c8 f9 4c 	sub	r8,sp,-1716
800056cc:	08 9c       	mov	r12,r4
800056ce:	1a d8       	st.w	--sp,r8
800056d0:	04 98       	mov	r8,r2
800056d2:	40 9b       	lddsp	r11,sp[0x24]
800056d4:	40 aa       	lddsp	r10,sp[0x28]
800056d6:	e0 a0 0b cf 	rcall	80006e74 <_dtoa_r>
800056da:	e0 40 00 47 	cp.w	r0,71
800056de:	5f 19       	srne	r9
800056e0:	e0 40 00 67 	cp.w	r0,103
800056e4:	5f 18       	srne	r8
800056e6:	18 96       	mov	r6,r12
800056e8:	2f dd       	sub	sp,-12
800056ea:	f3 e8 00 08 	and	r8,r9,r8
800056ee:	c0 41       	brne	800056f6 <_vfprintf_r+0x9ae>
800056f0:	ed b5 00 00 	bld	r5,0x0
800056f4:	c3 81       	brne	80005764 <_vfprintf_r+0xa1c>
800056f6:	ec 02 00 0e 	add	lr,r6,r2
800056fa:	50 3e       	stdsp	sp[0xc],lr
800056fc:	40 4c       	lddsp	r12,sp[0x10]
800056fe:	58 0c       	cp.w	r12,0
80005700:	c1 50       	breq	8000572a <_vfprintf_r+0x9e2>
80005702:	0d 89       	ld.ub	r9,r6[0x0]
80005704:	33 08       	mov	r8,48
80005706:	f0 09 18 00 	cp.b	r9,r8
8000570a:	c0 b1       	brne	80005720 <_vfprintf_r+0x9d8>
8000570c:	30 08       	mov	r8,0
8000570e:	30 09       	mov	r9,0
80005710:	40 6b       	lddsp	r11,sp[0x18]
80005712:	40 7a       	lddsp	r10,sp[0x1c]
80005714:	e0 a0 21 05 	rcall	8000991e <__avr32_f64_cmp_eq>
80005718:	fb b2 00 01 	rsubeq	r2,1
8000571c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005720:	40 3b       	lddsp	r11,sp[0xc]
80005722:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005726:	10 0b       	add	r11,r8
80005728:	50 3b       	stdsp	sp[0xc],r11
8000572a:	40 6b       	lddsp	r11,sp[0x18]
8000572c:	30 08       	mov	r8,0
8000572e:	30 09       	mov	r9,0
80005730:	40 7a       	lddsp	r10,sp[0x1c]
80005732:	e0 a0 20 f6 	rcall	8000991e <__avr32_f64_cmp_eq>
80005736:	c1 10       	breq	80005758 <_vfprintf_r+0xa10>
80005738:	40 3a       	lddsp	r10,sp[0xc]
8000573a:	fb 4a 06 a4 	st.w	sp[1700],r10
8000573e:	c0 d8       	rjmp	80005758 <_vfprintf_r+0xa10>
80005740:	80 07       	ld.sh	r7,r0[0x0]
80005742:	b6 84       	st.b	r11[0x0],r4
80005744:	80 07       	ld.sh	r7,r0[0x0]
80005746:	b6 88       	st.b	r11[0x0],r8
80005748:	80 07       	ld.sh	r7,r0[0x0]
8000574a:	b6 8c       	st.b	r11[0x0],r12
8000574c:	80 07       	ld.sh	r7,r0[0x0]
8000574e:	b6 90       	st.b	r11[0x1],r0
80005750:	10 c9       	st.b	r8++,r9
80005752:	fb 48 06 a4 	st.w	sp[1700],r8
80005756:	c0 28       	rjmp	8000575a <_vfprintf_r+0xa12>
80005758:	33 09       	mov	r9,48
8000575a:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000575e:	40 3e       	lddsp	lr,sp[0xc]
80005760:	1c 38       	cp.w	r8,lr
80005762:	cf 73       	brcs	80005750 <_vfprintf_r+0xa08>
80005764:	e0 40 00 47 	cp.w	r0,71
80005768:	5f 09       	sreq	r9
8000576a:	e0 40 00 67 	cp.w	r0,103
8000576e:	5f 08       	sreq	r8
80005770:	f3 e8 10 08 	or	r8,r9,r8
80005774:	fa f9 06 a4 	ld.w	r9,sp[1700]
80005778:	0c 19       	sub	r9,r6
8000577a:	50 69       	stdsp	sp[0x18],r9
8000577c:	58 08       	cp.w	r8,0
8000577e:	c0 b0       	breq	80005794 <_vfprintf_r+0xa4c>
80005780:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005784:	5b d8       	cp.w	r8,-3
80005786:	c0 55       	brlt	80005790 <_vfprintf_r+0xa48>
80005788:	40 2c       	lddsp	r12,sp[0x8]
8000578a:	18 38       	cp.w	r8,r12
8000578c:	e0 8a 00 6a 	brle	80005860 <_vfprintf_r+0xb18>
80005790:	20 20       	sub	r0,2
80005792:	c0 58       	rjmp	8000579c <_vfprintf_r+0xa54>
80005794:	e0 40 00 65 	cp.w	r0,101
80005798:	e0 89 00 46 	brgt	80005824 <_vfprintf_r+0xadc>
8000579c:	fa fb 06 ac 	ld.w	r11,sp[1708]
800057a0:	fb 60 06 9c 	st.b	sp[1692],r0
800057a4:	20 1b       	sub	r11,1
800057a6:	fb 4b 06 ac 	st.w	sp[1708],r11
800057aa:	c0 47       	brpl	800057b2 <_vfprintf_r+0xa6a>
800057ac:	5c 3b       	neg	r11
800057ae:	32 d8       	mov	r8,45
800057b0:	c0 28       	rjmp	800057b4 <_vfprintf_r+0xa6c>
800057b2:	32 b8       	mov	r8,43
800057b4:	fb 68 06 9d 	st.b	sp[1693],r8
800057b8:	58 9b       	cp.w	r11,9
800057ba:	e0 8a 00 1d 	brle	800057f4 <_vfprintf_r+0xaac>
800057be:	fa c9 fa 35 	sub	r9,sp,-1483
800057c2:	30 aa       	mov	r10,10
800057c4:	12 98       	mov	r8,r9
800057c6:	0e 9c       	mov	r12,r7
800057c8:	0c 92       	mov	r2,r6
800057ca:	f6 0a 0c 06 	divs	r6,r11,r10
800057ce:	0e 9b       	mov	r11,r7
800057d0:	2d 0b       	sub	r11,-48
800057d2:	10 fb       	st.b	--r8,r11
800057d4:	0c 9b       	mov	r11,r6
800057d6:	58 96       	cp.w	r6,9
800057d8:	fe 99 ff f9 	brgt	800057ca <_vfprintf_r+0xa82>
800057dc:	2d 0b       	sub	r11,-48
800057de:	18 97       	mov	r7,r12
800057e0:	04 96       	mov	r6,r2
800057e2:	10 fb       	st.b	--r8,r11
800057e4:	fa ca f9 62 	sub	r10,sp,-1694
800057e8:	c0 38       	rjmp	800057ee <_vfprintf_r+0xaa6>
800057ea:	11 3b       	ld.ub	r11,r8++
800057ec:	14 cb       	st.b	r10++,r11
800057ee:	12 38       	cp.w	r8,r9
800057f0:	cf d3       	brcs	800057ea <_vfprintf_r+0xaa2>
800057f2:	c0 98       	rjmp	80005804 <_vfprintf_r+0xabc>
800057f4:	2d 0b       	sub	r11,-48
800057f6:	33 08       	mov	r8,48
800057f8:	fb 6b 06 9f 	st.b	sp[1695],r11
800057fc:	fb 68 06 9e 	st.b	sp[1694],r8
80005800:	fa ca f9 60 	sub	r10,sp,-1696
80005804:	fa c8 f9 64 	sub	r8,sp,-1692
80005808:	f4 08 01 08 	sub	r8,r10,r8
8000580c:	50 e8       	stdsp	sp[0x38],r8
8000580e:	10 92       	mov	r2,r8
80005810:	40 6b       	lddsp	r11,sp[0x18]
80005812:	16 02       	add	r2,r11
80005814:	58 1b       	cp.w	r11,1
80005816:	e0 89 00 05 	brgt	80005820 <_vfprintf_r+0xad8>
8000581a:	ed b5 00 00 	bld	r5,0x0
8000581e:	c3 51       	brne	80005888 <_vfprintf_r+0xb40>
80005820:	2f f2       	sub	r2,-1
80005822:	c3 38       	rjmp	80005888 <_vfprintf_r+0xb40>
80005824:	e0 40 00 66 	cp.w	r0,102
80005828:	c1 c1       	brne	80005860 <_vfprintf_r+0xb18>
8000582a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000582e:	58 02       	cp.w	r2,0
80005830:	e0 8a 00 0c 	brle	80005848 <_vfprintf_r+0xb00>
80005834:	40 2a       	lddsp	r10,sp[0x8]
80005836:	58 0a       	cp.w	r10,0
80005838:	c0 41       	brne	80005840 <_vfprintf_r+0xaf8>
8000583a:	ed b5 00 00 	bld	r5,0x0
8000583e:	c2 51       	brne	80005888 <_vfprintf_r+0xb40>
80005840:	2f f2       	sub	r2,-1
80005842:	40 29       	lddsp	r9,sp[0x8]
80005844:	12 02       	add	r2,r9
80005846:	c0 b8       	rjmp	8000585c <_vfprintf_r+0xb14>
80005848:	40 28       	lddsp	r8,sp[0x8]
8000584a:	58 08       	cp.w	r8,0
8000584c:	c0 61       	brne	80005858 <_vfprintf_r+0xb10>
8000584e:	ed b5 00 00 	bld	r5,0x0
80005852:	c0 30       	breq	80005858 <_vfprintf_r+0xb10>
80005854:	30 12       	mov	r2,1
80005856:	c1 98       	rjmp	80005888 <_vfprintf_r+0xb40>
80005858:	40 22       	lddsp	r2,sp[0x8]
8000585a:	2f e2       	sub	r2,-2
8000585c:	36 60       	mov	r0,102
8000585e:	c1 58       	rjmp	80005888 <_vfprintf_r+0xb40>
80005860:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005864:	40 6e       	lddsp	lr,sp[0x18]
80005866:	1c 32       	cp.w	r2,lr
80005868:	c0 65       	brlt	80005874 <_vfprintf_r+0xb2c>
8000586a:	ed b5 00 00 	bld	r5,0x0
8000586e:	f7 b2 00 ff 	subeq	r2,-1
80005872:	c0 a8       	rjmp	80005886 <_vfprintf_r+0xb3e>
80005874:	e4 08 11 02 	rsub	r8,r2,2
80005878:	40 6c       	lddsp	r12,sp[0x18]
8000587a:	58 02       	cp.w	r2,0
8000587c:	f0 02 17 a0 	movle	r2,r8
80005880:	f9 b2 09 01 	movgt	r2,1
80005884:	18 02       	add	r2,r12
80005886:	36 70       	mov	r0,103
80005888:	40 9b       	lddsp	r11,sp[0x24]
8000588a:	58 0b       	cp.w	r11,0
8000588c:	e0 80 05 94 	breq	800063b4 <_vfprintf_r+0x166c>
80005890:	32 d8       	mov	r8,45
80005892:	fb 68 06 bb 	st.b	sp[1723],r8
80005896:	e0 8f 05 93 	bral	800063bc <_vfprintf_r+0x1674>
8000589a:	50 a7       	stdsp	sp[0x28],r7
8000589c:	04 94       	mov	r4,r2
8000589e:	0c 97       	mov	r7,r6
800058a0:	02 92       	mov	r2,r1
800058a2:	06 96       	mov	r6,r3
800058a4:	40 41       	lddsp	r1,sp[0x10]
800058a6:	40 93       	lddsp	r3,sp[0x24]
800058a8:	0e 99       	mov	r9,r7
800058aa:	ed b5 00 05 	bld	r5,0x5
800058ae:	c4 81       	brne	8000593e <_vfprintf_r+0xbf6>
800058b0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800058b4:	40 3e       	lddsp	lr,sp[0xc]
800058b6:	58 0e       	cp.w	lr,0
800058b8:	c1 d0       	breq	800058f2 <_vfprintf_r+0xbaa>
800058ba:	10 36       	cp.w	r6,r8
800058bc:	c0 64       	brge	800058c8 <_vfprintf_r+0xb80>
800058be:	fa cc f9 44 	sub	r12,sp,-1724
800058c2:	f8 06 00 36 	add	r6,r12,r6<<0x3
800058c6:	c1 d8       	rjmp	80005900 <_vfprintf_r+0xbb8>
800058c8:	fa c8 f9 50 	sub	r8,sp,-1712
800058cc:	1a d8       	st.w	--sp,r8
800058ce:	fa c8 fa b8 	sub	r8,sp,-1352
800058d2:	04 9a       	mov	r10,r2
800058d4:	1a d8       	st.w	--sp,r8
800058d6:	fa c8 fb b4 	sub	r8,sp,-1100
800058da:	0c 9b       	mov	r11,r6
800058dc:	1a d8       	st.w	--sp,r8
800058de:	08 9c       	mov	r12,r4
800058e0:	fa c8 f9 40 	sub	r8,sp,-1728
800058e4:	fa c9 ff b4 	sub	r9,sp,-76
800058e8:	fe b0 f8 92 	rcall	80004a0c <get_arg>
800058ec:	2f dd       	sub	sp,-12
800058ee:	78 0a       	ld.w	r10,r12[0x0]
800058f0:	c2 08       	rjmp	80005930 <_vfprintf_r+0xbe8>
800058f2:	2f f7       	sub	r7,-1
800058f4:	10 39       	cp.w	r9,r8
800058f6:	c0 84       	brge	80005906 <_vfprintf_r+0xbbe>
800058f8:	fa cb f9 44 	sub	r11,sp,-1724
800058fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005900:	ec fa fd 88 	ld.w	r10,r6[-632]
80005904:	c1 68       	rjmp	80005930 <_vfprintf_r+0xbe8>
80005906:	41 09       	lddsp	r9,sp[0x40]
80005908:	59 f8       	cp.w	r8,31
8000590a:	e0 89 00 10 	brgt	8000592a <_vfprintf_r+0xbe2>
8000590e:	f2 ca ff fc 	sub	r10,r9,-4
80005912:	51 0a       	stdsp	sp[0x40],r10
80005914:	fa c6 f9 44 	sub	r6,sp,-1724
80005918:	72 0a       	ld.w	r10,r9[0x0]
8000591a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000591e:	f3 4a fd 88 	st.w	r9[-632],r10
80005922:	2f f8       	sub	r8,-1
80005924:	fb 48 06 b4 	st.w	sp[1716],r8
80005928:	c0 48       	rjmp	80005930 <_vfprintf_r+0xbe8>
8000592a:	72 0a       	ld.w	r10,r9[0x0]
8000592c:	2f c9       	sub	r9,-4
8000592e:	51 09       	stdsp	sp[0x40],r9
80005930:	40 be       	lddsp	lr,sp[0x2c]
80005932:	1c 98       	mov	r8,lr
80005934:	95 1e       	st.w	r10[0x4],lr
80005936:	bf 58       	asr	r8,0x1f
80005938:	95 08       	st.w	r10[0x0],r8
8000593a:	fe 9f fa 92 	bral	80004e5e <_vfprintf_r+0x116>
8000593e:	ed b5 00 04 	bld	r5,0x4
80005942:	c4 80       	breq	800059d2 <_vfprintf_r+0xc8a>
80005944:	e2 15 00 40 	andl	r5,0x40,COH
80005948:	c4 50       	breq	800059d2 <_vfprintf_r+0xc8a>
8000594a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000594e:	40 3c       	lddsp	r12,sp[0xc]
80005950:	58 0c       	cp.w	r12,0
80005952:	c1 d0       	breq	8000598c <_vfprintf_r+0xc44>
80005954:	10 36       	cp.w	r6,r8
80005956:	c0 64       	brge	80005962 <_vfprintf_r+0xc1a>
80005958:	fa cb f9 44 	sub	r11,sp,-1724
8000595c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005960:	c1 d8       	rjmp	8000599a <_vfprintf_r+0xc52>
80005962:	fa c8 f9 50 	sub	r8,sp,-1712
80005966:	1a d8       	st.w	--sp,r8
80005968:	fa c8 fa b8 	sub	r8,sp,-1352
8000596c:	04 9a       	mov	r10,r2
8000596e:	1a d8       	st.w	--sp,r8
80005970:	fa c8 fb b4 	sub	r8,sp,-1100
80005974:	0c 9b       	mov	r11,r6
80005976:	1a d8       	st.w	--sp,r8
80005978:	08 9c       	mov	r12,r4
8000597a:	fa c8 f9 40 	sub	r8,sp,-1728
8000597e:	fa c9 ff b4 	sub	r9,sp,-76
80005982:	fe b0 f8 45 	rcall	80004a0c <get_arg>
80005986:	2f dd       	sub	sp,-12
80005988:	78 0a       	ld.w	r10,r12[0x0]
8000598a:	c2 08       	rjmp	800059ca <_vfprintf_r+0xc82>
8000598c:	2f f7       	sub	r7,-1
8000598e:	10 39       	cp.w	r9,r8
80005990:	c0 84       	brge	800059a0 <_vfprintf_r+0xc58>
80005992:	fa ca f9 44 	sub	r10,sp,-1724
80005996:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000599a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000599e:	c1 68       	rjmp	800059ca <_vfprintf_r+0xc82>
800059a0:	41 09       	lddsp	r9,sp[0x40]
800059a2:	59 f8       	cp.w	r8,31
800059a4:	e0 89 00 10 	brgt	800059c4 <_vfprintf_r+0xc7c>
800059a8:	f2 ca ff fc 	sub	r10,r9,-4
800059ac:	51 0a       	stdsp	sp[0x40],r10
800059ae:	fa c6 f9 44 	sub	r6,sp,-1724
800059b2:	72 0a       	ld.w	r10,r9[0x0]
800059b4:	ec 08 00 39 	add	r9,r6,r8<<0x3
800059b8:	f3 4a fd 88 	st.w	r9[-632],r10
800059bc:	2f f8       	sub	r8,-1
800059be:	fb 48 06 b4 	st.w	sp[1716],r8
800059c2:	c0 48       	rjmp	800059ca <_vfprintf_r+0xc82>
800059c4:	72 0a       	ld.w	r10,r9[0x0]
800059c6:	2f c9       	sub	r9,-4
800059c8:	51 09       	stdsp	sp[0x40],r9
800059ca:	40 be       	lddsp	lr,sp[0x2c]
800059cc:	b4 0e       	st.h	r10[0x0],lr
800059ce:	fe 9f fa 48 	bral	80004e5e <_vfprintf_r+0x116>
800059d2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800059d6:	40 3c       	lddsp	r12,sp[0xc]
800059d8:	58 0c       	cp.w	r12,0
800059da:	c1 d0       	breq	80005a14 <_vfprintf_r+0xccc>
800059dc:	10 36       	cp.w	r6,r8
800059de:	c0 64       	brge	800059ea <_vfprintf_r+0xca2>
800059e0:	fa cb f9 44 	sub	r11,sp,-1724
800059e4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800059e8:	c1 d8       	rjmp	80005a22 <_vfprintf_r+0xcda>
800059ea:	fa c8 f9 50 	sub	r8,sp,-1712
800059ee:	1a d8       	st.w	--sp,r8
800059f0:	fa c8 fa b8 	sub	r8,sp,-1352
800059f4:	04 9a       	mov	r10,r2
800059f6:	1a d8       	st.w	--sp,r8
800059f8:	fa c8 fb b4 	sub	r8,sp,-1100
800059fc:	0c 9b       	mov	r11,r6
800059fe:	1a d8       	st.w	--sp,r8
80005a00:	08 9c       	mov	r12,r4
80005a02:	fa c8 f9 40 	sub	r8,sp,-1728
80005a06:	fa c9 ff b4 	sub	r9,sp,-76
80005a0a:	fe b0 f8 01 	rcall	80004a0c <get_arg>
80005a0e:	2f dd       	sub	sp,-12
80005a10:	78 0a       	ld.w	r10,r12[0x0]
80005a12:	c2 08       	rjmp	80005a52 <_vfprintf_r+0xd0a>
80005a14:	2f f7       	sub	r7,-1
80005a16:	10 39       	cp.w	r9,r8
80005a18:	c0 84       	brge	80005a28 <_vfprintf_r+0xce0>
80005a1a:	fa ca f9 44 	sub	r10,sp,-1724
80005a1e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005a22:	ec fa fd 88 	ld.w	r10,r6[-632]
80005a26:	c1 68       	rjmp	80005a52 <_vfprintf_r+0xd0a>
80005a28:	41 09       	lddsp	r9,sp[0x40]
80005a2a:	59 f8       	cp.w	r8,31
80005a2c:	e0 89 00 10 	brgt	80005a4c <_vfprintf_r+0xd04>
80005a30:	f2 ca ff fc 	sub	r10,r9,-4
80005a34:	51 0a       	stdsp	sp[0x40],r10
80005a36:	fa c6 f9 44 	sub	r6,sp,-1724
80005a3a:	72 0a       	ld.w	r10,r9[0x0]
80005a3c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005a40:	f3 4a fd 88 	st.w	r9[-632],r10
80005a44:	2f f8       	sub	r8,-1
80005a46:	fb 48 06 b4 	st.w	sp[1716],r8
80005a4a:	c0 48       	rjmp	80005a52 <_vfprintf_r+0xd0a>
80005a4c:	72 0a       	ld.w	r10,r9[0x0]
80005a4e:	2f c9       	sub	r9,-4
80005a50:	51 09       	stdsp	sp[0x40],r9
80005a52:	40 be       	lddsp	lr,sp[0x2c]
80005a54:	95 0e       	st.w	r10[0x0],lr
80005a56:	fe 9f fa 04 	bral	80004e5e <_vfprintf_r+0x116>
80005a5a:	50 a7       	stdsp	sp[0x28],r7
80005a5c:	50 80       	stdsp	sp[0x20],r0
80005a5e:	0c 97       	mov	r7,r6
80005a60:	04 94       	mov	r4,r2
80005a62:	06 96       	mov	r6,r3
80005a64:	02 92       	mov	r2,r1
80005a66:	40 93       	lddsp	r3,sp[0x24]
80005a68:	10 90       	mov	r0,r8
80005a6a:	40 41       	lddsp	r1,sp[0x10]
80005a6c:	a5 a5       	sbr	r5,0x4
80005a6e:	c0 a8       	rjmp	80005a82 <_vfprintf_r+0xd3a>
80005a70:	50 a7       	stdsp	sp[0x28],r7
80005a72:	50 80       	stdsp	sp[0x20],r0
80005a74:	0c 97       	mov	r7,r6
80005a76:	04 94       	mov	r4,r2
80005a78:	06 96       	mov	r6,r3
80005a7a:	02 92       	mov	r2,r1
80005a7c:	40 93       	lddsp	r3,sp[0x24]
80005a7e:	10 90       	mov	r0,r8
80005a80:	40 41       	lddsp	r1,sp[0x10]
80005a82:	ed b5 00 05 	bld	r5,0x5
80005a86:	c5 d1       	brne	80005b40 <_vfprintf_r+0xdf8>
80005a88:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a8c:	40 3c       	lddsp	r12,sp[0xc]
80005a8e:	58 0c       	cp.w	r12,0
80005a90:	c2 60       	breq	80005adc <_vfprintf_r+0xd94>
80005a92:	10 36       	cp.w	r6,r8
80005a94:	c0 a4       	brge	80005aa8 <_vfprintf_r+0xd60>
80005a96:	fa cb f9 44 	sub	r11,sp,-1724
80005a9a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a9e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005aa2:	fa e9 00 00 	st.d	sp[0],r8
80005aa6:	c1 88       	rjmp	80005ad6 <_vfprintf_r+0xd8e>
80005aa8:	fa c8 f9 50 	sub	r8,sp,-1712
80005aac:	1a d8       	st.w	--sp,r8
80005aae:	fa c8 fa b8 	sub	r8,sp,-1352
80005ab2:	04 9a       	mov	r10,r2
80005ab4:	1a d8       	st.w	--sp,r8
80005ab6:	0c 9b       	mov	r11,r6
80005ab8:	fa c8 fb b4 	sub	r8,sp,-1100
80005abc:	08 9c       	mov	r12,r4
80005abe:	1a d8       	st.w	--sp,r8
80005ac0:	fa c8 f9 40 	sub	r8,sp,-1728
80005ac4:	fa c9 ff b4 	sub	r9,sp,-76
80005ac8:	fe b0 f7 a2 	rcall	80004a0c <get_arg>
80005acc:	2f dd       	sub	sp,-12
80005ace:	f8 ea 00 00 	ld.d	r10,r12[0]
80005ad2:	fa eb 00 00 	st.d	sp[0],r10
80005ad6:	30 08       	mov	r8,0
80005ad8:	e0 8f 03 de 	bral	80006294 <_vfprintf_r+0x154c>
80005adc:	ee ca ff ff 	sub	r10,r7,-1
80005ae0:	10 37       	cp.w	r7,r8
80005ae2:	c0 b4       	brge	80005af8 <_vfprintf_r+0xdb0>
80005ae4:	fa c9 f9 44 	sub	r9,sp,-1724
80005ae8:	14 97       	mov	r7,r10
80005aea:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005aee:	ec ea fd 88 	ld.d	r10,r6[-632]
80005af2:	fa eb 00 00 	st.d	sp[0],r10
80005af6:	c1 88       	rjmp	80005b26 <_vfprintf_r+0xdde>
80005af8:	41 09       	lddsp	r9,sp[0x40]
80005afa:	59 f8       	cp.w	r8,31
80005afc:	e0 89 00 18 	brgt	80005b2c <_vfprintf_r+0xde4>
80005b00:	f2 e6 00 00 	ld.d	r6,r9[0]
80005b04:	f2 cb ff f8 	sub	r11,r9,-8
80005b08:	fa e7 00 00 	st.d	sp[0],r6
80005b0c:	51 0b       	stdsp	sp[0x40],r11
80005b0e:	fa c6 f9 44 	sub	r6,sp,-1724
80005b12:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005b16:	fa e6 00 00 	ld.d	r6,sp[0]
80005b1a:	f2 e7 fd 88 	st.d	r9[-632],r6
80005b1e:	2f f8       	sub	r8,-1
80005b20:	14 97       	mov	r7,r10
80005b22:	fb 48 06 b4 	st.w	sp[1716],r8
80005b26:	40 38       	lddsp	r8,sp[0xc]
80005b28:	e0 8f 03 b6 	bral	80006294 <_vfprintf_r+0x154c>
80005b2c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005b30:	40 38       	lddsp	r8,sp[0xc]
80005b32:	fa e7 00 00 	st.d	sp[0],r6
80005b36:	2f 89       	sub	r9,-8
80005b38:	14 97       	mov	r7,r10
80005b3a:	51 09       	stdsp	sp[0x40],r9
80005b3c:	e0 8f 03 ac 	bral	80006294 <_vfprintf_r+0x154c>
80005b40:	ed b5 00 04 	bld	r5,0x4
80005b44:	c1 61       	brne	80005b70 <_vfprintf_r+0xe28>
80005b46:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b4a:	40 3e       	lddsp	lr,sp[0xc]
80005b4c:	58 0e       	cp.w	lr,0
80005b4e:	c0 80       	breq	80005b5e <_vfprintf_r+0xe16>
80005b50:	10 36       	cp.w	r6,r8
80005b52:	c6 74       	brge	80005c20 <_vfprintf_r+0xed8>
80005b54:	fa cc f9 44 	sub	r12,sp,-1724
80005b58:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005b5c:	c8 08       	rjmp	80005c5c <_vfprintf_r+0xf14>
80005b5e:	ee ca ff ff 	sub	r10,r7,-1
80005b62:	10 37       	cp.w	r7,r8
80005b64:	c7 f4       	brge	80005c62 <_vfprintf_r+0xf1a>
80005b66:	fa cb f9 44 	sub	r11,sp,-1724
80005b6a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005b6e:	c7 68       	rjmp	80005c5a <_vfprintf_r+0xf12>
80005b70:	ed b5 00 06 	bld	r5,0x6
80005b74:	c4 a1       	brne	80005c08 <_vfprintf_r+0xec0>
80005b76:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b7a:	40 3c       	lddsp	r12,sp[0xc]
80005b7c:	58 0c       	cp.w	r12,0
80005b7e:	c1 d0       	breq	80005bb8 <_vfprintf_r+0xe70>
80005b80:	10 36       	cp.w	r6,r8
80005b82:	c0 64       	brge	80005b8e <_vfprintf_r+0xe46>
80005b84:	fa cb f9 44 	sub	r11,sp,-1724
80005b88:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005b8c:	c1 f8       	rjmp	80005bca <_vfprintf_r+0xe82>
80005b8e:	fa c8 f9 50 	sub	r8,sp,-1712
80005b92:	1a d8       	st.w	--sp,r8
80005b94:	fa c8 fa b8 	sub	r8,sp,-1352
80005b98:	1a d8       	st.w	--sp,r8
80005b9a:	fa c8 fb b4 	sub	r8,sp,-1100
80005b9e:	1a d8       	st.w	--sp,r8
80005ba0:	fa c8 f9 40 	sub	r8,sp,-1728
80005ba4:	fa c9 ff b4 	sub	r9,sp,-76
80005ba8:	04 9a       	mov	r10,r2
80005baa:	0c 9b       	mov	r11,r6
80005bac:	08 9c       	mov	r12,r4
80005bae:	fe b0 f7 2f 	rcall	80004a0c <get_arg>
80005bb2:	2f dd       	sub	sp,-12
80005bb4:	98 18       	ld.sh	r8,r12[0x2]
80005bb6:	c2 68       	rjmp	80005c02 <_vfprintf_r+0xeba>
80005bb8:	ee ca ff ff 	sub	r10,r7,-1
80005bbc:	10 37       	cp.w	r7,r8
80005bbe:	c0 94       	brge	80005bd0 <_vfprintf_r+0xe88>
80005bc0:	fa c9 f9 44 	sub	r9,sp,-1724
80005bc4:	14 97       	mov	r7,r10
80005bc6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005bca:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005bce:	c1 a8       	rjmp	80005c02 <_vfprintf_r+0xeba>
80005bd0:	41 09       	lddsp	r9,sp[0x40]
80005bd2:	59 f8       	cp.w	r8,31
80005bd4:	e0 89 00 13 	brgt	80005bfa <_vfprintf_r+0xeb2>
80005bd8:	f2 cb ff fc 	sub	r11,r9,-4
80005bdc:	51 0b       	stdsp	sp[0x40],r11
80005bde:	72 09       	ld.w	r9,r9[0x0]
80005be0:	fa c6 f9 44 	sub	r6,sp,-1724
80005be4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005be8:	2f f8       	sub	r8,-1
80005bea:	f7 49 fd 88 	st.w	r11[-632],r9
80005bee:	fb 48 06 b4 	st.w	sp[1716],r8
80005bf2:	14 97       	mov	r7,r10
80005bf4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005bf8:	c0 58       	rjmp	80005c02 <_vfprintf_r+0xeba>
80005bfa:	92 18       	ld.sh	r8,r9[0x2]
80005bfc:	14 97       	mov	r7,r10
80005bfe:	2f c9       	sub	r9,-4
80005c00:	51 09       	stdsp	sp[0x40],r9
80005c02:	5c 78       	castu.h	r8
80005c04:	50 18       	stdsp	sp[0x4],r8
80005c06:	c4 68       	rjmp	80005c92 <_vfprintf_r+0xf4a>
80005c08:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c0c:	40 3c       	lddsp	r12,sp[0xc]
80005c0e:	58 0c       	cp.w	r12,0
80005c10:	c1 d0       	breq	80005c4a <_vfprintf_r+0xf02>
80005c12:	10 36       	cp.w	r6,r8
80005c14:	c0 64       	brge	80005c20 <_vfprintf_r+0xed8>
80005c16:	fa cb f9 44 	sub	r11,sp,-1724
80005c1a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c1e:	c1 f8       	rjmp	80005c5c <_vfprintf_r+0xf14>
80005c20:	fa c8 f9 50 	sub	r8,sp,-1712
80005c24:	1a d8       	st.w	--sp,r8
80005c26:	fa c8 fa b8 	sub	r8,sp,-1352
80005c2a:	0c 9b       	mov	r11,r6
80005c2c:	1a d8       	st.w	--sp,r8
80005c2e:	fa c8 fb b4 	sub	r8,sp,-1100
80005c32:	04 9a       	mov	r10,r2
80005c34:	1a d8       	st.w	--sp,r8
80005c36:	08 9c       	mov	r12,r4
80005c38:	fa c8 f9 40 	sub	r8,sp,-1728
80005c3c:	fa c9 ff b4 	sub	r9,sp,-76
80005c40:	fe b0 f6 e6 	rcall	80004a0c <get_arg>
80005c44:	2f dd       	sub	sp,-12
80005c46:	78 0b       	ld.w	r11,r12[0x0]
80005c48:	c2 48       	rjmp	80005c90 <_vfprintf_r+0xf48>
80005c4a:	ee ca ff ff 	sub	r10,r7,-1
80005c4e:	10 37       	cp.w	r7,r8
80005c50:	c0 94       	brge	80005c62 <_vfprintf_r+0xf1a>
80005c52:	fa c9 f9 44 	sub	r9,sp,-1724
80005c56:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005c5a:	14 97       	mov	r7,r10
80005c5c:	ec fb fd 88 	ld.w	r11,r6[-632]
80005c60:	c1 88       	rjmp	80005c90 <_vfprintf_r+0xf48>
80005c62:	41 09       	lddsp	r9,sp[0x40]
80005c64:	59 f8       	cp.w	r8,31
80005c66:	e0 89 00 11 	brgt	80005c88 <_vfprintf_r+0xf40>
80005c6a:	f2 cb ff fc 	sub	r11,r9,-4
80005c6e:	51 0b       	stdsp	sp[0x40],r11
80005c70:	fa c6 f9 44 	sub	r6,sp,-1724
80005c74:	72 0b       	ld.w	r11,r9[0x0]
80005c76:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005c7a:	f3 4b fd 88 	st.w	r9[-632],r11
80005c7e:	2f f8       	sub	r8,-1
80005c80:	14 97       	mov	r7,r10
80005c82:	fb 48 06 b4 	st.w	sp[1716],r8
80005c86:	c0 58       	rjmp	80005c90 <_vfprintf_r+0xf48>
80005c88:	72 0b       	ld.w	r11,r9[0x0]
80005c8a:	14 97       	mov	r7,r10
80005c8c:	2f c9       	sub	r9,-4
80005c8e:	51 09       	stdsp	sp[0x40],r9
80005c90:	50 1b       	stdsp	sp[0x4],r11
80005c92:	30 0e       	mov	lr,0
80005c94:	50 0e       	stdsp	sp[0x0],lr
80005c96:	1c 98       	mov	r8,lr
80005c98:	e0 8f 02 fe 	bral	80006294 <_vfprintf_r+0x154c>
80005c9c:	50 a7       	stdsp	sp[0x28],r7
80005c9e:	50 80       	stdsp	sp[0x20],r0
80005ca0:	0c 97       	mov	r7,r6
80005ca2:	04 94       	mov	r4,r2
80005ca4:	06 96       	mov	r6,r3
80005ca6:	02 92       	mov	r2,r1
80005ca8:	40 93       	lddsp	r3,sp[0x24]
80005caa:	40 41       	lddsp	r1,sp[0x10]
80005cac:	0e 99       	mov	r9,r7
80005cae:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005cb2:	40 3c       	lddsp	r12,sp[0xc]
80005cb4:	58 0c       	cp.w	r12,0
80005cb6:	c1 d0       	breq	80005cf0 <_vfprintf_r+0xfa8>
80005cb8:	10 36       	cp.w	r6,r8
80005cba:	c0 64       	brge	80005cc6 <_vfprintf_r+0xf7e>
80005cbc:	fa cb f9 44 	sub	r11,sp,-1724
80005cc0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005cc4:	c1 d8       	rjmp	80005cfe <_vfprintf_r+0xfb6>
80005cc6:	fa c8 f9 50 	sub	r8,sp,-1712
80005cca:	1a d8       	st.w	--sp,r8
80005ccc:	fa c8 fa b8 	sub	r8,sp,-1352
80005cd0:	1a d8       	st.w	--sp,r8
80005cd2:	fa c8 fb b4 	sub	r8,sp,-1100
80005cd6:	1a d8       	st.w	--sp,r8
80005cd8:	fa c9 ff b4 	sub	r9,sp,-76
80005cdc:	fa c8 f9 40 	sub	r8,sp,-1728
80005ce0:	04 9a       	mov	r10,r2
80005ce2:	0c 9b       	mov	r11,r6
80005ce4:	08 9c       	mov	r12,r4
80005ce6:	fe b0 f6 93 	rcall	80004a0c <get_arg>
80005cea:	2f dd       	sub	sp,-12
80005cec:	78 09       	ld.w	r9,r12[0x0]
80005cee:	c2 18       	rjmp	80005d30 <_vfprintf_r+0xfe8>
80005cf0:	2f f7       	sub	r7,-1
80005cf2:	10 39       	cp.w	r9,r8
80005cf4:	c0 84       	brge	80005d04 <_vfprintf_r+0xfbc>
80005cf6:	fa ca f9 44 	sub	r10,sp,-1724
80005cfa:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005cfe:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005d02:	c1 78       	rjmp	80005d30 <_vfprintf_r+0xfe8>
80005d04:	41 09       	lddsp	r9,sp[0x40]
80005d06:	59 f8       	cp.w	r8,31
80005d08:	e0 89 00 10 	brgt	80005d28 <_vfprintf_r+0xfe0>
80005d0c:	f2 ca ff fc 	sub	r10,r9,-4
80005d10:	51 0a       	stdsp	sp[0x40],r10
80005d12:	fa c6 f9 44 	sub	r6,sp,-1724
80005d16:	72 09       	ld.w	r9,r9[0x0]
80005d18:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005d1c:	f5 49 fd 88 	st.w	r10[-632],r9
80005d20:	2f f8       	sub	r8,-1
80005d22:	fb 48 06 b4 	st.w	sp[1716],r8
80005d26:	c0 58       	rjmp	80005d30 <_vfprintf_r+0xfe8>
80005d28:	f2 c8 ff fc 	sub	r8,r9,-4
80005d2c:	51 08       	stdsp	sp[0x40],r8
80005d2e:	72 09       	ld.w	r9,r9[0x0]
80005d30:	33 08       	mov	r8,48
80005d32:	fb 68 06 b8 	st.b	sp[1720],r8
80005d36:	37 88       	mov	r8,120
80005d38:	30 0e       	mov	lr,0
80005d3a:	fb 68 06 b9 	st.b	sp[1721],r8
80005d3e:	4c ac       	lddpc	r12,80005e64 <_vfprintf_r+0x111c>
80005d40:	50 19       	stdsp	sp[0x4],r9
80005d42:	a1 b5       	sbr	r5,0x1
80005d44:	50 0e       	stdsp	sp[0x0],lr
80005d46:	50 dc       	stdsp	sp[0x34],r12
80005d48:	30 28       	mov	r8,2
80005d4a:	37 80       	mov	r0,120
80005d4c:	e0 8f 02 a4 	bral	80006294 <_vfprintf_r+0x154c>
80005d50:	50 a7       	stdsp	sp[0x28],r7
80005d52:	50 80       	stdsp	sp[0x20],r0
80005d54:	10 90       	mov	r0,r8
80005d56:	30 08       	mov	r8,0
80005d58:	fb 68 06 bb 	st.b	sp[1723],r8
80005d5c:	0c 97       	mov	r7,r6
80005d5e:	04 94       	mov	r4,r2
80005d60:	06 96       	mov	r6,r3
80005d62:	02 92       	mov	r2,r1
80005d64:	40 93       	lddsp	r3,sp[0x24]
80005d66:	40 41       	lddsp	r1,sp[0x10]
80005d68:	0e 99       	mov	r9,r7
80005d6a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005d6e:	40 3b       	lddsp	r11,sp[0xc]
80005d70:	58 0b       	cp.w	r11,0
80005d72:	c1 d0       	breq	80005dac <_vfprintf_r+0x1064>
80005d74:	10 36       	cp.w	r6,r8
80005d76:	c0 64       	brge	80005d82 <_vfprintf_r+0x103a>
80005d78:	fa ca f9 44 	sub	r10,sp,-1724
80005d7c:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005d80:	c1 d8       	rjmp	80005dba <_vfprintf_r+0x1072>
80005d82:	fa c8 f9 50 	sub	r8,sp,-1712
80005d86:	1a d8       	st.w	--sp,r8
80005d88:	fa c8 fa b8 	sub	r8,sp,-1352
80005d8c:	1a d8       	st.w	--sp,r8
80005d8e:	fa c8 fb b4 	sub	r8,sp,-1100
80005d92:	0c 9b       	mov	r11,r6
80005d94:	1a d8       	st.w	--sp,r8
80005d96:	04 9a       	mov	r10,r2
80005d98:	fa c8 f9 40 	sub	r8,sp,-1728
80005d9c:	fa c9 ff b4 	sub	r9,sp,-76
80005da0:	08 9c       	mov	r12,r4
80005da2:	fe b0 f6 35 	rcall	80004a0c <get_arg>
80005da6:	2f dd       	sub	sp,-12
80005da8:	78 06       	ld.w	r6,r12[0x0]
80005daa:	c2 08       	rjmp	80005dea <_vfprintf_r+0x10a2>
80005dac:	2f f7       	sub	r7,-1
80005dae:	10 39       	cp.w	r9,r8
80005db0:	c0 84       	brge	80005dc0 <_vfprintf_r+0x1078>
80005db2:	fa c9 f9 44 	sub	r9,sp,-1724
80005db6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005dba:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005dbe:	c1 68       	rjmp	80005dea <_vfprintf_r+0x10a2>
80005dc0:	41 09       	lddsp	r9,sp[0x40]
80005dc2:	59 f8       	cp.w	r8,31
80005dc4:	e0 89 00 10 	brgt	80005de4 <_vfprintf_r+0x109c>
80005dc8:	f2 ca ff fc 	sub	r10,r9,-4
80005dcc:	51 0a       	stdsp	sp[0x40],r10
80005dce:	72 06       	ld.w	r6,r9[0x0]
80005dd0:	fa ce f9 44 	sub	lr,sp,-1724
80005dd4:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005dd8:	f3 46 fd 88 	st.w	r9[-632],r6
80005ddc:	2f f8       	sub	r8,-1
80005dde:	fb 48 06 b4 	st.w	sp[1716],r8
80005de2:	c0 48       	rjmp	80005dea <_vfprintf_r+0x10a2>
80005de4:	72 06       	ld.w	r6,r9[0x0]
80005de6:	2f c9       	sub	r9,-4
80005de8:	51 09       	stdsp	sp[0x40],r9
80005dea:	40 2c       	lddsp	r12,sp[0x8]
80005dec:	58 0c       	cp.w	r12,0
80005dee:	c1 05       	brlt	80005e0e <_vfprintf_r+0x10c6>
80005df0:	18 9a       	mov	r10,r12
80005df2:	30 0b       	mov	r11,0
80005df4:	0c 9c       	mov	r12,r6
80005df6:	e0 a0 14 63 	rcall	800086bc <memchr>
80005dfa:	e0 80 02 e0 	breq	800063ba <_vfprintf_r+0x1672>
80005dfe:	f8 06 01 02 	sub	r2,r12,r6
80005e02:	40 2b       	lddsp	r11,sp[0x8]
80005e04:	16 32       	cp.w	r2,r11
80005e06:	e0 89 02 da 	brgt	800063ba <_vfprintf_r+0x1672>
80005e0a:	e0 8f 02 d5 	bral	800063b4 <_vfprintf_r+0x166c>
80005e0e:	30 0a       	mov	r10,0
80005e10:	0c 9c       	mov	r12,r6
80005e12:	50 2a       	stdsp	sp[0x8],r10
80005e14:	e0 a0 19 40 	rcall	80009094 <strlen>
80005e18:	18 92       	mov	r2,r12
80005e1a:	e0 8f 02 d3 	bral	800063c0 <_vfprintf_r+0x1678>
80005e1e:	50 a7       	stdsp	sp[0x28],r7
80005e20:	50 80       	stdsp	sp[0x20],r0
80005e22:	0c 97       	mov	r7,r6
80005e24:	04 94       	mov	r4,r2
80005e26:	06 96       	mov	r6,r3
80005e28:	02 92       	mov	r2,r1
80005e2a:	40 93       	lddsp	r3,sp[0x24]
80005e2c:	10 90       	mov	r0,r8
80005e2e:	40 41       	lddsp	r1,sp[0x10]
80005e30:	a5 a5       	sbr	r5,0x4
80005e32:	c0 a8       	rjmp	80005e46 <_vfprintf_r+0x10fe>
80005e34:	50 a7       	stdsp	sp[0x28],r7
80005e36:	50 80       	stdsp	sp[0x20],r0
80005e38:	0c 97       	mov	r7,r6
80005e3a:	04 94       	mov	r4,r2
80005e3c:	06 96       	mov	r6,r3
80005e3e:	02 92       	mov	r2,r1
80005e40:	40 93       	lddsp	r3,sp[0x24]
80005e42:	10 90       	mov	r0,r8
80005e44:	40 41       	lddsp	r1,sp[0x10]
80005e46:	ed b5 00 05 	bld	r5,0x5
80005e4a:	c5 71       	brne	80005ef8 <_vfprintf_r+0x11b0>
80005e4c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005e50:	40 39       	lddsp	r9,sp[0xc]
80005e52:	58 09       	cp.w	r9,0
80005e54:	c2 20       	breq	80005e98 <_vfprintf_r+0x1150>
80005e56:	10 36       	cp.w	r6,r8
80005e58:	c0 84       	brge	80005e68 <_vfprintf_r+0x1120>
80005e5a:	fa c8 f9 44 	sub	r8,sp,-1724
80005e5e:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005e62:	c2 48       	rjmp	80005eaa <_vfprintf_r+0x1162>
80005e64:	80 07       	ld.sh	r7,r0[0x0]
80005e66:	b6 94       	st.b	r11[0x1],r4
80005e68:	fa c8 f9 50 	sub	r8,sp,-1712
80005e6c:	1a d8       	st.w	--sp,r8
80005e6e:	fa c8 fa b8 	sub	r8,sp,-1352
80005e72:	1a d8       	st.w	--sp,r8
80005e74:	fa c8 fb b4 	sub	r8,sp,-1100
80005e78:	1a d8       	st.w	--sp,r8
80005e7a:	fa c8 f9 40 	sub	r8,sp,-1728
80005e7e:	fa c9 ff b4 	sub	r9,sp,-76
80005e82:	04 9a       	mov	r10,r2
80005e84:	0c 9b       	mov	r11,r6
80005e86:	08 9c       	mov	r12,r4
80005e88:	fe b0 f5 c2 	rcall	80004a0c <get_arg>
80005e8c:	2f dd       	sub	sp,-12
80005e8e:	f8 e8 00 00 	ld.d	r8,r12[0]
80005e92:	fa e9 00 00 	st.d	sp[0],r8
80005e96:	c2 e8       	rjmp	80005ef2 <_vfprintf_r+0x11aa>
80005e98:	ee ca ff ff 	sub	r10,r7,-1
80005e9c:	10 37       	cp.w	r7,r8
80005e9e:	c0 b4       	brge	80005eb4 <_vfprintf_r+0x116c>
80005ea0:	fa c8 f9 44 	sub	r8,sp,-1724
80005ea4:	14 97       	mov	r7,r10
80005ea6:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005eaa:	ec ea fd 88 	ld.d	r10,r6[-632]
80005eae:	fa eb 00 00 	st.d	sp[0],r10
80005eb2:	c2 08       	rjmp	80005ef2 <_vfprintf_r+0x11aa>
80005eb4:	41 09       	lddsp	r9,sp[0x40]
80005eb6:	59 f8       	cp.w	r8,31
80005eb8:	e0 89 00 16 	brgt	80005ee4 <_vfprintf_r+0x119c>
80005ebc:	f2 e6 00 00 	ld.d	r6,r9[0]
80005ec0:	f2 cb ff f8 	sub	r11,r9,-8
80005ec4:	fa e7 00 00 	st.d	sp[0],r6
80005ec8:	51 0b       	stdsp	sp[0x40],r11
80005eca:	fa c6 f9 44 	sub	r6,sp,-1724
80005ece:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005ed2:	fa e6 00 00 	ld.d	r6,sp[0]
80005ed6:	f2 e7 fd 88 	st.d	r9[-632],r6
80005eda:	2f f8       	sub	r8,-1
80005edc:	14 97       	mov	r7,r10
80005ede:	fb 48 06 b4 	st.w	sp[1716],r8
80005ee2:	c0 88       	rjmp	80005ef2 <_vfprintf_r+0x11aa>
80005ee4:	f2 e6 00 00 	ld.d	r6,r9[0]
80005ee8:	2f 89       	sub	r9,-8
80005eea:	fa e7 00 00 	st.d	sp[0],r6
80005eee:	51 09       	stdsp	sp[0x40],r9
80005ef0:	14 97       	mov	r7,r10
80005ef2:	30 18       	mov	r8,1
80005ef4:	e0 8f 01 d0 	bral	80006294 <_vfprintf_r+0x154c>
80005ef8:	ed b5 00 04 	bld	r5,0x4
80005efc:	c1 61       	brne	80005f28 <_vfprintf_r+0x11e0>
80005efe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f02:	40 3e       	lddsp	lr,sp[0xc]
80005f04:	58 0e       	cp.w	lr,0
80005f06:	c0 80       	breq	80005f16 <_vfprintf_r+0x11ce>
80005f08:	10 36       	cp.w	r6,r8
80005f0a:	c6 74       	brge	80005fd8 <_vfprintf_r+0x1290>
80005f0c:	fa cc f9 44 	sub	r12,sp,-1724
80005f10:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005f14:	c8 08       	rjmp	80006014 <_vfprintf_r+0x12cc>
80005f16:	ee ca ff ff 	sub	r10,r7,-1
80005f1a:	10 37       	cp.w	r7,r8
80005f1c:	c7 f4       	brge	8000601a <_vfprintf_r+0x12d2>
80005f1e:	fa cb f9 44 	sub	r11,sp,-1724
80005f22:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005f26:	c7 68       	rjmp	80006012 <_vfprintf_r+0x12ca>
80005f28:	ed b5 00 06 	bld	r5,0x6
80005f2c:	c4 a1       	brne	80005fc0 <_vfprintf_r+0x1278>
80005f2e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f32:	40 3c       	lddsp	r12,sp[0xc]
80005f34:	58 0c       	cp.w	r12,0
80005f36:	c1 d0       	breq	80005f70 <_vfprintf_r+0x1228>
80005f38:	10 36       	cp.w	r6,r8
80005f3a:	c0 64       	brge	80005f46 <_vfprintf_r+0x11fe>
80005f3c:	fa cb f9 44 	sub	r11,sp,-1724
80005f40:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005f44:	c1 f8       	rjmp	80005f82 <_vfprintf_r+0x123a>
80005f46:	fa c8 f9 50 	sub	r8,sp,-1712
80005f4a:	1a d8       	st.w	--sp,r8
80005f4c:	fa c8 fa b8 	sub	r8,sp,-1352
80005f50:	1a d8       	st.w	--sp,r8
80005f52:	fa c8 fb b4 	sub	r8,sp,-1100
80005f56:	1a d8       	st.w	--sp,r8
80005f58:	fa c8 f9 40 	sub	r8,sp,-1728
80005f5c:	fa c9 ff b4 	sub	r9,sp,-76
80005f60:	04 9a       	mov	r10,r2
80005f62:	0c 9b       	mov	r11,r6
80005f64:	08 9c       	mov	r12,r4
80005f66:	fe b0 f5 53 	rcall	80004a0c <get_arg>
80005f6a:	2f dd       	sub	sp,-12
80005f6c:	98 18       	ld.sh	r8,r12[0x2]
80005f6e:	c2 68       	rjmp	80005fba <_vfprintf_r+0x1272>
80005f70:	ee ca ff ff 	sub	r10,r7,-1
80005f74:	10 37       	cp.w	r7,r8
80005f76:	c0 94       	brge	80005f88 <_vfprintf_r+0x1240>
80005f78:	fa c9 f9 44 	sub	r9,sp,-1724
80005f7c:	14 97       	mov	r7,r10
80005f7e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005f82:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005f86:	c1 a8       	rjmp	80005fba <_vfprintf_r+0x1272>
80005f88:	41 09       	lddsp	r9,sp[0x40]
80005f8a:	59 f8       	cp.w	r8,31
80005f8c:	e0 89 00 13 	brgt	80005fb2 <_vfprintf_r+0x126a>
80005f90:	f2 cb ff fc 	sub	r11,r9,-4
80005f94:	51 0b       	stdsp	sp[0x40],r11
80005f96:	72 09       	ld.w	r9,r9[0x0]
80005f98:	fa c6 f9 44 	sub	r6,sp,-1724
80005f9c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005fa0:	2f f8       	sub	r8,-1
80005fa2:	f7 49 fd 88 	st.w	r11[-632],r9
80005fa6:	fb 48 06 b4 	st.w	sp[1716],r8
80005faa:	14 97       	mov	r7,r10
80005fac:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005fb0:	c0 58       	rjmp	80005fba <_vfprintf_r+0x1272>
80005fb2:	92 18       	ld.sh	r8,r9[0x2]
80005fb4:	14 97       	mov	r7,r10
80005fb6:	2f c9       	sub	r9,-4
80005fb8:	51 09       	stdsp	sp[0x40],r9
80005fba:	5c 78       	castu.h	r8
80005fbc:	50 18       	stdsp	sp[0x4],r8
80005fbe:	c4 68       	rjmp	8000604a <_vfprintf_r+0x1302>
80005fc0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005fc4:	40 3c       	lddsp	r12,sp[0xc]
80005fc6:	58 0c       	cp.w	r12,0
80005fc8:	c1 d0       	breq	80006002 <_vfprintf_r+0x12ba>
80005fca:	10 36       	cp.w	r6,r8
80005fcc:	c0 64       	brge	80005fd8 <_vfprintf_r+0x1290>
80005fce:	fa cb f9 44 	sub	r11,sp,-1724
80005fd2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005fd6:	c1 f8       	rjmp	80006014 <_vfprintf_r+0x12cc>
80005fd8:	fa c8 f9 50 	sub	r8,sp,-1712
80005fdc:	1a d8       	st.w	--sp,r8
80005fde:	fa c8 fa b8 	sub	r8,sp,-1352
80005fe2:	0c 9b       	mov	r11,r6
80005fe4:	1a d8       	st.w	--sp,r8
80005fe6:	fa c8 fb b4 	sub	r8,sp,-1100
80005fea:	04 9a       	mov	r10,r2
80005fec:	1a d8       	st.w	--sp,r8
80005fee:	08 9c       	mov	r12,r4
80005ff0:	fa c8 f9 40 	sub	r8,sp,-1728
80005ff4:	fa c9 ff b4 	sub	r9,sp,-76
80005ff8:	fe b0 f5 0a 	rcall	80004a0c <get_arg>
80005ffc:	2f dd       	sub	sp,-12
80005ffe:	78 0b       	ld.w	r11,r12[0x0]
80006000:	c2 48       	rjmp	80006048 <_vfprintf_r+0x1300>
80006002:	ee ca ff ff 	sub	r10,r7,-1
80006006:	10 37       	cp.w	r7,r8
80006008:	c0 94       	brge	8000601a <_vfprintf_r+0x12d2>
8000600a:	fa c9 f9 44 	sub	r9,sp,-1724
8000600e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006012:	14 97       	mov	r7,r10
80006014:	ec fb fd 88 	ld.w	r11,r6[-632]
80006018:	c1 88       	rjmp	80006048 <_vfprintf_r+0x1300>
8000601a:	41 09       	lddsp	r9,sp[0x40]
8000601c:	59 f8       	cp.w	r8,31
8000601e:	e0 89 00 11 	brgt	80006040 <_vfprintf_r+0x12f8>
80006022:	f2 cb ff fc 	sub	r11,r9,-4
80006026:	51 0b       	stdsp	sp[0x40],r11
80006028:	fa c6 f9 44 	sub	r6,sp,-1724
8000602c:	72 0b       	ld.w	r11,r9[0x0]
8000602e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006032:	f3 4b fd 88 	st.w	r9[-632],r11
80006036:	2f f8       	sub	r8,-1
80006038:	14 97       	mov	r7,r10
8000603a:	fb 48 06 b4 	st.w	sp[1716],r8
8000603e:	c0 58       	rjmp	80006048 <_vfprintf_r+0x1300>
80006040:	72 0b       	ld.w	r11,r9[0x0]
80006042:	14 97       	mov	r7,r10
80006044:	2f c9       	sub	r9,-4
80006046:	51 09       	stdsp	sp[0x40],r9
80006048:	50 1b       	stdsp	sp[0x4],r11
8000604a:	30 0e       	mov	lr,0
8000604c:	30 18       	mov	r8,1
8000604e:	50 0e       	stdsp	sp[0x0],lr
80006050:	c2 29       	rjmp	80006294 <_vfprintf_r+0x154c>
80006052:	50 a7       	stdsp	sp[0x28],r7
80006054:	50 80       	stdsp	sp[0x20],r0
80006056:	0c 97       	mov	r7,r6
80006058:	04 94       	mov	r4,r2
8000605a:	06 96       	mov	r6,r3
8000605c:	02 92       	mov	r2,r1
8000605e:	4d 3c       	lddpc	r12,800061a8 <_vfprintf_r+0x1460>
80006060:	40 93       	lddsp	r3,sp[0x24]
80006062:	10 90       	mov	r0,r8
80006064:	40 41       	lddsp	r1,sp[0x10]
80006066:	50 dc       	stdsp	sp[0x34],r12
80006068:	ed b5 00 05 	bld	r5,0x5
8000606c:	c5 51       	brne	80006116 <_vfprintf_r+0x13ce>
8000606e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006072:	40 3b       	lddsp	r11,sp[0xc]
80006074:	58 0b       	cp.w	r11,0
80006076:	c2 20       	breq	800060ba <_vfprintf_r+0x1372>
80006078:	10 36       	cp.w	r6,r8
8000607a:	c0 a4       	brge	8000608e <_vfprintf_r+0x1346>
8000607c:	fa ca f9 44 	sub	r10,sp,-1724
80006080:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006084:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006088:	fa e9 00 00 	st.d	sp[0],r8
8000608c:	cf 38       	rjmp	80006272 <_vfprintf_r+0x152a>
8000608e:	fa c8 f9 50 	sub	r8,sp,-1712
80006092:	1a d8       	st.w	--sp,r8
80006094:	fa c8 fa b8 	sub	r8,sp,-1352
80006098:	04 9a       	mov	r10,r2
8000609a:	1a d8       	st.w	--sp,r8
8000609c:	0c 9b       	mov	r11,r6
8000609e:	fa c8 fb b4 	sub	r8,sp,-1100
800060a2:	08 9c       	mov	r12,r4
800060a4:	1a d8       	st.w	--sp,r8
800060a6:	fa c8 f9 40 	sub	r8,sp,-1728
800060aa:	fa c9 ff b4 	sub	r9,sp,-76
800060ae:	fe b0 f4 af 	rcall	80004a0c <get_arg>
800060b2:	2f dd       	sub	sp,-12
800060b4:	f8 ea 00 00 	ld.d	r10,r12[0]
800060b8:	c0 c8       	rjmp	800060d0 <_vfprintf_r+0x1388>
800060ba:	ee ca ff ff 	sub	r10,r7,-1
800060be:	10 37       	cp.w	r7,r8
800060c0:	c0 b4       	brge	800060d6 <_vfprintf_r+0x138e>
800060c2:	fa c9 f9 44 	sub	r9,sp,-1724
800060c6:	14 97       	mov	r7,r10
800060c8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800060cc:	ec ea fd 88 	ld.d	r10,r6[-632]
800060d0:	fa eb 00 00 	st.d	sp[0],r10
800060d4:	cc f8       	rjmp	80006272 <_vfprintf_r+0x152a>
800060d6:	41 09       	lddsp	r9,sp[0x40]
800060d8:	59 f8       	cp.w	r8,31
800060da:	e0 89 00 16 	brgt	80006106 <_vfprintf_r+0x13be>
800060de:	f2 e6 00 00 	ld.d	r6,r9[0]
800060e2:	f2 cb ff f8 	sub	r11,r9,-8
800060e6:	fa e7 00 00 	st.d	sp[0],r6
800060ea:	51 0b       	stdsp	sp[0x40],r11
800060ec:	fa c6 f9 44 	sub	r6,sp,-1724
800060f0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800060f4:	fa e6 00 00 	ld.d	r6,sp[0]
800060f8:	f2 e7 fd 88 	st.d	r9[-632],r6
800060fc:	2f f8       	sub	r8,-1
800060fe:	14 97       	mov	r7,r10
80006100:	fb 48 06 b4 	st.w	sp[1716],r8
80006104:	cb 78       	rjmp	80006272 <_vfprintf_r+0x152a>
80006106:	f2 e6 00 00 	ld.d	r6,r9[0]
8000610a:	2f 89       	sub	r9,-8
8000610c:	fa e7 00 00 	st.d	sp[0],r6
80006110:	51 09       	stdsp	sp[0x40],r9
80006112:	14 97       	mov	r7,r10
80006114:	ca f8       	rjmp	80006272 <_vfprintf_r+0x152a>
80006116:	ed b5 00 04 	bld	r5,0x4
8000611a:	c1 71       	brne	80006148 <_vfprintf_r+0x1400>
8000611c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006120:	40 3e       	lddsp	lr,sp[0xc]
80006122:	58 0e       	cp.w	lr,0
80006124:	c0 80       	breq	80006134 <_vfprintf_r+0x13ec>
80006126:	10 36       	cp.w	r6,r8
80006128:	c6 a4       	brge	800061fc <_vfprintf_r+0x14b4>
8000612a:	fa cc f9 44 	sub	r12,sp,-1724
8000612e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006132:	c8 38       	rjmp	80006238 <_vfprintf_r+0x14f0>
80006134:	ee ca ff ff 	sub	r10,r7,-1
80006138:	10 37       	cp.w	r7,r8
8000613a:	e0 84 00 82 	brge	8000623e <_vfprintf_r+0x14f6>
8000613e:	fa cb f9 44 	sub	r11,sp,-1724
80006142:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006146:	c7 88       	rjmp	80006236 <_vfprintf_r+0x14ee>
80006148:	ed b5 00 06 	bld	r5,0x6
8000614c:	c4 c1       	brne	800061e4 <_vfprintf_r+0x149c>
8000614e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006152:	40 3c       	lddsp	r12,sp[0xc]
80006154:	58 0c       	cp.w	r12,0
80006156:	c1 d0       	breq	80006190 <_vfprintf_r+0x1448>
80006158:	10 36       	cp.w	r6,r8
8000615a:	c0 64       	brge	80006166 <_vfprintf_r+0x141e>
8000615c:	fa cb f9 44 	sub	r11,sp,-1724
80006160:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006164:	c1 f8       	rjmp	800061a2 <_vfprintf_r+0x145a>
80006166:	fa c8 f9 50 	sub	r8,sp,-1712
8000616a:	1a d8       	st.w	--sp,r8
8000616c:	fa c8 fa b8 	sub	r8,sp,-1352
80006170:	1a d8       	st.w	--sp,r8
80006172:	fa c8 fb b4 	sub	r8,sp,-1100
80006176:	1a d8       	st.w	--sp,r8
80006178:	fa c8 f9 40 	sub	r8,sp,-1728
8000617c:	fa c9 ff b4 	sub	r9,sp,-76
80006180:	04 9a       	mov	r10,r2
80006182:	0c 9b       	mov	r11,r6
80006184:	08 9c       	mov	r12,r4
80006186:	fe b0 f4 43 	rcall	80004a0c <get_arg>
8000618a:	2f dd       	sub	sp,-12
8000618c:	98 18       	ld.sh	r8,r12[0x2]
8000618e:	c2 88       	rjmp	800061de <_vfprintf_r+0x1496>
80006190:	ee ca ff ff 	sub	r10,r7,-1
80006194:	10 37       	cp.w	r7,r8
80006196:	c0 b4       	brge	800061ac <_vfprintf_r+0x1464>
80006198:	fa c9 f9 44 	sub	r9,sp,-1724
8000619c:	14 97       	mov	r7,r10
8000619e:	f2 06 00 36 	add	r6,r9,r6<<0x3
800061a2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800061a6:	c1 c8       	rjmp	800061de <_vfprintf_r+0x1496>
800061a8:	80 07       	ld.sh	r7,r0[0x0]
800061aa:	b6 94       	st.b	r11[0x1],r4
800061ac:	41 09       	lddsp	r9,sp[0x40]
800061ae:	59 f8       	cp.w	r8,31
800061b0:	e0 89 00 13 	brgt	800061d6 <_vfprintf_r+0x148e>
800061b4:	f2 cb ff fc 	sub	r11,r9,-4
800061b8:	51 0b       	stdsp	sp[0x40],r11
800061ba:	72 09       	ld.w	r9,r9[0x0]
800061bc:	fa c6 f9 44 	sub	r6,sp,-1724
800061c0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800061c4:	2f f8       	sub	r8,-1
800061c6:	f7 49 fd 88 	st.w	r11[-632],r9
800061ca:	fb 48 06 b4 	st.w	sp[1716],r8
800061ce:	14 97       	mov	r7,r10
800061d0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800061d4:	c0 58       	rjmp	800061de <_vfprintf_r+0x1496>
800061d6:	92 18       	ld.sh	r8,r9[0x2]
800061d8:	14 97       	mov	r7,r10
800061da:	2f c9       	sub	r9,-4
800061dc:	51 09       	stdsp	sp[0x40],r9
800061de:	5c 78       	castu.h	r8
800061e0:	50 18       	stdsp	sp[0x4],r8
800061e2:	c4 68       	rjmp	8000626e <_vfprintf_r+0x1526>
800061e4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800061e8:	40 3c       	lddsp	r12,sp[0xc]
800061ea:	58 0c       	cp.w	r12,0
800061ec:	c1 d0       	breq	80006226 <_vfprintf_r+0x14de>
800061ee:	10 36       	cp.w	r6,r8
800061f0:	c0 64       	brge	800061fc <_vfprintf_r+0x14b4>
800061f2:	fa cb f9 44 	sub	r11,sp,-1724
800061f6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800061fa:	c1 f8       	rjmp	80006238 <_vfprintf_r+0x14f0>
800061fc:	fa c8 f9 50 	sub	r8,sp,-1712
80006200:	1a d8       	st.w	--sp,r8
80006202:	fa c8 fa b8 	sub	r8,sp,-1352
80006206:	0c 9b       	mov	r11,r6
80006208:	1a d8       	st.w	--sp,r8
8000620a:	fa c8 fb b4 	sub	r8,sp,-1100
8000620e:	04 9a       	mov	r10,r2
80006210:	1a d8       	st.w	--sp,r8
80006212:	08 9c       	mov	r12,r4
80006214:	fa c8 f9 40 	sub	r8,sp,-1728
80006218:	fa c9 ff b4 	sub	r9,sp,-76
8000621c:	fe b0 f3 f8 	rcall	80004a0c <get_arg>
80006220:	2f dd       	sub	sp,-12
80006222:	78 0b       	ld.w	r11,r12[0x0]
80006224:	c2 48       	rjmp	8000626c <_vfprintf_r+0x1524>
80006226:	ee ca ff ff 	sub	r10,r7,-1
8000622a:	10 37       	cp.w	r7,r8
8000622c:	c0 94       	brge	8000623e <_vfprintf_r+0x14f6>
8000622e:	fa c9 f9 44 	sub	r9,sp,-1724
80006232:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006236:	14 97       	mov	r7,r10
80006238:	ec fb fd 88 	ld.w	r11,r6[-632]
8000623c:	c1 88       	rjmp	8000626c <_vfprintf_r+0x1524>
8000623e:	41 09       	lddsp	r9,sp[0x40]
80006240:	59 f8       	cp.w	r8,31
80006242:	e0 89 00 11 	brgt	80006264 <_vfprintf_r+0x151c>
80006246:	f2 cb ff fc 	sub	r11,r9,-4
8000624a:	51 0b       	stdsp	sp[0x40],r11
8000624c:	fa c6 f9 44 	sub	r6,sp,-1724
80006250:	72 0b       	ld.w	r11,r9[0x0]
80006252:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006256:	f3 4b fd 88 	st.w	r9[-632],r11
8000625a:	2f f8       	sub	r8,-1
8000625c:	14 97       	mov	r7,r10
8000625e:	fb 48 06 b4 	st.w	sp[1716],r8
80006262:	c0 58       	rjmp	8000626c <_vfprintf_r+0x1524>
80006264:	72 0b       	ld.w	r11,r9[0x0]
80006266:	14 97       	mov	r7,r10
80006268:	2f c9       	sub	r9,-4
8000626a:	51 09       	stdsp	sp[0x40],r9
8000626c:	50 1b       	stdsp	sp[0x4],r11
8000626e:	30 0e       	mov	lr,0
80006270:	50 0e       	stdsp	sp[0x0],lr
80006272:	40 08       	lddsp	r8,sp[0x0]
80006274:	40 1c       	lddsp	r12,sp[0x4]
80006276:	18 48       	or	r8,r12
80006278:	5f 19       	srne	r9
8000627a:	0a 98       	mov	r8,r5
8000627c:	eb e9 00 09 	and	r9,r5,r9
80006280:	a1 b8       	sbr	r8,0x1
80006282:	58 09       	cp.w	r9,0
80006284:	c0 70       	breq	80006292 <_vfprintf_r+0x154a>
80006286:	10 95       	mov	r5,r8
80006288:	fb 60 06 b9 	st.b	sp[1721],r0
8000628c:	33 08       	mov	r8,48
8000628e:	fb 68 06 b8 	st.b	sp[1720],r8
80006292:	30 28       	mov	r8,2
80006294:	30 09       	mov	r9,0
80006296:	fb 69 06 bb 	st.b	sp[1723],r9
8000629a:	0a 99       	mov	r9,r5
8000629c:	a7 d9       	cbr	r9,0x7
8000629e:	40 2b       	lddsp	r11,sp[0x8]
800062a0:	40 16       	lddsp	r6,sp[0x4]
800062a2:	58 0b       	cp.w	r11,0
800062a4:	5f 1a       	srne	r10
800062a6:	f2 05 17 40 	movge	r5,r9
800062aa:	fa c2 f9 78 	sub	r2,sp,-1672
800062ae:	40 09       	lddsp	r9,sp[0x0]
800062b0:	0c 49       	or	r9,r6
800062b2:	5f 19       	srne	r9
800062b4:	f5 e9 10 09 	or	r9,r10,r9
800062b8:	c5 c0       	breq	80006370 <_vfprintf_r+0x1628>
800062ba:	30 19       	mov	r9,1
800062bc:	f2 08 18 00 	cp.b	r8,r9
800062c0:	c0 60       	breq	800062cc <_vfprintf_r+0x1584>
800062c2:	30 29       	mov	r9,2
800062c4:	f2 08 18 00 	cp.b	r8,r9
800062c8:	c0 41       	brne	800062d0 <_vfprintf_r+0x1588>
800062ca:	c3 c8       	rjmp	80006342 <_vfprintf_r+0x15fa>
800062cc:	04 96       	mov	r6,r2
800062ce:	c3 08       	rjmp	8000632e <_vfprintf_r+0x15e6>
800062d0:	04 96       	mov	r6,r2
800062d2:	fa e8 00 00 	ld.d	r8,sp[0]
800062d6:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800062da:	2d 0a       	sub	r10,-48
800062dc:	0c fa       	st.b	--r6,r10
800062de:	f0 0b 16 03 	lsr	r11,r8,0x3
800062e2:	f2 0c 16 03 	lsr	r12,r9,0x3
800062e6:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
800062ea:	18 99       	mov	r9,r12
800062ec:	16 98       	mov	r8,r11
800062ee:	58 08       	cp.w	r8,0
800062f0:	5c 29       	cpc	r9
800062f2:	cf 21       	brne	800062d6 <_vfprintf_r+0x158e>
800062f4:	fa e9 00 00 	st.d	sp[0],r8
800062f8:	ed b5 00 00 	bld	r5,0x0
800062fc:	c4 51       	brne	80006386 <_vfprintf_r+0x163e>
800062fe:	33 09       	mov	r9,48
80006300:	f2 0a 18 00 	cp.b	r10,r9
80006304:	c4 10       	breq	80006386 <_vfprintf_r+0x163e>
80006306:	0c f9       	st.b	--r6,r9
80006308:	c3 f8       	rjmp	80006386 <_vfprintf_r+0x163e>
8000630a:	fa ea 00 00 	ld.d	r10,sp[0]
8000630e:	30 a8       	mov	r8,10
80006310:	30 09       	mov	r9,0
80006312:	e0 a0 1d 0d 	rcall	80009d2c <__avr32_umod64>
80006316:	30 a8       	mov	r8,10
80006318:	2d 0a       	sub	r10,-48
8000631a:	30 09       	mov	r9,0
8000631c:	ac 8a       	st.b	r6[0x0],r10
8000631e:	fa ea 00 00 	ld.d	r10,sp[0]
80006322:	fe b0 f1 83 	rcall	80004628 <__avr32_udiv64>
80006326:	16 99       	mov	r9,r11
80006328:	14 98       	mov	r8,r10
8000632a:	fa e9 00 00 	st.d	sp[0],r8
8000632e:	20 16       	sub	r6,1
80006330:	fa ea 00 00 	ld.d	r10,sp[0]
80006334:	58 9a       	cp.w	r10,9
80006336:	5c 2b       	cpc	r11
80006338:	fe 9b ff e9 	brhi	8000630a <_vfprintf_r+0x15c2>
8000633c:	1b f8       	ld.ub	r8,sp[0x7]
8000633e:	2d 08       	sub	r8,-48
80006340:	c2 08       	rjmp	80006380 <_vfprintf_r+0x1638>
80006342:	04 96       	mov	r6,r2
80006344:	fa e8 00 00 	ld.d	r8,sp[0]
80006348:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000634c:	40 de       	lddsp	lr,sp[0x34]
8000634e:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80006352:	0c fa       	st.b	--r6,r10
80006354:	f2 0b 16 04 	lsr	r11,r9,0x4
80006358:	f0 0a 16 04 	lsr	r10,r8,0x4
8000635c:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80006360:	16 99       	mov	r9,r11
80006362:	14 98       	mov	r8,r10
80006364:	58 08       	cp.w	r8,0
80006366:	5c 29       	cpc	r9
80006368:	cf 01       	brne	80006348 <_vfprintf_r+0x1600>
8000636a:	fa e9 00 00 	st.d	sp[0],r8
8000636e:	c0 c8       	rjmp	80006386 <_vfprintf_r+0x163e>
80006370:	58 08       	cp.w	r8,0
80006372:	c0 91       	brne	80006384 <_vfprintf_r+0x163c>
80006374:	ed b5 00 00 	bld	r5,0x0
80006378:	c0 61       	brne	80006384 <_vfprintf_r+0x163c>
8000637a:	fa c6 f9 79 	sub	r6,sp,-1671
8000637e:	33 08       	mov	r8,48
80006380:	ac 88       	st.b	r6[0x0],r8
80006382:	c0 28       	rjmp	80006386 <_vfprintf_r+0x163e>
80006384:	04 96       	mov	r6,r2
80006386:	0c 12       	sub	r2,r6
80006388:	c1 c8       	rjmp	800063c0 <_vfprintf_r+0x1678>
8000638a:	50 a7       	stdsp	sp[0x28],r7
8000638c:	50 80       	stdsp	sp[0x20],r0
8000638e:	40 93       	lddsp	r3,sp[0x24]
80006390:	0c 97       	mov	r7,r6
80006392:	10 90       	mov	r0,r8
80006394:	04 94       	mov	r4,r2
80006396:	40 41       	lddsp	r1,sp[0x10]
80006398:	58 08       	cp.w	r8,0
8000639a:	e0 80 04 51 	breq	80006c3c <_vfprintf_r+0x1ef4>
8000639e:	fb 68 06 60 	st.b	sp[1632],r8
800063a2:	30 0c       	mov	r12,0
800063a4:	30 08       	mov	r8,0
800063a6:	30 12       	mov	r2,1
800063a8:	fb 68 06 bb 	st.b	sp[1723],r8
800063ac:	50 2c       	stdsp	sp[0x8],r12
800063ae:	fa c6 f9 a0 	sub	r6,sp,-1632
800063b2:	c0 78       	rjmp	800063c0 <_vfprintf_r+0x1678>
800063b4:	30 0b       	mov	r11,0
800063b6:	50 2b       	stdsp	sp[0x8],r11
800063b8:	c0 48       	rjmp	800063c0 <_vfprintf_r+0x1678>
800063ba:	40 22       	lddsp	r2,sp[0x8]
800063bc:	30 0a       	mov	r10,0
800063be:	50 2a       	stdsp	sp[0x8],r10
800063c0:	40 29       	lddsp	r9,sp[0x8]
800063c2:	e4 09 0c 49 	max	r9,r2,r9
800063c6:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800063ca:	50 39       	stdsp	sp[0xc],r9
800063cc:	0a 9e       	mov	lr,r5
800063ce:	30 09       	mov	r9,0
800063d0:	e2 1e 00 02 	andl	lr,0x2,COH
800063d4:	f2 08 18 00 	cp.b	r8,r9
800063d8:	fb f8 10 03 	ld.wne	r8,sp[0xc]
800063dc:	f7 b8 01 ff 	subne	r8,-1
800063e0:	fb f8 1a 03 	st.wne	sp[0xc],r8
800063e4:	0a 9b       	mov	r11,r5
800063e6:	58 0e       	cp.w	lr,0
800063e8:	fb fc 10 03 	ld.wne	r12,sp[0xc]
800063ec:	f7 bc 01 fe 	subne	r12,-2
800063f0:	fb fc 1a 03 	st.wne	sp[0xc],r12
800063f4:	e2 1b 00 84 	andl	r11,0x84,COH
800063f8:	50 fe       	stdsp	sp[0x3c],lr
800063fa:	50 9b       	stdsp	sp[0x24],r11
800063fc:	c4 51       	brne	80006486 <_vfprintf_r+0x173e>
800063fe:	40 8a       	lddsp	r10,sp[0x20]
80006400:	40 39       	lddsp	r9,sp[0xc]
80006402:	12 1a       	sub	r10,r9
80006404:	50 4a       	stdsp	sp[0x10],r10
80006406:	58 0a       	cp.w	r10,0
80006408:	e0 89 00 1f 	brgt	80006446 <_vfprintf_r+0x16fe>
8000640c:	c3 d8       	rjmp	80006486 <_vfprintf_r+0x173e>
8000640e:	2f 09       	sub	r9,-16
80006410:	2f f8       	sub	r8,-1
80006412:	4c ee       	lddpc	lr,80006548 <_vfprintf_r+0x1800>
80006414:	31 0c       	mov	r12,16
80006416:	fb 49 06 90 	st.w	sp[1680],r9
8000641a:	87 0e       	st.w	r3[0x0],lr
8000641c:	87 1c       	st.w	r3[0x4],r12
8000641e:	fb 48 06 8c 	st.w	sp[1676],r8
80006422:	58 78       	cp.w	r8,7
80006424:	e0 89 00 04 	brgt	8000642c <_vfprintf_r+0x16e4>
80006428:	2f 83       	sub	r3,-8
8000642a:	c0 b8       	rjmp	80006440 <_vfprintf_r+0x16f8>
8000642c:	fa ca f9 78 	sub	r10,sp,-1672
80006430:	02 9b       	mov	r11,r1
80006432:	08 9c       	mov	r12,r4
80006434:	fe b0 f4 7c 	rcall	80004d2c <__sprint_r>
80006438:	e0 81 04 13 	brne	80006c5e <_vfprintf_r+0x1f16>
8000643c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006440:	40 4b       	lddsp	r11,sp[0x10]
80006442:	21 0b       	sub	r11,16
80006444:	50 4b       	stdsp	sp[0x10],r11
80006446:	fa f9 06 90 	ld.w	r9,sp[1680]
8000644a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000644e:	4b fa       	lddpc	r10,80006548 <_vfprintf_r+0x1800>
80006450:	40 4e       	lddsp	lr,sp[0x10]
80006452:	59 0e       	cp.w	lr,16
80006454:	fe 99 ff dd 	brgt	8000640e <_vfprintf_r+0x16c6>
80006458:	1c 09       	add	r9,lr
8000645a:	2f f8       	sub	r8,-1
8000645c:	87 0a       	st.w	r3[0x0],r10
8000645e:	fb 49 06 90 	st.w	sp[1680],r9
80006462:	87 1e       	st.w	r3[0x4],lr
80006464:	fb 48 06 8c 	st.w	sp[1676],r8
80006468:	58 78       	cp.w	r8,7
8000646a:	e0 89 00 04 	brgt	80006472 <_vfprintf_r+0x172a>
8000646e:	2f 83       	sub	r3,-8
80006470:	c0 b8       	rjmp	80006486 <_vfprintf_r+0x173e>
80006472:	fa ca f9 78 	sub	r10,sp,-1672
80006476:	02 9b       	mov	r11,r1
80006478:	08 9c       	mov	r12,r4
8000647a:	fe b0 f4 59 	rcall	80004d2c <__sprint_r>
8000647e:	e0 81 03 f0 	brne	80006c5e <_vfprintf_r+0x1f16>
80006482:	fa c3 f9 e0 	sub	r3,sp,-1568
80006486:	30 09       	mov	r9,0
80006488:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000648c:	f2 08 18 00 	cp.b	r8,r9
80006490:	c1 f0       	breq	800064ce <_vfprintf_r+0x1786>
80006492:	fa f8 06 90 	ld.w	r8,sp[1680]
80006496:	fa c9 f9 45 	sub	r9,sp,-1723
8000649a:	2f f8       	sub	r8,-1
8000649c:	87 09       	st.w	r3[0x0],r9
8000649e:	fb 48 06 90 	st.w	sp[1680],r8
800064a2:	30 19       	mov	r9,1
800064a4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800064a8:	87 19       	st.w	r3[0x4],r9
800064aa:	2f f8       	sub	r8,-1
800064ac:	fb 48 06 8c 	st.w	sp[1676],r8
800064b0:	58 78       	cp.w	r8,7
800064b2:	e0 89 00 04 	brgt	800064ba <_vfprintf_r+0x1772>
800064b6:	2f 83       	sub	r3,-8
800064b8:	c0 b8       	rjmp	800064ce <_vfprintf_r+0x1786>
800064ba:	fa ca f9 78 	sub	r10,sp,-1672
800064be:	02 9b       	mov	r11,r1
800064c0:	08 9c       	mov	r12,r4
800064c2:	fe b0 f4 35 	rcall	80004d2c <__sprint_r>
800064c6:	e0 81 03 cc 	brne	80006c5e <_vfprintf_r+0x1f16>
800064ca:	fa c3 f9 e0 	sub	r3,sp,-1568
800064ce:	40 fc       	lddsp	r12,sp[0x3c]
800064d0:	58 0c       	cp.w	r12,0
800064d2:	c1 f0       	breq	80006510 <_vfprintf_r+0x17c8>
800064d4:	fa f8 06 90 	ld.w	r8,sp[1680]
800064d8:	fa c9 f9 48 	sub	r9,sp,-1720
800064dc:	2f e8       	sub	r8,-2
800064de:	87 09       	st.w	r3[0x0],r9
800064e0:	fb 48 06 90 	st.w	sp[1680],r8
800064e4:	30 29       	mov	r9,2
800064e6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800064ea:	87 19       	st.w	r3[0x4],r9
800064ec:	2f f8       	sub	r8,-1
800064ee:	fb 48 06 8c 	st.w	sp[1676],r8
800064f2:	58 78       	cp.w	r8,7
800064f4:	e0 89 00 04 	brgt	800064fc <_vfprintf_r+0x17b4>
800064f8:	2f 83       	sub	r3,-8
800064fa:	c0 b8       	rjmp	80006510 <_vfprintf_r+0x17c8>
800064fc:	fa ca f9 78 	sub	r10,sp,-1672
80006500:	02 9b       	mov	r11,r1
80006502:	08 9c       	mov	r12,r4
80006504:	fe b0 f4 14 	rcall	80004d2c <__sprint_r>
80006508:	e0 81 03 ab 	brne	80006c5e <_vfprintf_r+0x1f16>
8000650c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006510:	40 9b       	lddsp	r11,sp[0x24]
80006512:	e0 4b 00 80 	cp.w	r11,128
80006516:	c4 a1       	brne	800065aa <_vfprintf_r+0x1862>
80006518:	40 8a       	lddsp	r10,sp[0x20]
8000651a:	40 39       	lddsp	r9,sp[0xc]
8000651c:	12 1a       	sub	r10,r9
8000651e:	50 4a       	stdsp	sp[0x10],r10
80006520:	58 0a       	cp.w	r10,0
80006522:	e0 89 00 24 	brgt	8000656a <_vfprintf_r+0x1822>
80006526:	c4 28       	rjmp	800065aa <_vfprintf_r+0x1862>
80006528:	2f 09       	sub	r9,-16
8000652a:	2f f8       	sub	r8,-1
8000652c:	48 8e       	lddpc	lr,8000654c <_vfprintf_r+0x1804>
8000652e:	31 0c       	mov	r12,16
80006530:	fb 49 06 90 	st.w	sp[1680],r9
80006534:	87 0e       	st.w	r3[0x0],lr
80006536:	87 1c       	st.w	r3[0x4],r12
80006538:	fb 48 06 8c 	st.w	sp[1676],r8
8000653c:	58 78       	cp.w	r8,7
8000653e:	e0 89 00 09 	brgt	80006550 <_vfprintf_r+0x1808>
80006542:	2f 83       	sub	r3,-8
80006544:	c1 08       	rjmp	80006564 <_vfprintf_r+0x181c>
80006546:	d7 03       	nop
80006548:	80 07       	ld.sh	r7,r0[0x0]
8000654a:	b6 ac       	st.b	r11[0x2],r12
8000654c:	80 07       	ld.sh	r7,r0[0x0]
8000654e:	b6 bc       	st.b	r11[0x3],r12
80006550:	fa ca f9 78 	sub	r10,sp,-1672
80006554:	02 9b       	mov	r11,r1
80006556:	08 9c       	mov	r12,r4
80006558:	fe b0 f3 ea 	rcall	80004d2c <__sprint_r>
8000655c:	e0 81 03 81 	brne	80006c5e <_vfprintf_r+0x1f16>
80006560:	fa c3 f9 e0 	sub	r3,sp,-1568
80006564:	40 4b       	lddsp	r11,sp[0x10]
80006566:	21 0b       	sub	r11,16
80006568:	50 4b       	stdsp	sp[0x10],r11
8000656a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000656e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006572:	4c 6a       	lddpc	r10,80006688 <_vfprintf_r+0x1940>
80006574:	40 4e       	lddsp	lr,sp[0x10]
80006576:	59 0e       	cp.w	lr,16
80006578:	fe 99 ff d8 	brgt	80006528 <_vfprintf_r+0x17e0>
8000657c:	1c 09       	add	r9,lr
8000657e:	2f f8       	sub	r8,-1
80006580:	87 0a       	st.w	r3[0x0],r10
80006582:	fb 49 06 90 	st.w	sp[1680],r9
80006586:	87 1e       	st.w	r3[0x4],lr
80006588:	fb 48 06 8c 	st.w	sp[1676],r8
8000658c:	58 78       	cp.w	r8,7
8000658e:	e0 89 00 04 	brgt	80006596 <_vfprintf_r+0x184e>
80006592:	2f 83       	sub	r3,-8
80006594:	c0 b8       	rjmp	800065aa <_vfprintf_r+0x1862>
80006596:	fa ca f9 78 	sub	r10,sp,-1672
8000659a:	02 9b       	mov	r11,r1
8000659c:	08 9c       	mov	r12,r4
8000659e:	fe b0 f3 c7 	rcall	80004d2c <__sprint_r>
800065a2:	e0 81 03 5e 	brne	80006c5e <_vfprintf_r+0x1f16>
800065a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800065aa:	40 2c       	lddsp	r12,sp[0x8]
800065ac:	04 1c       	sub	r12,r2
800065ae:	50 2c       	stdsp	sp[0x8],r12
800065b0:	58 0c       	cp.w	r12,0
800065b2:	e0 89 00 1f 	brgt	800065f0 <_vfprintf_r+0x18a8>
800065b6:	c3 d8       	rjmp	80006630 <_vfprintf_r+0x18e8>
800065b8:	2f 09       	sub	r9,-16
800065ba:	2f f8       	sub	r8,-1
800065bc:	4b 3b       	lddpc	r11,80006688 <_vfprintf_r+0x1940>
800065be:	31 0a       	mov	r10,16
800065c0:	fb 49 06 90 	st.w	sp[1680],r9
800065c4:	87 0b       	st.w	r3[0x0],r11
800065c6:	87 1a       	st.w	r3[0x4],r10
800065c8:	fb 48 06 8c 	st.w	sp[1676],r8
800065cc:	58 78       	cp.w	r8,7
800065ce:	e0 89 00 04 	brgt	800065d6 <_vfprintf_r+0x188e>
800065d2:	2f 83       	sub	r3,-8
800065d4:	c0 b8       	rjmp	800065ea <_vfprintf_r+0x18a2>
800065d6:	fa ca f9 78 	sub	r10,sp,-1672
800065da:	02 9b       	mov	r11,r1
800065dc:	08 9c       	mov	r12,r4
800065de:	fe b0 f3 a7 	rcall	80004d2c <__sprint_r>
800065e2:	e0 81 03 3e 	brne	80006c5e <_vfprintf_r+0x1f16>
800065e6:	fa c3 f9 e0 	sub	r3,sp,-1568
800065ea:	40 29       	lddsp	r9,sp[0x8]
800065ec:	21 09       	sub	r9,16
800065ee:	50 29       	stdsp	sp[0x8],r9
800065f0:	fa f9 06 90 	ld.w	r9,sp[1680]
800065f4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800065f8:	4a 4a       	lddpc	r10,80006688 <_vfprintf_r+0x1940>
800065fa:	40 2e       	lddsp	lr,sp[0x8]
800065fc:	59 0e       	cp.w	lr,16
800065fe:	fe 99 ff dd 	brgt	800065b8 <_vfprintf_r+0x1870>
80006602:	1c 09       	add	r9,lr
80006604:	2f f8       	sub	r8,-1
80006606:	87 0a       	st.w	r3[0x0],r10
80006608:	fb 49 06 90 	st.w	sp[1680],r9
8000660c:	87 1e       	st.w	r3[0x4],lr
8000660e:	fb 48 06 8c 	st.w	sp[1676],r8
80006612:	58 78       	cp.w	r8,7
80006614:	e0 89 00 04 	brgt	8000661c <_vfprintf_r+0x18d4>
80006618:	2f 83       	sub	r3,-8
8000661a:	c0 b8       	rjmp	80006630 <_vfprintf_r+0x18e8>
8000661c:	fa ca f9 78 	sub	r10,sp,-1672
80006620:	02 9b       	mov	r11,r1
80006622:	08 9c       	mov	r12,r4
80006624:	fe b0 f3 84 	rcall	80004d2c <__sprint_r>
80006628:	e0 81 03 1b 	brne	80006c5e <_vfprintf_r+0x1f16>
8000662c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006630:	ed b5 00 08 	bld	r5,0x8
80006634:	c0 b0       	breq	8000664a <_vfprintf_r+0x1902>
80006636:	fa f8 06 90 	ld.w	r8,sp[1680]
8000663a:	87 12       	st.w	r3[0x4],r2
8000663c:	87 06       	st.w	r3[0x0],r6
8000663e:	f0 02 00 02 	add	r2,r8,r2
80006642:	fb 42 06 90 	st.w	sp[1680],r2
80006646:	e0 8f 01 d5 	bral	800069f0 <_vfprintf_r+0x1ca8>
8000664a:	e0 40 00 65 	cp.w	r0,101
8000664e:	e0 8a 01 d7 	brle	800069fc <_vfprintf_r+0x1cb4>
80006652:	30 08       	mov	r8,0
80006654:	30 09       	mov	r9,0
80006656:	40 5b       	lddsp	r11,sp[0x14]
80006658:	40 7a       	lddsp	r10,sp[0x1c]
8000665a:	e0 a0 19 62 	rcall	8000991e <__avr32_f64_cmp_eq>
8000665e:	c7 a0       	breq	80006752 <_vfprintf_r+0x1a0a>
80006660:	fa f8 06 90 	ld.w	r8,sp[1680]
80006664:	48 a9       	lddpc	r9,8000668c <_vfprintf_r+0x1944>
80006666:	2f f8       	sub	r8,-1
80006668:	87 09       	st.w	r3[0x0],r9
8000666a:	fb 48 06 90 	st.w	sp[1680],r8
8000666e:	30 19       	mov	r9,1
80006670:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006674:	87 19       	st.w	r3[0x4],r9
80006676:	2f f8       	sub	r8,-1
80006678:	fb 48 06 8c 	st.w	sp[1676],r8
8000667c:	58 78       	cp.w	r8,7
8000667e:	e0 89 00 09 	brgt	80006690 <_vfprintf_r+0x1948>
80006682:	2f 83       	sub	r3,-8
80006684:	c1 08       	rjmp	800066a4 <_vfprintf_r+0x195c>
80006686:	d7 03       	nop
80006688:	80 07       	ld.sh	r7,r0[0x0]
8000668a:	b6 bc       	st.b	r11[0x3],r12
8000668c:	80 07       	ld.sh	r7,r0[0x0]
8000668e:	b6 a8       	st.b	r11[0x2],r8
80006690:	fa ca f9 78 	sub	r10,sp,-1672
80006694:	02 9b       	mov	r11,r1
80006696:	08 9c       	mov	r12,r4
80006698:	fe b0 f3 4a 	rcall	80004d2c <__sprint_r>
8000669c:	e0 81 02 e1 	brne	80006c5e <_vfprintf_r+0x1f16>
800066a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800066a4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800066a8:	40 6c       	lddsp	r12,sp[0x18]
800066aa:	18 38       	cp.w	r8,r12
800066ac:	c0 55       	brlt	800066b6 <_vfprintf_r+0x196e>
800066ae:	ed b5 00 00 	bld	r5,0x0
800066b2:	e0 81 02 69 	brne	80006b84 <_vfprintf_r+0x1e3c>
800066b6:	fa f8 06 90 	ld.w	r8,sp[1680]
800066ba:	2f f8       	sub	r8,-1
800066bc:	40 cb       	lddsp	r11,sp[0x30]
800066be:	fb 48 06 90 	st.w	sp[1680],r8
800066c2:	30 19       	mov	r9,1
800066c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800066c8:	87 0b       	st.w	r3[0x0],r11
800066ca:	2f f8       	sub	r8,-1
800066cc:	87 19       	st.w	r3[0x4],r9
800066ce:	fb 48 06 8c 	st.w	sp[1676],r8
800066d2:	58 78       	cp.w	r8,7
800066d4:	e0 89 00 04 	brgt	800066dc <_vfprintf_r+0x1994>
800066d8:	2f 83       	sub	r3,-8
800066da:	c0 b8       	rjmp	800066f0 <_vfprintf_r+0x19a8>
800066dc:	fa ca f9 78 	sub	r10,sp,-1672
800066e0:	02 9b       	mov	r11,r1
800066e2:	08 9c       	mov	r12,r4
800066e4:	fe b0 f3 24 	rcall	80004d2c <__sprint_r>
800066e8:	e0 81 02 bb 	brne	80006c5e <_vfprintf_r+0x1f16>
800066ec:	fa c3 f9 e0 	sub	r3,sp,-1568
800066f0:	40 66       	lddsp	r6,sp[0x18]
800066f2:	20 16       	sub	r6,1
800066f4:	58 06       	cp.w	r6,0
800066f6:	e0 89 00 1d 	brgt	80006730 <_vfprintf_r+0x19e8>
800066fa:	e0 8f 02 45 	bral	80006b84 <_vfprintf_r+0x1e3c>
800066fe:	2f 09       	sub	r9,-16
80006700:	2f f8       	sub	r8,-1
80006702:	fb 49 06 90 	st.w	sp[1680],r9
80006706:	87 02       	st.w	r3[0x0],r2
80006708:	87 10       	st.w	r3[0x4],r0
8000670a:	fb 48 06 8c 	st.w	sp[1676],r8
8000670e:	58 78       	cp.w	r8,7
80006710:	e0 89 00 04 	brgt	80006718 <_vfprintf_r+0x19d0>
80006714:	2f 83       	sub	r3,-8
80006716:	c0 b8       	rjmp	8000672c <_vfprintf_r+0x19e4>
80006718:	fa ca f9 78 	sub	r10,sp,-1672
8000671c:	02 9b       	mov	r11,r1
8000671e:	08 9c       	mov	r12,r4
80006720:	fe b0 f3 06 	rcall	80004d2c <__sprint_r>
80006724:	e0 81 02 9d 	brne	80006c5e <_vfprintf_r+0x1f16>
80006728:	fa c3 f9 e0 	sub	r3,sp,-1568
8000672c:	21 06       	sub	r6,16
8000672e:	c0 38       	rjmp	80006734 <_vfprintf_r+0x19ec>
80006730:	4d 22       	lddpc	r2,80006878 <_vfprintf_r+0x1b30>
80006732:	31 00       	mov	r0,16
80006734:	fa f9 06 90 	ld.w	r9,sp[1680]
80006738:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000673c:	4c fa       	lddpc	r10,80006878 <_vfprintf_r+0x1b30>
8000673e:	59 06       	cp.w	r6,16
80006740:	fe 99 ff df 	brgt	800066fe <_vfprintf_r+0x19b6>
80006744:	0c 09       	add	r9,r6
80006746:	87 0a       	st.w	r3[0x0],r10
80006748:	fb 49 06 90 	st.w	sp[1680],r9
8000674c:	2f f8       	sub	r8,-1
8000674e:	87 16       	st.w	r3[0x4],r6
80006750:	c5 39       	rjmp	800069f6 <_vfprintf_r+0x1cae>
80006752:	fa fa 06 ac 	ld.w	r10,sp[1708]
80006756:	58 0a       	cp.w	r10,0
80006758:	e0 89 00 94 	brgt	80006880 <_vfprintf_r+0x1b38>
8000675c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006760:	4c 79       	lddpc	r9,8000687c <_vfprintf_r+0x1b34>
80006762:	2f f8       	sub	r8,-1
80006764:	87 09       	st.w	r3[0x0],r9
80006766:	fb 48 06 90 	st.w	sp[1680],r8
8000676a:	30 19       	mov	r9,1
8000676c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006770:	87 19       	st.w	r3[0x4],r9
80006772:	2f f8       	sub	r8,-1
80006774:	fb 48 06 8c 	st.w	sp[1676],r8
80006778:	58 78       	cp.w	r8,7
8000677a:	e0 89 00 04 	brgt	80006782 <_vfprintf_r+0x1a3a>
8000677e:	2f 83       	sub	r3,-8
80006780:	c0 b8       	rjmp	80006796 <_vfprintf_r+0x1a4e>
80006782:	fa ca f9 78 	sub	r10,sp,-1672
80006786:	02 9b       	mov	r11,r1
80006788:	08 9c       	mov	r12,r4
8000678a:	fe b0 f2 d1 	rcall	80004d2c <__sprint_r>
8000678e:	e0 81 02 68 	brne	80006c5e <_vfprintf_r+0x1f16>
80006792:	fa c3 f9 e0 	sub	r3,sp,-1568
80006796:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000679a:	58 08       	cp.w	r8,0
8000679c:	c0 81       	brne	800067ac <_vfprintf_r+0x1a64>
8000679e:	40 6a       	lddsp	r10,sp[0x18]
800067a0:	58 0a       	cp.w	r10,0
800067a2:	c0 51       	brne	800067ac <_vfprintf_r+0x1a64>
800067a4:	ed b5 00 00 	bld	r5,0x0
800067a8:	e0 81 01 ee 	brne	80006b84 <_vfprintf_r+0x1e3c>
800067ac:	40 c9       	lddsp	r9,sp[0x30]
800067ae:	fa f8 06 90 	ld.w	r8,sp[1680]
800067b2:	2f f8       	sub	r8,-1
800067b4:	87 09       	st.w	r3[0x0],r9
800067b6:	fb 48 06 90 	st.w	sp[1680],r8
800067ba:	30 19       	mov	r9,1
800067bc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800067c0:	87 19       	st.w	r3[0x4],r9
800067c2:	2f f8       	sub	r8,-1
800067c4:	fb 48 06 8c 	st.w	sp[1676],r8
800067c8:	58 78       	cp.w	r8,7
800067ca:	e0 89 00 04 	brgt	800067d2 <_vfprintf_r+0x1a8a>
800067ce:	2f 83       	sub	r3,-8
800067d0:	c0 b8       	rjmp	800067e6 <_vfprintf_r+0x1a9e>
800067d2:	fa ca f9 78 	sub	r10,sp,-1672
800067d6:	02 9b       	mov	r11,r1
800067d8:	08 9c       	mov	r12,r4
800067da:	fe b0 f2 a9 	rcall	80004d2c <__sprint_r>
800067de:	e0 81 02 40 	brne	80006c5e <_vfprintf_r+0x1f16>
800067e2:	fa c3 f9 e0 	sub	r3,sp,-1568
800067e6:	fa f2 06 ac 	ld.w	r2,sp[1708]
800067ea:	5c 32       	neg	r2
800067ec:	58 02       	cp.w	r2,0
800067ee:	e0 89 00 1d 	brgt	80006828 <_vfprintf_r+0x1ae0>
800067f2:	c3 b8       	rjmp	80006868 <_vfprintf_r+0x1b20>
800067f4:	2f 09       	sub	r9,-16
800067f6:	2f f8       	sub	r8,-1
800067f8:	31 0e       	mov	lr,16
800067fa:	fb 49 06 90 	st.w	sp[1680],r9
800067fe:	87 00       	st.w	r3[0x0],r0
80006800:	87 1e       	st.w	r3[0x4],lr
80006802:	fb 48 06 8c 	st.w	sp[1676],r8
80006806:	58 78       	cp.w	r8,7
80006808:	e0 89 00 04 	brgt	80006810 <_vfprintf_r+0x1ac8>
8000680c:	2f 83       	sub	r3,-8
8000680e:	c0 b8       	rjmp	80006824 <_vfprintf_r+0x1adc>
80006810:	fa ca f9 78 	sub	r10,sp,-1672
80006814:	02 9b       	mov	r11,r1
80006816:	08 9c       	mov	r12,r4
80006818:	fe b0 f2 8a 	rcall	80004d2c <__sprint_r>
8000681c:	e0 81 02 21 	brne	80006c5e <_vfprintf_r+0x1f16>
80006820:	fa c3 f9 e0 	sub	r3,sp,-1568
80006824:	21 02       	sub	r2,16
80006826:	c0 28       	rjmp	8000682a <_vfprintf_r+0x1ae2>
80006828:	49 40       	lddpc	r0,80006878 <_vfprintf_r+0x1b30>
8000682a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000682e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006832:	49 2a       	lddpc	r10,80006878 <_vfprintf_r+0x1b30>
80006834:	59 02       	cp.w	r2,16
80006836:	fe 99 ff df 	brgt	800067f4 <_vfprintf_r+0x1aac>
8000683a:	04 09       	add	r9,r2
8000683c:	2f f8       	sub	r8,-1
8000683e:	87 0a       	st.w	r3[0x0],r10
80006840:	fb 49 06 90 	st.w	sp[1680],r9
80006844:	87 12       	st.w	r3[0x4],r2
80006846:	fb 48 06 8c 	st.w	sp[1676],r8
8000684a:	58 78       	cp.w	r8,7
8000684c:	e0 89 00 04 	brgt	80006854 <_vfprintf_r+0x1b0c>
80006850:	2f 83       	sub	r3,-8
80006852:	c0 b8       	rjmp	80006868 <_vfprintf_r+0x1b20>
80006854:	fa ca f9 78 	sub	r10,sp,-1672
80006858:	02 9b       	mov	r11,r1
8000685a:	08 9c       	mov	r12,r4
8000685c:	fe b0 f2 68 	rcall	80004d2c <__sprint_r>
80006860:	e0 81 01 ff 	brne	80006c5e <_vfprintf_r+0x1f16>
80006864:	fa c3 f9 e0 	sub	r3,sp,-1568
80006868:	40 6c       	lddsp	r12,sp[0x18]
8000686a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000686e:	87 06       	st.w	r3[0x0],r6
80006870:	87 1c       	st.w	r3[0x4],r12
80006872:	18 08       	add	r8,r12
80006874:	cb c8       	rjmp	800069ec <_vfprintf_r+0x1ca4>
80006876:	d7 03       	nop
80006878:	80 07       	ld.sh	r7,r0[0x0]
8000687a:	b6 bc       	st.b	r11[0x3],r12
8000687c:	80 07       	ld.sh	r7,r0[0x0]
8000687e:	b6 a8       	st.b	r11[0x2],r8
80006880:	fa f9 06 90 	ld.w	r9,sp[1680]
80006884:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006888:	40 6b       	lddsp	r11,sp[0x18]
8000688a:	16 3a       	cp.w	r10,r11
8000688c:	c6 d5       	brlt	80006966 <_vfprintf_r+0x1c1e>
8000688e:	16 09       	add	r9,r11
80006890:	2f f8       	sub	r8,-1
80006892:	87 06       	st.w	r3[0x0],r6
80006894:	fb 49 06 90 	st.w	sp[1680],r9
80006898:	87 1b       	st.w	r3[0x4],r11
8000689a:	fb 48 06 8c 	st.w	sp[1676],r8
8000689e:	58 78       	cp.w	r8,7
800068a0:	e0 89 00 04 	brgt	800068a8 <_vfprintf_r+0x1b60>
800068a4:	2f 83       	sub	r3,-8
800068a6:	c0 b8       	rjmp	800068bc <_vfprintf_r+0x1b74>
800068a8:	fa ca f9 78 	sub	r10,sp,-1672
800068ac:	02 9b       	mov	r11,r1
800068ae:	08 9c       	mov	r12,r4
800068b0:	fe b0 f2 3e 	rcall	80004d2c <__sprint_r>
800068b4:	e0 81 01 d5 	brne	80006c5e <_vfprintf_r+0x1f16>
800068b8:	fa c3 f9 e0 	sub	r3,sp,-1568
800068bc:	fa f6 06 ac 	ld.w	r6,sp[1708]
800068c0:	40 6a       	lddsp	r10,sp[0x18]
800068c2:	14 16       	sub	r6,r10
800068c4:	58 06       	cp.w	r6,0
800068c6:	e0 89 00 1c 	brgt	800068fe <_vfprintf_r+0x1bb6>
800068ca:	c3 b8       	rjmp	80006940 <_vfprintf_r+0x1bf8>
800068cc:	2f 09       	sub	r9,-16
800068ce:	2f f8       	sub	r8,-1
800068d0:	fb 49 06 90 	st.w	sp[1680],r9
800068d4:	87 02       	st.w	r3[0x0],r2
800068d6:	87 10       	st.w	r3[0x4],r0
800068d8:	fb 48 06 8c 	st.w	sp[1676],r8
800068dc:	58 78       	cp.w	r8,7
800068de:	e0 89 00 04 	brgt	800068e6 <_vfprintf_r+0x1b9e>
800068e2:	2f 83       	sub	r3,-8
800068e4:	c0 b8       	rjmp	800068fa <_vfprintf_r+0x1bb2>
800068e6:	fa ca f9 78 	sub	r10,sp,-1672
800068ea:	02 9b       	mov	r11,r1
800068ec:	08 9c       	mov	r12,r4
800068ee:	fe b0 f2 1f 	rcall	80004d2c <__sprint_r>
800068f2:	e0 81 01 b6 	brne	80006c5e <_vfprintf_r+0x1f16>
800068f6:	fa c3 f9 e0 	sub	r3,sp,-1568
800068fa:	21 06       	sub	r6,16
800068fc:	c0 38       	rjmp	80006902 <_vfprintf_r+0x1bba>
800068fe:	4d c2       	lddpc	r2,80006a6c <_vfprintf_r+0x1d24>
80006900:	31 00       	mov	r0,16
80006902:	fa f9 06 90 	ld.w	r9,sp[1680]
80006906:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000690a:	4d 9a       	lddpc	r10,80006a6c <_vfprintf_r+0x1d24>
8000690c:	59 06       	cp.w	r6,16
8000690e:	fe 99 ff df 	brgt	800068cc <_vfprintf_r+0x1b84>
80006912:	0c 09       	add	r9,r6
80006914:	2f f8       	sub	r8,-1
80006916:	87 0a       	st.w	r3[0x0],r10
80006918:	fb 49 06 90 	st.w	sp[1680],r9
8000691c:	87 16       	st.w	r3[0x4],r6
8000691e:	fb 48 06 8c 	st.w	sp[1676],r8
80006922:	58 78       	cp.w	r8,7
80006924:	e0 89 00 04 	brgt	8000692c <_vfprintf_r+0x1be4>
80006928:	2f 83       	sub	r3,-8
8000692a:	c0 b8       	rjmp	80006940 <_vfprintf_r+0x1bf8>
8000692c:	fa ca f9 78 	sub	r10,sp,-1672
80006930:	02 9b       	mov	r11,r1
80006932:	08 9c       	mov	r12,r4
80006934:	fe b0 f1 fc 	rcall	80004d2c <__sprint_r>
80006938:	e0 81 01 93 	brne	80006c5e <_vfprintf_r+0x1f16>
8000693c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006940:	ed b5 00 00 	bld	r5,0x0
80006944:	e0 81 01 20 	brne	80006b84 <_vfprintf_r+0x1e3c>
80006948:	40 c9       	lddsp	r9,sp[0x30]
8000694a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000694e:	2f f8       	sub	r8,-1
80006950:	87 09       	st.w	r3[0x0],r9
80006952:	fb 48 06 90 	st.w	sp[1680],r8
80006956:	30 19       	mov	r9,1
80006958:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000695c:	87 19       	st.w	r3[0x4],r9
8000695e:	2f f8       	sub	r8,-1
80006960:	fb 48 06 8c 	st.w	sp[1676],r8
80006964:	c0 29       	rjmp	80006b68 <_vfprintf_r+0x1e20>
80006966:	14 09       	add	r9,r10
80006968:	2f f8       	sub	r8,-1
8000696a:	fb 49 06 90 	st.w	sp[1680],r9
8000696e:	87 06       	st.w	r3[0x0],r6
80006970:	87 1a       	st.w	r3[0x4],r10
80006972:	fb 48 06 8c 	st.w	sp[1676],r8
80006976:	58 78       	cp.w	r8,7
80006978:	e0 89 00 04 	brgt	80006980 <_vfprintf_r+0x1c38>
8000697c:	2f 83       	sub	r3,-8
8000697e:	c0 b8       	rjmp	80006994 <_vfprintf_r+0x1c4c>
80006980:	fa ca f9 78 	sub	r10,sp,-1672
80006984:	02 9b       	mov	r11,r1
80006986:	08 9c       	mov	r12,r4
80006988:	fe b0 f1 d2 	rcall	80004d2c <__sprint_r>
8000698c:	e0 81 01 69 	brne	80006c5e <_vfprintf_r+0x1f16>
80006990:	fa c3 f9 e0 	sub	r3,sp,-1568
80006994:	40 c8       	lddsp	r8,sp[0x30]
80006996:	87 08       	st.w	r3[0x0],r8
80006998:	fa f8 06 90 	ld.w	r8,sp[1680]
8000699c:	2f f8       	sub	r8,-1
8000699e:	30 19       	mov	r9,1
800069a0:	fb 48 06 90 	st.w	sp[1680],r8
800069a4:	87 19       	st.w	r3[0x4],r9
800069a6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800069aa:	2f f8       	sub	r8,-1
800069ac:	fb 48 06 8c 	st.w	sp[1676],r8
800069b0:	fa f2 06 ac 	ld.w	r2,sp[1708]
800069b4:	58 78       	cp.w	r8,7
800069b6:	e0 89 00 04 	brgt	800069be <_vfprintf_r+0x1c76>
800069ba:	2f 83       	sub	r3,-8
800069bc:	c0 b8       	rjmp	800069d2 <_vfprintf_r+0x1c8a>
800069be:	fa ca f9 78 	sub	r10,sp,-1672
800069c2:	02 9b       	mov	r11,r1
800069c4:	08 9c       	mov	r12,r4
800069c6:	fe b0 f1 b3 	rcall	80004d2c <__sprint_r>
800069ca:	e0 81 01 4a 	brne	80006c5e <_vfprintf_r+0x1f16>
800069ce:	fa c3 f9 e0 	sub	r3,sp,-1568
800069d2:	04 06       	add	r6,r2
800069d4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800069d8:	87 06       	st.w	r3[0x0],r6
800069da:	fa f9 06 90 	ld.w	r9,sp[1680]
800069de:	40 66       	lddsp	r6,sp[0x18]
800069e0:	40 6e       	lddsp	lr,sp[0x18]
800069e2:	10 16       	sub	r6,r8
800069e4:	f2 08 01 08 	sub	r8,r9,r8
800069e8:	87 16       	st.w	r3[0x4],r6
800069ea:	1c 08       	add	r8,lr
800069ec:	fb 48 06 90 	st.w	sp[1680],r8
800069f0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800069f4:	2f f8       	sub	r8,-1
800069f6:	fb 48 06 8c 	st.w	sp[1676],r8
800069fa:	cb 78       	rjmp	80006b68 <_vfprintf_r+0x1e20>
800069fc:	40 6c       	lddsp	r12,sp[0x18]
800069fe:	58 1c       	cp.w	r12,1
80006a00:	e0 89 00 06 	brgt	80006a0c <_vfprintf_r+0x1cc4>
80006a04:	ed b5 00 00 	bld	r5,0x0
80006a08:	e0 81 00 85 	brne	80006b12 <_vfprintf_r+0x1dca>
80006a0c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006a10:	2f f8       	sub	r8,-1
80006a12:	30 19       	mov	r9,1
80006a14:	fb 48 06 90 	st.w	sp[1680],r8
80006a18:	87 06       	st.w	r3[0x0],r6
80006a1a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006a1e:	87 19       	st.w	r3[0x4],r9
80006a20:	2f f8       	sub	r8,-1
80006a22:	fb 48 06 8c 	st.w	sp[1676],r8
80006a26:	58 78       	cp.w	r8,7
80006a28:	e0 89 00 04 	brgt	80006a30 <_vfprintf_r+0x1ce8>
80006a2c:	2f 83       	sub	r3,-8
80006a2e:	c0 b8       	rjmp	80006a44 <_vfprintf_r+0x1cfc>
80006a30:	fa ca f9 78 	sub	r10,sp,-1672
80006a34:	02 9b       	mov	r11,r1
80006a36:	08 9c       	mov	r12,r4
80006a38:	fe b0 f1 7a 	rcall	80004d2c <__sprint_r>
80006a3c:	e0 81 01 11 	brne	80006c5e <_vfprintf_r+0x1f16>
80006a40:	fa c3 f9 e0 	sub	r3,sp,-1568
80006a44:	fa f8 06 90 	ld.w	r8,sp[1680]
80006a48:	2f f8       	sub	r8,-1
80006a4a:	40 cb       	lddsp	r11,sp[0x30]
80006a4c:	fb 48 06 90 	st.w	sp[1680],r8
80006a50:	30 19       	mov	r9,1
80006a52:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006a56:	87 0b       	st.w	r3[0x0],r11
80006a58:	2f f8       	sub	r8,-1
80006a5a:	87 19       	st.w	r3[0x4],r9
80006a5c:	fb 48 06 8c 	st.w	sp[1676],r8
80006a60:	58 78       	cp.w	r8,7
80006a62:	e0 89 00 07 	brgt	80006a70 <_vfprintf_r+0x1d28>
80006a66:	2f 83       	sub	r3,-8
80006a68:	c0 e8       	rjmp	80006a84 <_vfprintf_r+0x1d3c>
80006a6a:	d7 03       	nop
80006a6c:	80 07       	ld.sh	r7,r0[0x0]
80006a6e:	b6 bc       	st.b	r11[0x3],r12
80006a70:	fa ca f9 78 	sub	r10,sp,-1672
80006a74:	02 9b       	mov	r11,r1
80006a76:	08 9c       	mov	r12,r4
80006a78:	fe b0 f1 5a 	rcall	80004d2c <__sprint_r>
80006a7c:	e0 81 00 f1 	brne	80006c5e <_vfprintf_r+0x1f16>
80006a80:	fa c3 f9 e0 	sub	r3,sp,-1568
80006a84:	30 08       	mov	r8,0
80006a86:	30 09       	mov	r9,0
80006a88:	40 5b       	lddsp	r11,sp[0x14]
80006a8a:	40 7a       	lddsp	r10,sp[0x1c]
80006a8c:	e0 a0 17 49 	rcall	8000991e <__avr32_f64_cmp_eq>
80006a90:	40 68       	lddsp	r8,sp[0x18]
80006a92:	20 18       	sub	r8,1
80006a94:	58 0c       	cp.w	r12,0
80006a96:	c0 d1       	brne	80006ab0 <_vfprintf_r+0x1d68>
80006a98:	2f f6       	sub	r6,-1
80006a9a:	87 18       	st.w	r3[0x4],r8
80006a9c:	87 06       	st.w	r3[0x0],r6
80006a9e:	fa f6 06 90 	ld.w	r6,sp[1680]
80006aa2:	10 06       	add	r6,r8
80006aa4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006aa8:	fb 46 06 90 	st.w	sp[1680],r6
80006aac:	2f f8       	sub	r8,-1
80006aae:	c2 f8       	rjmp	80006b0c <_vfprintf_r+0x1dc4>
80006ab0:	10 96       	mov	r6,r8
80006ab2:	58 08       	cp.w	r8,0
80006ab4:	e0 89 00 1c 	brgt	80006aec <_vfprintf_r+0x1da4>
80006ab8:	c4 98       	rjmp	80006b4a <_vfprintf_r+0x1e02>
80006aba:	2f 09       	sub	r9,-16
80006abc:	2f f8       	sub	r8,-1
80006abe:	fb 49 06 90 	st.w	sp[1680],r9
80006ac2:	87 02       	st.w	r3[0x0],r2
80006ac4:	87 10       	st.w	r3[0x4],r0
80006ac6:	fb 48 06 8c 	st.w	sp[1676],r8
80006aca:	58 78       	cp.w	r8,7
80006acc:	e0 89 00 04 	brgt	80006ad4 <_vfprintf_r+0x1d8c>
80006ad0:	2f 83       	sub	r3,-8
80006ad2:	c0 b8       	rjmp	80006ae8 <_vfprintf_r+0x1da0>
80006ad4:	fa ca f9 78 	sub	r10,sp,-1672
80006ad8:	02 9b       	mov	r11,r1
80006ada:	08 9c       	mov	r12,r4
80006adc:	fe b0 f1 28 	rcall	80004d2c <__sprint_r>
80006ae0:	e0 81 00 bf 	brne	80006c5e <_vfprintf_r+0x1f16>
80006ae4:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ae8:	21 06       	sub	r6,16
80006aea:	c0 38       	rjmp	80006af0 <_vfprintf_r+0x1da8>
80006aec:	4d 22       	lddpc	r2,80006c34 <_vfprintf_r+0x1eec>
80006aee:	31 00       	mov	r0,16
80006af0:	fa f9 06 90 	ld.w	r9,sp[1680]
80006af4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006af8:	4c fa       	lddpc	r10,80006c34 <_vfprintf_r+0x1eec>
80006afa:	59 06       	cp.w	r6,16
80006afc:	fe 99 ff df 	brgt	80006aba <_vfprintf_r+0x1d72>
80006b00:	0c 09       	add	r9,r6
80006b02:	87 0a       	st.w	r3[0x0],r10
80006b04:	fb 49 06 90 	st.w	sp[1680],r9
80006b08:	2f f8       	sub	r8,-1
80006b0a:	87 16       	st.w	r3[0x4],r6
80006b0c:	fb 48 06 8c 	st.w	sp[1676],r8
80006b10:	c0 e8       	rjmp	80006b2c <_vfprintf_r+0x1de4>
80006b12:	fa f8 06 90 	ld.w	r8,sp[1680]
80006b16:	2f f8       	sub	r8,-1
80006b18:	30 19       	mov	r9,1
80006b1a:	fb 48 06 90 	st.w	sp[1680],r8
80006b1e:	87 06       	st.w	r3[0x0],r6
80006b20:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006b24:	87 19       	st.w	r3[0x4],r9
80006b26:	2f f8       	sub	r8,-1
80006b28:	fb 48 06 8c 	st.w	sp[1676],r8
80006b2c:	58 78       	cp.w	r8,7
80006b2e:	e0 89 00 04 	brgt	80006b36 <_vfprintf_r+0x1dee>
80006b32:	2f 83       	sub	r3,-8
80006b34:	c0 b8       	rjmp	80006b4a <_vfprintf_r+0x1e02>
80006b36:	fa ca f9 78 	sub	r10,sp,-1672
80006b3a:	02 9b       	mov	r11,r1
80006b3c:	08 9c       	mov	r12,r4
80006b3e:	fe b0 f0 f7 	rcall	80004d2c <__sprint_r>
80006b42:	e0 81 00 8e 	brne	80006c5e <_vfprintf_r+0x1f16>
80006b46:	fa c3 f9 e0 	sub	r3,sp,-1568
80006b4a:	40 ea       	lddsp	r10,sp[0x38]
80006b4c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006b50:	14 08       	add	r8,r10
80006b52:	fa c9 f9 64 	sub	r9,sp,-1692
80006b56:	fb 48 06 90 	st.w	sp[1680],r8
80006b5a:	87 1a       	st.w	r3[0x4],r10
80006b5c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006b60:	87 09       	st.w	r3[0x0],r9
80006b62:	2f f8       	sub	r8,-1
80006b64:	fb 48 06 8c 	st.w	sp[1676],r8
80006b68:	58 78       	cp.w	r8,7
80006b6a:	e0 89 00 04 	brgt	80006b72 <_vfprintf_r+0x1e2a>
80006b6e:	2f 83       	sub	r3,-8
80006b70:	c0 a8       	rjmp	80006b84 <_vfprintf_r+0x1e3c>
80006b72:	fa ca f9 78 	sub	r10,sp,-1672
80006b76:	02 9b       	mov	r11,r1
80006b78:	08 9c       	mov	r12,r4
80006b7a:	fe b0 f0 d9 	rcall	80004d2c <__sprint_r>
80006b7e:	c7 01       	brne	80006c5e <_vfprintf_r+0x1f16>
80006b80:	fa c3 f9 e0 	sub	r3,sp,-1568
80006b84:	e2 15 00 04 	andl	r5,0x4,COH
80006b88:	c3 d0       	breq	80006c02 <_vfprintf_r+0x1eba>
80006b8a:	40 86       	lddsp	r6,sp[0x20]
80006b8c:	40 39       	lddsp	r9,sp[0xc]
80006b8e:	12 16       	sub	r6,r9
80006b90:	58 06       	cp.w	r6,0
80006b92:	e0 89 00 1a 	brgt	80006bc6 <_vfprintf_r+0x1e7e>
80006b96:	c3 68       	rjmp	80006c02 <_vfprintf_r+0x1eba>
80006b98:	2f 09       	sub	r9,-16
80006b9a:	2f f8       	sub	r8,-1
80006b9c:	fb 49 06 90 	st.w	sp[1680],r9
80006ba0:	87 05       	st.w	r3[0x0],r5
80006ba2:	87 12       	st.w	r3[0x4],r2
80006ba4:	fb 48 06 8c 	st.w	sp[1676],r8
80006ba8:	58 78       	cp.w	r8,7
80006baa:	e0 89 00 04 	brgt	80006bb2 <_vfprintf_r+0x1e6a>
80006bae:	2f 83       	sub	r3,-8
80006bb0:	c0 98       	rjmp	80006bc2 <_vfprintf_r+0x1e7a>
80006bb2:	00 9a       	mov	r10,r0
80006bb4:	02 9b       	mov	r11,r1
80006bb6:	08 9c       	mov	r12,r4
80006bb8:	fe b0 f0 ba 	rcall	80004d2c <__sprint_r>
80006bbc:	c5 11       	brne	80006c5e <_vfprintf_r+0x1f16>
80006bbe:	fa c3 f9 e0 	sub	r3,sp,-1568
80006bc2:	21 06       	sub	r6,16
80006bc4:	c0 58       	rjmp	80006bce <_vfprintf_r+0x1e86>
80006bc6:	49 d5       	lddpc	r5,80006c38 <_vfprintf_r+0x1ef0>
80006bc8:	31 02       	mov	r2,16
80006bca:	fa c0 f9 78 	sub	r0,sp,-1672
80006bce:	fa f9 06 90 	ld.w	r9,sp[1680]
80006bd2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006bd6:	49 9a       	lddpc	r10,80006c38 <_vfprintf_r+0x1ef0>
80006bd8:	59 06       	cp.w	r6,16
80006bda:	fe 99 ff df 	brgt	80006b98 <_vfprintf_r+0x1e50>
80006bde:	0c 09       	add	r9,r6
80006be0:	2f f8       	sub	r8,-1
80006be2:	87 0a       	st.w	r3[0x0],r10
80006be4:	87 16       	st.w	r3[0x4],r6
80006be6:	fb 49 06 90 	st.w	sp[1680],r9
80006bea:	fb 48 06 8c 	st.w	sp[1676],r8
80006bee:	58 78       	cp.w	r8,7
80006bf0:	e0 8a 00 09 	brle	80006c02 <_vfprintf_r+0x1eba>
80006bf4:	fa ca f9 78 	sub	r10,sp,-1672
80006bf8:	02 9b       	mov	r11,r1
80006bfa:	08 9c       	mov	r12,r4
80006bfc:	fe b0 f0 98 	rcall	80004d2c <__sprint_r>
80006c00:	c2 f1       	brne	80006c5e <_vfprintf_r+0x1f16>
80006c02:	40 bc       	lddsp	r12,sp[0x2c]
80006c04:	40 36       	lddsp	r6,sp[0xc]
80006c06:	40 8e       	lddsp	lr,sp[0x20]
80006c08:	ec 0e 0c 48 	max	r8,r6,lr
80006c0c:	10 0c       	add	r12,r8
80006c0e:	50 bc       	stdsp	sp[0x2c],r12
80006c10:	fa f8 06 90 	ld.w	r8,sp[1680]
80006c14:	58 08       	cp.w	r8,0
80006c16:	c0 80       	breq	80006c26 <_vfprintf_r+0x1ede>
80006c18:	fa ca f9 78 	sub	r10,sp,-1672
80006c1c:	02 9b       	mov	r11,r1
80006c1e:	08 9c       	mov	r12,r4
80006c20:	fe b0 f0 86 	rcall	80004d2c <__sprint_r>
80006c24:	c1 d1       	brne	80006c5e <_vfprintf_r+0x1f16>
80006c26:	30 0b       	mov	r11,0
80006c28:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c2c:	fb 4b 06 8c 	st.w	sp[1676],r11
80006c30:	fe 9f f1 17 	bral	80004e5e <_vfprintf_r+0x116>
80006c34:	80 07       	ld.sh	r7,r0[0x0]
80006c36:	b6 bc       	st.b	r11[0x3],r12
80006c38:	80 07       	ld.sh	r7,r0[0x0]
80006c3a:	b6 ac       	st.b	r11[0x2],r12
80006c3c:	08 95       	mov	r5,r4
80006c3e:	fa f8 06 90 	ld.w	r8,sp[1680]
80006c42:	58 08       	cp.w	r8,0
80006c44:	c0 80       	breq	80006c54 <_vfprintf_r+0x1f0c>
80006c46:	08 9c       	mov	r12,r4
80006c48:	fa ca f9 78 	sub	r10,sp,-1672
80006c4c:	02 9b       	mov	r11,r1
80006c4e:	fe b0 f0 6f 	rcall	80004d2c <__sprint_r>
80006c52:	c0 61       	brne	80006c5e <_vfprintf_r+0x1f16>
80006c54:	30 08       	mov	r8,0
80006c56:	fb 48 06 8c 	st.w	sp[1676],r8
80006c5a:	c0 28       	rjmp	80006c5e <_vfprintf_r+0x1f16>
80006c5c:	40 41       	lddsp	r1,sp[0x10]
80006c5e:	82 68       	ld.sh	r8,r1[0xc]
80006c60:	ed b8 00 06 	bld	r8,0x6
80006c64:	c0 31       	brne	80006c6a <_vfprintf_r+0x1f22>
80006c66:	3f fa       	mov	r10,-1
80006c68:	50 ba       	stdsp	sp[0x2c],r10
80006c6a:	40 bc       	lddsp	r12,sp[0x2c]
80006c6c:	fe 3d f9 44 	sub	sp,-1724
80006c70:	d8 32       	popm	r0-r7,pc
80006c72:	d7 03       	nop

80006c74 <__swsetup_r>:
80006c74:	d4 21       	pushm	r4-r7,lr
80006c76:	e0 68 01 1c 	mov	r8,284
80006c7a:	18 96       	mov	r6,r12
80006c7c:	16 97       	mov	r7,r11
80006c7e:	70 0c       	ld.w	r12,r8[0x0]
80006c80:	58 0c       	cp.w	r12,0
80006c82:	c0 60       	breq	80006c8e <__swsetup_r+0x1a>
80006c84:	78 68       	ld.w	r8,r12[0x18]
80006c86:	58 08       	cp.w	r8,0
80006c88:	c0 31       	brne	80006c8e <__swsetup_r+0x1a>
80006c8a:	e0 a0 07 c1 	rcall	80007c0c <__sinit>
80006c8e:	4a f8       	lddpc	r8,80006d48 <__swsetup_r+0xd4>
80006c90:	10 37       	cp.w	r7,r8
80006c92:	c0 61       	brne	80006c9e <__swsetup_r+0x2a>
80006c94:	e0 68 01 1c 	mov	r8,284
80006c98:	70 08       	ld.w	r8,r8[0x0]
80006c9a:	70 07       	ld.w	r7,r8[0x0]
80006c9c:	c1 08       	rjmp	80006cbc <__swsetup_r+0x48>
80006c9e:	4a c8       	lddpc	r8,80006d4c <__swsetup_r+0xd8>
80006ca0:	10 37       	cp.w	r7,r8
80006ca2:	c0 61       	brne	80006cae <__swsetup_r+0x3a>
80006ca4:	e0 68 01 1c 	mov	r8,284
80006ca8:	70 08       	ld.w	r8,r8[0x0]
80006caa:	70 17       	ld.w	r7,r8[0x4]
80006cac:	c0 88       	rjmp	80006cbc <__swsetup_r+0x48>
80006cae:	4a 98       	lddpc	r8,80006d50 <__swsetup_r+0xdc>
80006cb0:	10 37       	cp.w	r7,r8
80006cb2:	c0 51       	brne	80006cbc <__swsetup_r+0x48>
80006cb4:	e0 68 01 1c 	mov	r8,284
80006cb8:	70 08       	ld.w	r8,r8[0x0]
80006cba:	70 27       	ld.w	r7,r8[0x8]
80006cbc:	8e 68       	ld.sh	r8,r7[0xc]
80006cbe:	ed b8 00 03 	bld	r8,0x3
80006cc2:	c1 e0       	breq	80006cfe <__swsetup_r+0x8a>
80006cc4:	ed b8 00 04 	bld	r8,0x4
80006cc8:	c3 e1       	brne	80006d44 <__swsetup_r+0xd0>
80006cca:	ed b8 00 02 	bld	r8,0x2
80006cce:	c1 51       	brne	80006cf8 <__swsetup_r+0x84>
80006cd0:	6e db       	ld.w	r11,r7[0x34]
80006cd2:	58 0b       	cp.w	r11,0
80006cd4:	c0 a0       	breq	80006ce8 <__swsetup_r+0x74>
80006cd6:	ee c8 ff bc 	sub	r8,r7,-68
80006cda:	10 3b       	cp.w	r11,r8
80006cdc:	c0 40       	breq	80006ce4 <__swsetup_r+0x70>
80006cde:	0c 9c       	mov	r12,r6
80006ce0:	e0 a0 08 30 	rcall	80007d40 <_free_r>
80006ce4:	30 08       	mov	r8,0
80006ce6:	8f d8       	st.w	r7[0x34],r8
80006ce8:	8e 68       	ld.sh	r8,r7[0xc]
80006cea:	e0 18 ff db 	andl	r8,0xffdb
80006cee:	ae 68       	st.h	r7[0xc],r8
80006cf0:	30 08       	mov	r8,0
80006cf2:	8f 18       	st.w	r7[0x4],r8
80006cf4:	6e 48       	ld.w	r8,r7[0x10]
80006cf6:	8f 08       	st.w	r7[0x0],r8
80006cf8:	8e 68       	ld.sh	r8,r7[0xc]
80006cfa:	a3 b8       	sbr	r8,0x3
80006cfc:	ae 68       	st.h	r7[0xc],r8
80006cfe:	6e 48       	ld.w	r8,r7[0x10]
80006d00:	58 08       	cp.w	r8,0
80006d02:	c0 b1       	brne	80006d18 <__swsetup_r+0xa4>
80006d04:	8e 68       	ld.sh	r8,r7[0xc]
80006d06:	e2 18 02 80 	andl	r8,0x280,COH
80006d0a:	e0 48 02 00 	cp.w	r8,512
80006d0e:	c0 50       	breq	80006d18 <__swsetup_r+0xa4>
80006d10:	0c 9c       	mov	r12,r6
80006d12:	0e 9b       	mov	r11,r7
80006d14:	e0 a0 0a 56 	rcall	800081c0 <__smakebuf_r>
80006d18:	8e 69       	ld.sh	r9,r7[0xc]
80006d1a:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006d1e:	c0 70       	breq	80006d2c <__swsetup_r+0xb8>
80006d20:	30 08       	mov	r8,0
80006d22:	8f 28       	st.w	r7[0x8],r8
80006d24:	6e 58       	ld.w	r8,r7[0x14]
80006d26:	5c 38       	neg	r8
80006d28:	8f 68       	st.w	r7[0x18],r8
80006d2a:	c0 68       	rjmp	80006d36 <__swsetup_r+0xc2>
80006d2c:	ed b9 00 01 	bld	r9,0x1
80006d30:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006d34:	8f 28       	st.w	r7[0x8],r8
80006d36:	6e 48       	ld.w	r8,r7[0x10]
80006d38:	58 08       	cp.w	r8,0
80006d3a:	c0 61       	brne	80006d46 <__swsetup_r+0xd2>
80006d3c:	8e 68       	ld.sh	r8,r7[0xc]
80006d3e:	ed b8 00 07 	bld	r8,0x7
80006d42:	c0 21       	brne	80006d46 <__swsetup_r+0xd2>
80006d44:	dc 2a       	popm	r4-r7,pc,r12=-1
80006d46:	d8 2a       	popm	r4-r7,pc,r12=0
80006d48:	80 07       	ld.sh	r7,r0[0x0]
80006d4a:	b7 dc       	cbr	r12,0x17
80006d4c:	80 07       	ld.sh	r7,r0[0x0]
80006d4e:	b7 fc       	*unknown*
80006d50:	80 07       	ld.sh	r7,r0[0x0]
80006d52:	b8 1c       	st.h	r12[0x2],r12

80006d54 <quorem>:
80006d54:	d4 31       	pushm	r0-r7,lr
80006d56:	20 2d       	sub	sp,8
80006d58:	18 97       	mov	r7,r12
80006d5a:	78 48       	ld.w	r8,r12[0x10]
80006d5c:	76 46       	ld.w	r6,r11[0x10]
80006d5e:	0c 38       	cp.w	r8,r6
80006d60:	c0 34       	brge	80006d66 <quorem+0x12>
80006d62:	30 0c       	mov	r12,0
80006d64:	c8 58       	rjmp	80006e6e <quorem+0x11a>
80006d66:	ec c2 ff fc 	sub	r2,r6,-4
80006d6a:	f6 c3 ff ec 	sub	r3,r11,-20
80006d6e:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006d72:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80006d76:	2f f9       	sub	r9,-1
80006d78:	20 16       	sub	r6,1
80006d7a:	f8 09 0d 08 	divu	r8,r12,r9
80006d7e:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006d82:	ee c4 ff ec 	sub	r4,r7,-20
80006d86:	10 95       	mov	r5,r8
80006d88:	58 08       	cp.w	r8,0
80006d8a:	c4 10       	breq	80006e0c <quorem+0xb8>
80006d8c:	30 09       	mov	r9,0
80006d8e:	06 9a       	mov	r10,r3
80006d90:	08 98       	mov	r8,r4
80006d92:	12 91       	mov	r1,r9
80006d94:	50 0b       	stdsp	sp[0x0],r11
80006d96:	70 0e       	ld.w	lr,r8[0x0]
80006d98:	b1 8e       	lsr	lr,0x10
80006d9a:	50 1e       	stdsp	sp[0x4],lr
80006d9c:	15 0e       	ld.w	lr,r10++
80006d9e:	fc 00 16 10 	lsr	r0,lr,0x10
80006da2:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80006da6:	ea 0e 03 41 	mac	r1,r5,lr
80006daa:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80006dae:	b1 81       	lsr	r1,0x10
80006db0:	40 1b       	lddsp	r11,sp[0x4]
80006db2:	ea 00 02 40 	mul	r0,r5,r0
80006db6:	e2 00 00 00 	add	r0,r1,r0
80006dba:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80006dbe:	02 1b       	sub	r11,r1
80006dc0:	50 1b       	stdsp	sp[0x4],r11
80006dc2:	70 0b       	ld.w	r11,r8[0x0]
80006dc4:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80006dc8:	02 09       	add	r9,r1
80006dca:	f2 0e 01 0e 	sub	lr,r9,lr
80006dce:	b0 1e       	st.h	r8[0x2],lr
80006dd0:	fc 09 14 10 	asr	r9,lr,0x10
80006dd4:	40 1e       	lddsp	lr,sp[0x4]
80006dd6:	fc 09 00 09 	add	r9,lr,r9
80006dda:	b0 09       	st.h	r8[0x0],r9
80006ddc:	e0 01 16 10 	lsr	r1,r0,0x10
80006de0:	2f c8       	sub	r8,-4
80006de2:	b1 49       	asr	r9,0x10
80006de4:	04 3a       	cp.w	r10,r2
80006de6:	fe 98 ff d8 	brls	80006d96 <quorem+0x42>
80006dea:	40 0b       	lddsp	r11,sp[0x0]
80006dec:	58 0c       	cp.w	r12,0
80006dee:	c0 f1       	brne	80006e0c <quorem+0xb8>
80006df0:	ec c8 ff fb 	sub	r8,r6,-5
80006df4:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006df8:	c0 28       	rjmp	80006dfc <quorem+0xa8>
80006dfa:	20 16       	sub	r6,1
80006dfc:	20 48       	sub	r8,4
80006dfe:	08 38       	cp.w	r8,r4
80006e00:	e0 88 00 05 	brls	80006e0a <quorem+0xb6>
80006e04:	70 09       	ld.w	r9,r8[0x0]
80006e06:	58 09       	cp.w	r9,0
80006e08:	cf 90       	breq	80006dfa <quorem+0xa6>
80006e0a:	8f 46       	st.w	r7[0x10],r6
80006e0c:	0e 9c       	mov	r12,r7
80006e0e:	e0 a0 0d 01 	rcall	80008810 <__mcmp>
80006e12:	c2 d5       	brlt	80006e6c <quorem+0x118>
80006e14:	2f f5       	sub	r5,-1
80006e16:	08 98       	mov	r8,r4
80006e18:	30 09       	mov	r9,0
80006e1a:	07 0b       	ld.w	r11,r3++
80006e1c:	f6 0a 16 10 	lsr	r10,r11,0x10
80006e20:	70 0c       	ld.w	r12,r8[0x0]
80006e22:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80006e26:	f8 0e 16 10 	lsr	lr,r12,0x10
80006e2a:	14 1e       	sub	lr,r10
80006e2c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006e30:	16 1a       	sub	r10,r11
80006e32:	12 0a       	add	r10,r9
80006e34:	b0 1a       	st.h	r8[0x2],r10
80006e36:	b1 4a       	asr	r10,0x10
80006e38:	fc 0a 00 09 	add	r9,lr,r10
80006e3c:	b0 09       	st.h	r8[0x0],r9
80006e3e:	2f c8       	sub	r8,-4
80006e40:	b1 49       	asr	r9,0x10
80006e42:	04 33       	cp.w	r3,r2
80006e44:	fe 98 ff eb 	brls	80006e1a <quorem+0xc6>
80006e48:	ec c8 ff fb 	sub	r8,r6,-5
80006e4c:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006e50:	58 09       	cp.w	r9,0
80006e52:	c0 d1       	brne	80006e6c <quorem+0x118>
80006e54:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006e58:	c0 28       	rjmp	80006e5c <quorem+0x108>
80006e5a:	20 16       	sub	r6,1
80006e5c:	20 48       	sub	r8,4
80006e5e:	08 38       	cp.w	r8,r4
80006e60:	e0 88 00 05 	brls	80006e6a <quorem+0x116>
80006e64:	70 09       	ld.w	r9,r8[0x0]
80006e66:	58 09       	cp.w	r9,0
80006e68:	cf 90       	breq	80006e5a <quorem+0x106>
80006e6a:	8f 46       	st.w	r7[0x10],r6
80006e6c:	0a 9c       	mov	r12,r5
80006e6e:	2f ed       	sub	sp,-8
80006e70:	d8 32       	popm	r0-r7,pc
80006e72:	d7 03       	nop

80006e74 <_dtoa_r>:
80006e74:	d4 31       	pushm	r0-r7,lr
80006e76:	21 ad       	sub	sp,104
80006e78:	fa c4 ff 74 	sub	r4,sp,-140
80006e7c:	18 97       	mov	r7,r12
80006e7e:	16 95       	mov	r5,r11
80006e80:	68 2c       	ld.w	r12,r4[0x8]
80006e82:	50 c9       	stdsp	sp[0x30],r9
80006e84:	68 16       	ld.w	r6,r4[0x4]
80006e86:	68 09       	ld.w	r9,r4[0x0]
80006e88:	50 e8       	stdsp	sp[0x38],r8
80006e8a:	14 94       	mov	r4,r10
80006e8c:	51 2c       	stdsp	sp[0x48],r12
80006e8e:	fa e5 00 08 	st.d	sp[8],r4
80006e92:	51 59       	stdsp	sp[0x54],r9
80006e94:	6e 95       	ld.w	r5,r7[0x24]
80006e96:	58 05       	cp.w	r5,0
80006e98:	c0 91       	brne	80006eaa <_dtoa_r+0x36>
80006e9a:	31 0c       	mov	r12,16
80006e9c:	e0 a0 09 f0 	rcall	8000827c <malloc>
80006ea0:	99 35       	st.w	r12[0xc],r5
80006ea2:	8f 9c       	st.w	r7[0x24],r12
80006ea4:	99 15       	st.w	r12[0x4],r5
80006ea6:	99 25       	st.w	r12[0x8],r5
80006ea8:	99 05       	st.w	r12[0x0],r5
80006eaa:	6e 99       	ld.w	r9,r7[0x24]
80006eac:	72 08       	ld.w	r8,r9[0x0]
80006eae:	58 08       	cp.w	r8,0
80006eb0:	c0 f0       	breq	80006ece <_dtoa_r+0x5a>
80006eb2:	72 1a       	ld.w	r10,r9[0x4]
80006eb4:	91 1a       	st.w	r8[0x4],r10
80006eb6:	30 1a       	mov	r10,1
80006eb8:	72 19       	ld.w	r9,r9[0x4]
80006eba:	f4 09 09 49 	lsl	r9,r10,r9
80006ebe:	10 9b       	mov	r11,r8
80006ec0:	91 29       	st.w	r8[0x8],r9
80006ec2:	0e 9c       	mov	r12,r7
80006ec4:	e0 a0 0c c0 	rcall	80008844 <_Bfree>
80006ec8:	6e 98       	ld.w	r8,r7[0x24]
80006eca:	30 09       	mov	r9,0
80006ecc:	91 09       	st.w	r8[0x0],r9
80006ece:	40 28       	lddsp	r8,sp[0x8]
80006ed0:	10 94       	mov	r4,r8
80006ed2:	58 08       	cp.w	r8,0
80006ed4:	c0 64       	brge	80006ee0 <_dtoa_r+0x6c>
80006ed6:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80006eda:	50 28       	stdsp	sp[0x8],r8
80006edc:	30 18       	mov	r8,1
80006ede:	c0 28       	rjmp	80006ee2 <_dtoa_r+0x6e>
80006ee0:	30 08       	mov	r8,0
80006ee2:	8d 08       	st.w	r6[0x0],r8
80006ee4:	fc 1c 7f f0 	movh	r12,0x7ff0
80006ee8:	40 26       	lddsp	r6,sp[0x8]
80006eea:	0c 98       	mov	r8,r6
80006eec:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006ef0:	18 38       	cp.w	r8,r12
80006ef2:	c1 e1       	brne	80006f2e <_dtoa_r+0xba>
80006ef4:	e0 68 27 0f 	mov	r8,9999
80006ef8:	41 5b       	lddsp	r11,sp[0x54]
80006efa:	97 08       	st.w	r11[0x0],r8
80006efc:	40 3a       	lddsp	r10,sp[0xc]
80006efe:	58 0a       	cp.w	r10,0
80006f00:	c0 61       	brne	80006f0c <_dtoa_r+0x98>
80006f02:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80006f06:	c0 31       	brne	80006f0c <_dtoa_r+0x98>
80006f08:	4a cc       	lddpc	r12,80006fb8 <_dtoa_r+0x144>
80006f0a:	c0 28       	rjmp	80006f0e <_dtoa_r+0x9a>
80006f0c:	4a cc       	lddpc	r12,80006fbc <_dtoa_r+0x148>
80006f0e:	41 29       	lddsp	r9,sp[0x48]
80006f10:	58 09       	cp.w	r9,0
80006f12:	e0 80 05 9e 	breq	80007a4e <_dtoa_r+0xbda>
80006f16:	f8 c8 ff fd 	sub	r8,r12,-3
80006f1a:	f8 c9 ff f8 	sub	r9,r12,-8
80006f1e:	11 8b       	ld.ub	r11,r8[0x0]
80006f20:	30 0a       	mov	r10,0
80006f22:	41 25       	lddsp	r5,sp[0x48]
80006f24:	f4 0b 18 00 	cp.b	r11,r10
80006f28:	f2 08 17 10 	movne	r8,r9
80006f2c:	c1 58       	rjmp	80006f56 <_dtoa_r+0xe2>
80006f2e:	fa ea 00 08 	ld.d	r10,sp[8]
80006f32:	30 08       	mov	r8,0
80006f34:	fa eb 00 3c 	st.d	sp[60],r10
80006f38:	30 09       	mov	r9,0
80006f3a:	e0 a0 14 f2 	rcall	8000991e <__avr32_f64_cmp_eq>
80006f3e:	c0 f0       	breq	80006f5c <_dtoa_r+0xe8>
80006f40:	30 18       	mov	r8,1
80006f42:	41 5a       	lddsp	r10,sp[0x54]
80006f44:	95 08       	st.w	r10[0x0],r8
80006f46:	49 fc       	lddpc	r12,80006fc0 <_dtoa_r+0x14c>
80006f48:	41 29       	lddsp	r9,sp[0x48]
80006f4a:	f8 08 00 08 	add	r8,r12,r8
80006f4e:	58 09       	cp.w	r9,0
80006f50:	e0 80 05 7f 	breq	80007a4e <_dtoa_r+0xbda>
80006f54:	12 95       	mov	r5,r9
80006f56:	8b 08       	st.w	r5[0x0],r8
80006f58:	e0 8f 05 7b 	bral	80007a4e <_dtoa_r+0xbda>
80006f5c:	fa c8 ff 9c 	sub	r8,sp,-100
80006f60:	fa c9 ff a0 	sub	r9,sp,-96
80006f64:	fa ea 00 3c 	ld.d	r10,sp[60]
80006f68:	0e 9c       	mov	r12,r7
80006f6a:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80006f6e:	e0 a0 0c bd 	rcall	800088e8 <__d2b>
80006f72:	18 93       	mov	r3,r12
80006f74:	58 05       	cp.w	r5,0
80006f76:	c0 d0       	breq	80006f90 <_dtoa_r+0x11c>
80006f78:	fa ea 00 3c 	ld.d	r10,sp[60]
80006f7c:	30 04       	mov	r4,0
80006f7e:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006f82:	ea c5 03 ff 	sub	r5,r5,1023
80006f86:	10 9b       	mov	r11,r8
80006f88:	51 74       	stdsp	sp[0x5c],r4
80006f8a:	ea 1b 3f f0 	orh	r11,0x3ff0
80006f8e:	c2 a8       	rjmp	80006fe2 <_dtoa_r+0x16e>
80006f90:	41 88       	lddsp	r8,sp[0x60]
80006f92:	41 9c       	lddsp	r12,sp[0x64]
80006f94:	10 0c       	add	r12,r8
80006f96:	f8 c5 fb ce 	sub	r5,r12,-1074
80006f9a:	e0 45 00 20 	cp.w	r5,32
80006f9e:	e0 8a 00 13 	brle	80006fc4 <_dtoa_r+0x150>
80006fa2:	f8 cc fb ee 	sub	r12,r12,-1042
80006fa6:	40 3b       	lddsp	r11,sp[0xc]
80006fa8:	ea 08 11 40 	rsub	r8,r5,64
80006fac:	f6 0c 0a 4c 	lsr	r12,r11,r12
80006fb0:	ec 08 09 46 	lsl	r6,r6,r8
80006fb4:	0c 4c       	or	r12,r6
80006fb6:	c0 c8       	rjmp	80006fce <_dtoa_r+0x15a>
80006fb8:	80 07       	ld.sh	r7,r0[0x0]
80006fba:	b7 cc       	cbr	r12,0x16
80006fbc:	80 07       	ld.sh	r7,r0[0x0]
80006fbe:	b7 d8       	cbr	r8,0x17
80006fc0:	80 07       	ld.sh	r7,r0[0x0]
80006fc2:	b6 a8       	st.b	r11[0x2],r8
80006fc4:	ea 0c 11 20 	rsub	r12,r5,32
80006fc8:	40 3a       	lddsp	r10,sp[0xc]
80006fca:	f4 0c 09 4c 	lsl	r12,r10,r12
80006fce:	e0 a0 14 34 	rcall	80009836 <__avr32_u32_to_f64>
80006fd2:	fc 18 fe 10 	movh	r8,0xfe10
80006fd6:	30 19       	mov	r9,1
80006fd8:	ea c5 04 33 	sub	r5,r5,1075
80006fdc:	f0 0b 00 0b 	add	r11,r8,r11
80006fe0:	51 79       	stdsp	sp[0x5c],r9
80006fe2:	30 08       	mov	r8,0
80006fe4:	fc 19 3f f8 	movh	r9,0x3ff8
80006fe8:	e0 a0 12 bc 	rcall	80009560 <__avr32_f64_sub>
80006fec:	e0 68 43 61 	mov	r8,17249
80006ff0:	ea 18 63 6f 	orh	r8,0x636f
80006ff4:	e0 69 87 a7 	mov	r9,34727
80006ff8:	ea 19 3f d2 	orh	r9,0x3fd2
80006ffc:	e0 a0 11 c6 	rcall	80009388 <__avr32_f64_mul>
80007000:	e0 68 c8 b3 	mov	r8,51379
80007004:	ea 18 8b 60 	orh	r8,0x8b60
80007008:	e0 69 8a 28 	mov	r9,35368
8000700c:	ea 19 3f c6 	orh	r9,0x3fc6
80007010:	e0 a0 13 76 	rcall	800096fc <__avr32_f64_add>
80007014:	0a 9c       	mov	r12,r5
80007016:	14 90       	mov	r0,r10
80007018:	16 91       	mov	r1,r11
8000701a:	e0 a0 14 12 	rcall	8000983e <__avr32_s32_to_f64>
8000701e:	e0 68 79 fb 	mov	r8,31227
80007022:	ea 18 50 9f 	orh	r8,0x509f
80007026:	e0 69 44 13 	mov	r9,17427
8000702a:	ea 19 3f d3 	orh	r9,0x3fd3
8000702e:	e0 a0 11 ad 	rcall	80009388 <__avr32_f64_mul>
80007032:	14 98       	mov	r8,r10
80007034:	16 99       	mov	r9,r11
80007036:	00 9a       	mov	r10,r0
80007038:	02 9b       	mov	r11,r1
8000703a:	e0 a0 13 61 	rcall	800096fc <__avr32_f64_add>
8000703e:	14 90       	mov	r0,r10
80007040:	16 91       	mov	r1,r11
80007042:	e0 a0 13 e7 	rcall	80009810 <__avr32_f64_to_s32>
80007046:	30 08       	mov	r8,0
80007048:	18 96       	mov	r6,r12
8000704a:	30 09       	mov	r9,0
8000704c:	00 9a       	mov	r10,r0
8000704e:	02 9b       	mov	r11,r1
80007050:	e0 a0 14 ae 	rcall	800099ac <__avr32_f64_cmp_lt>
80007054:	c0 c0       	breq	8000706c <_dtoa_r+0x1f8>
80007056:	0c 9c       	mov	r12,r6
80007058:	e0 a0 13 f3 	rcall	8000983e <__avr32_s32_to_f64>
8000705c:	14 98       	mov	r8,r10
8000705e:	16 99       	mov	r9,r11
80007060:	00 9a       	mov	r10,r0
80007062:	02 9b       	mov	r11,r1
80007064:	e0 a0 14 5d 	rcall	8000991e <__avr32_f64_cmp_eq>
80007068:	f7 b6 00 01 	subeq	r6,1
8000706c:	59 66       	cp.w	r6,22
8000706e:	e0 88 00 05 	brls	80007078 <_dtoa_r+0x204>
80007072:	30 18       	mov	r8,1
80007074:	51 48       	stdsp	sp[0x50],r8
80007076:	c1 28       	rjmp	8000709a <_dtoa_r+0x226>
80007078:	4c 08       	lddpc	r8,80007178 <_dtoa_r+0x304>
8000707a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000707e:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80007082:	e0 a0 14 95 	rcall	800099ac <__avr32_f64_cmp_lt>
80007086:	f9 b4 00 00 	moveq	r4,0
8000708a:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000708e:	f7 b6 01 01 	subne	r6,1
80007092:	f9 bc 01 00 	movne	r12,0
80007096:	fb fc 1a 14 	st.wne	sp[0x50],r12
8000709a:	41 90       	lddsp	r0,sp[0x64]
8000709c:	20 10       	sub	r0,1
8000709e:	0a 10       	sub	r0,r5
800070a0:	c0 46       	brmi	800070a8 <_dtoa_r+0x234>
800070a2:	50 40       	stdsp	sp[0x10],r0
800070a4:	30 00       	mov	r0,0
800070a6:	c0 48       	rjmp	800070ae <_dtoa_r+0x23a>
800070a8:	30 0b       	mov	r11,0
800070aa:	5c 30       	neg	r0
800070ac:	50 4b       	stdsp	sp[0x10],r11
800070ae:	ec 02 11 00 	rsub	r2,r6,0
800070b2:	58 06       	cp.w	r6,0
800070b4:	fb fa 40 04 	ld.wge	r10,sp[0x10]
800070b8:	f5 d6 e4 0a 	addge	r10,r10,r6
800070bc:	fb fa 4a 04 	st.wge	sp[0x10],r10
800070c0:	fb f6 4a 11 	st.wge	sp[0x44],r6
800070c4:	f9 b2 04 00 	movge	r2,0
800070c8:	e1 d6 e5 10 	sublt	r0,r0,r6
800070cc:	f9 b9 05 00 	movlt	r9,0
800070d0:	fb f9 5a 11 	st.wlt	sp[0x44],r9
800070d4:	40 c8       	lddsp	r8,sp[0x30]
800070d6:	58 98       	cp.w	r8,9
800070d8:	e0 8b 00 20 	brhi	80007118 <_dtoa_r+0x2a4>
800070dc:	58 58       	cp.w	r8,5
800070de:	f9 b4 0a 01 	movle	r4,1
800070e2:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
800070e6:	f7 b5 09 04 	subgt	r5,4
800070ea:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
800070ee:	f9 b4 09 00 	movgt	r4,0
800070f2:	40 cc       	lddsp	r12,sp[0x30]
800070f4:	58 3c       	cp.w	r12,3
800070f6:	c2 d0       	breq	80007150 <_dtoa_r+0x2dc>
800070f8:	e0 89 00 05 	brgt	80007102 <_dtoa_r+0x28e>
800070fc:	58 2c       	cp.w	r12,2
800070fe:	c1 01       	brne	8000711e <_dtoa_r+0x2aa>
80007100:	c1 88       	rjmp	80007130 <_dtoa_r+0x2bc>
80007102:	40 cb       	lddsp	r11,sp[0x30]
80007104:	58 4b       	cp.w	r11,4
80007106:	c0 60       	breq	80007112 <_dtoa_r+0x29e>
80007108:	58 5b       	cp.w	r11,5
8000710a:	c0 a1       	brne	8000711e <_dtoa_r+0x2aa>
8000710c:	30 1a       	mov	r10,1
8000710e:	50 da       	stdsp	sp[0x34],r10
80007110:	c2 28       	rjmp	80007154 <_dtoa_r+0x2e0>
80007112:	30 19       	mov	r9,1
80007114:	50 d9       	stdsp	sp[0x34],r9
80007116:	c0 f8       	rjmp	80007134 <_dtoa_r+0x2c0>
80007118:	30 08       	mov	r8,0
8000711a:	30 14       	mov	r4,1
8000711c:	50 c8       	stdsp	sp[0x30],r8
8000711e:	3f f5       	mov	r5,-1
80007120:	30 1c       	mov	r12,1
80007122:	30 0b       	mov	r11,0
80007124:	50 95       	stdsp	sp[0x24],r5
80007126:	50 dc       	stdsp	sp[0x34],r12
80007128:	0a 91       	mov	r1,r5
8000712a:	31 28       	mov	r8,18
8000712c:	50 eb       	stdsp	sp[0x38],r11
8000712e:	c2 08       	rjmp	8000716e <_dtoa_r+0x2fa>
80007130:	30 0a       	mov	r10,0
80007132:	50 da       	stdsp	sp[0x34],r10
80007134:	40 e9       	lddsp	r9,sp[0x38]
80007136:	58 09       	cp.w	r9,0
80007138:	e0 89 00 07 	brgt	80007146 <_dtoa_r+0x2d2>
8000713c:	30 18       	mov	r8,1
8000713e:	50 98       	stdsp	sp[0x24],r8
80007140:	10 91       	mov	r1,r8
80007142:	50 e8       	stdsp	sp[0x38],r8
80007144:	c1 58       	rjmp	8000716e <_dtoa_r+0x2fa>
80007146:	40 e5       	lddsp	r5,sp[0x38]
80007148:	50 95       	stdsp	sp[0x24],r5
8000714a:	0a 91       	mov	r1,r5
8000714c:	0a 98       	mov	r8,r5
8000714e:	c1 08       	rjmp	8000716e <_dtoa_r+0x2fa>
80007150:	30 0c       	mov	r12,0
80007152:	50 dc       	stdsp	sp[0x34],r12
80007154:	40 eb       	lddsp	r11,sp[0x38]
80007156:	ec 0b 00 0b 	add	r11,r6,r11
8000715a:	50 9b       	stdsp	sp[0x24],r11
8000715c:	16 98       	mov	r8,r11
8000715e:	2f f8       	sub	r8,-1
80007160:	58 08       	cp.w	r8,0
80007162:	e0 89 00 05 	brgt	8000716c <_dtoa_r+0x2f8>
80007166:	10 91       	mov	r1,r8
80007168:	30 18       	mov	r8,1
8000716a:	c0 28       	rjmp	8000716e <_dtoa_r+0x2fa>
8000716c:	10 91       	mov	r1,r8
8000716e:	30 09       	mov	r9,0
80007170:	6e 9a       	ld.w	r10,r7[0x24]
80007172:	95 19       	st.w	r10[0x4],r9
80007174:	30 49       	mov	r9,4
80007176:	c0 78       	rjmp	80007184 <_dtoa_r+0x310>
80007178:	80 07       	ld.sh	r7,r0[0x0]
8000717a:	b8 90       	st.b	r12[0x1],r0
8000717c:	6a 1a       	ld.w	r10,r5[0x4]
8000717e:	a1 79       	lsl	r9,0x1
80007180:	2f fa       	sub	r10,-1
80007182:	8b 1a       	st.w	r5[0x4],r10
80007184:	6e 95       	ld.w	r5,r7[0x24]
80007186:	f2 ca ff ec 	sub	r10,r9,-20
8000718a:	10 3a       	cp.w	r10,r8
8000718c:	fe 98 ff f8 	brls	8000717c <_dtoa_r+0x308>
80007190:	6a 1b       	ld.w	r11,r5[0x4]
80007192:	0e 9c       	mov	r12,r7
80007194:	e0 a0 0b 72 	rcall	80008878 <_Balloc>
80007198:	58 e1       	cp.w	r1,14
8000719a:	5f 88       	srls	r8
8000719c:	8b 0c       	st.w	r5[0x0],r12
8000719e:	f1 e4 00 04 	and	r4,r8,r4
800071a2:	6e 98       	ld.w	r8,r7[0x24]
800071a4:	70 08       	ld.w	r8,r8[0x0]
800071a6:	50 88       	stdsp	sp[0x20],r8
800071a8:	e0 80 01 82 	breq	800074ac <_dtoa_r+0x638>
800071ac:	58 06       	cp.w	r6,0
800071ae:	e0 8a 00 40 	brle	8000722e <_dtoa_r+0x3ba>
800071b2:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
800071b6:	4c b8       	lddpc	r8,800072e0 <_dtoa_r+0x46c>
800071b8:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
800071bc:	fa e5 00 18 	st.d	sp[24],r4
800071c0:	ec 04 14 04 	asr	r4,r6,0x4
800071c4:	ed b4 00 04 	bld	r4,0x4
800071c8:	c0 30       	breq	800071ce <_dtoa_r+0x35a>
800071ca:	30 25       	mov	r5,2
800071cc:	c0 f8       	rjmp	800071ea <_dtoa_r+0x376>
800071ce:	4c 68       	lddpc	r8,800072e4 <_dtoa_r+0x470>
800071d0:	f0 e8 00 20 	ld.d	r8,r8[32]
800071d4:	fa ea 00 3c 	ld.d	r10,sp[60]
800071d8:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
800071dc:	e0 a0 14 1c 	rcall	80009a14 <__avr32_f64_div>
800071e0:	30 35       	mov	r5,3
800071e2:	14 98       	mov	r8,r10
800071e4:	16 99       	mov	r9,r11
800071e6:	fa e9 00 08 	st.d	sp[8],r8
800071ea:	4b fc       	lddpc	r12,800072e4 <_dtoa_r+0x470>
800071ec:	50 a3       	stdsp	sp[0x28],r3
800071ee:	0c 93       	mov	r3,r6
800071f0:	18 96       	mov	r6,r12
800071f2:	c0 f8       	rjmp	80007210 <_dtoa_r+0x39c>
800071f4:	fa ea 00 18 	ld.d	r10,sp[24]
800071f8:	ed b4 00 00 	bld	r4,0x0
800071fc:	c0 81       	brne	8000720c <_dtoa_r+0x398>
800071fe:	ec e8 00 00 	ld.d	r8,r6[0]
80007202:	2f f5       	sub	r5,-1
80007204:	e0 a0 10 c2 	rcall	80009388 <__avr32_f64_mul>
80007208:	fa eb 00 18 	st.d	sp[24],r10
8000720c:	a1 54       	asr	r4,0x1
8000720e:	2f 86       	sub	r6,-8
80007210:	58 04       	cp.w	r4,0
80007212:	cf 11       	brne	800071f4 <_dtoa_r+0x380>
80007214:	fa e8 00 18 	ld.d	r8,sp[24]
80007218:	fa ea 00 08 	ld.d	r10,sp[8]
8000721c:	06 96       	mov	r6,r3
8000721e:	e0 a0 13 fb 	rcall	80009a14 <__avr32_f64_div>
80007222:	40 a3       	lddsp	r3,sp[0x28]
80007224:	14 98       	mov	r8,r10
80007226:	16 99       	mov	r9,r11
80007228:	fa e9 00 08 	st.d	sp[8],r8
8000722c:	c2 d8       	rjmp	80007286 <_dtoa_r+0x412>
8000722e:	ec 08 11 00 	rsub	r8,r6,0
80007232:	c0 31       	brne	80007238 <_dtoa_r+0x3c4>
80007234:	30 25       	mov	r5,2
80007236:	c2 88       	rjmp	80007286 <_dtoa_r+0x412>
80007238:	4a bc       	lddpc	r12,800072e4 <_dtoa_r+0x470>
8000723a:	f0 04 14 04 	asr	r4,r8,0x4
8000723e:	50 1c       	stdsp	sp[0x4],r12
80007240:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80007244:	4a 79       	lddpc	r9,800072e0 <_dtoa_r+0x46c>
80007246:	fa ea 00 3c 	ld.d	r10,sp[60]
8000724a:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000724e:	e0 a0 10 9d 	rcall	80009388 <__avr32_f64_mul>
80007252:	40 1c       	lddsp	r12,sp[0x4]
80007254:	50 63       	stdsp	sp[0x18],r3
80007256:	30 25       	mov	r5,2
80007258:	0c 93       	mov	r3,r6
8000725a:	fa eb 00 08 	st.d	sp[8],r10
8000725e:	18 96       	mov	r6,r12
80007260:	c0 f8       	rjmp	8000727e <_dtoa_r+0x40a>
80007262:	fa ea 00 08 	ld.d	r10,sp[8]
80007266:	ed b4 00 00 	bld	r4,0x0
8000726a:	c0 81       	brne	8000727a <_dtoa_r+0x406>
8000726c:	ec e8 00 00 	ld.d	r8,r6[0]
80007270:	2f f5       	sub	r5,-1
80007272:	e0 a0 10 8b 	rcall	80009388 <__avr32_f64_mul>
80007276:	fa eb 00 08 	st.d	sp[8],r10
8000727a:	a1 54       	asr	r4,0x1
8000727c:	2f 86       	sub	r6,-8
8000727e:	58 04       	cp.w	r4,0
80007280:	cf 11       	brne	80007262 <_dtoa_r+0x3ee>
80007282:	06 96       	mov	r6,r3
80007284:	40 63       	lddsp	r3,sp[0x18]
80007286:	41 4a       	lddsp	r10,sp[0x50]
80007288:	58 0a       	cp.w	r10,0
8000728a:	c2 f0       	breq	800072e8 <_dtoa_r+0x474>
8000728c:	fa e8 00 08 	ld.d	r8,sp[8]
80007290:	58 01       	cp.w	r1,0
80007292:	5f 94       	srgt	r4
80007294:	fa e9 00 18 	st.d	sp[24],r8
80007298:	30 08       	mov	r8,0
8000729a:	fc 19 3f f0 	movh	r9,0x3ff0
8000729e:	fa ea 00 18 	ld.d	r10,sp[24]
800072a2:	e0 a0 13 85 	rcall	800099ac <__avr32_f64_cmp_lt>
800072a6:	f9 bc 00 00 	moveq	r12,0
800072aa:	f9 bc 01 01 	movne	r12,1
800072ae:	e9 ec 00 0c 	and	r12,r4,r12
800072b2:	c1 b0       	breq	800072e8 <_dtoa_r+0x474>
800072b4:	40 98       	lddsp	r8,sp[0x24]
800072b6:	58 08       	cp.w	r8,0
800072b8:	e0 8a 00 f6 	brle	800074a4 <_dtoa_r+0x630>
800072bc:	30 08       	mov	r8,0
800072be:	fc 19 40 24 	movh	r9,0x4024
800072c2:	ec c4 00 01 	sub	r4,r6,1
800072c6:	fa ea 00 18 	ld.d	r10,sp[24]
800072ca:	2f f5       	sub	r5,-1
800072cc:	50 64       	stdsp	sp[0x18],r4
800072ce:	e0 a0 10 5d 	rcall	80009388 <__avr32_f64_mul>
800072d2:	40 94       	lddsp	r4,sp[0x24]
800072d4:	14 98       	mov	r8,r10
800072d6:	16 99       	mov	r9,r11
800072d8:	fa e9 00 08 	st.d	sp[8],r8
800072dc:	c0 88       	rjmp	800072ec <_dtoa_r+0x478>
800072de:	d7 03       	nop
800072e0:	80 07       	ld.sh	r7,r0[0x0]
800072e2:	b8 90       	st.b	r12[0x1],r0
800072e4:	80 07       	ld.sh	r7,r0[0x0]
800072e6:	b9 58       	asr	r8,0x19
800072e8:	50 66       	stdsp	sp[0x18],r6
800072ea:	02 94       	mov	r4,r1
800072ec:	0a 9c       	mov	r12,r5
800072ee:	e0 a0 12 a8 	rcall	8000983e <__avr32_s32_to_f64>
800072f2:	fa e8 00 08 	ld.d	r8,sp[8]
800072f6:	e0 a0 10 49 	rcall	80009388 <__avr32_f64_mul>
800072fa:	30 08       	mov	r8,0
800072fc:	fc 19 40 1c 	movh	r9,0x401c
80007300:	e0 a0 11 fe 	rcall	800096fc <__avr32_f64_add>
80007304:	14 98       	mov	r8,r10
80007306:	16 99       	mov	r9,r11
80007308:	fa e9 00 28 	st.d	sp[40],r8
8000730c:	fc 18 fc c0 	movh	r8,0xfcc0
80007310:	40 a5       	lddsp	r5,sp[0x28]
80007312:	10 05       	add	r5,r8
80007314:	50 a5       	stdsp	sp[0x28],r5
80007316:	58 04       	cp.w	r4,0
80007318:	c2 11       	brne	8000735a <_dtoa_r+0x4e6>
8000731a:	fa ea 00 08 	ld.d	r10,sp[8]
8000731e:	30 08       	mov	r8,0
80007320:	fc 19 40 14 	movh	r9,0x4014
80007324:	e0 a0 11 1e 	rcall	80009560 <__avr32_f64_sub>
80007328:	40 bc       	lddsp	r12,sp[0x2c]
8000732a:	fa eb 00 08 	st.d	sp[8],r10
8000732e:	14 98       	mov	r8,r10
80007330:	16 99       	mov	r9,r11
80007332:	18 9a       	mov	r10,r12
80007334:	0a 9b       	mov	r11,r5
80007336:	e0 a0 13 3b 	rcall	800099ac <__avr32_f64_cmp_lt>
8000733a:	e0 81 02 54 	brne	800077e2 <_dtoa_r+0x96e>
8000733e:	0a 98       	mov	r8,r5
80007340:	40 b9       	lddsp	r9,sp[0x2c]
80007342:	ee 18 80 00 	eorh	r8,0x8000
80007346:	fa ea 00 08 	ld.d	r10,sp[8]
8000734a:	10 95       	mov	r5,r8
8000734c:	12 98       	mov	r8,r9
8000734e:	0a 99       	mov	r9,r5
80007350:	e0 a0 13 2e 	rcall	800099ac <__avr32_f64_cmp_lt>
80007354:	e0 81 02 3e 	brne	800077d0 <_dtoa_r+0x95c>
80007358:	ca 68       	rjmp	800074a4 <_dtoa_r+0x630>
8000735a:	4c e9       	lddpc	r9,80007490 <_dtoa_r+0x61c>
8000735c:	e8 c8 00 01 	sub	r8,r4,1
80007360:	40 d5       	lddsp	r5,sp[0x34]
80007362:	58 05       	cp.w	r5,0
80007364:	c4 f0       	breq	80007402 <_dtoa_r+0x58e>
80007366:	30 0c       	mov	r12,0
80007368:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000736c:	51 3c       	stdsp	sp[0x4c],r12
8000736e:	30 0a       	mov	r10,0
80007370:	fc 1b 3f e0 	movh	r11,0x3fe0
80007374:	e0 a0 13 50 	rcall	80009a14 <__avr32_f64_div>
80007378:	fa e8 00 28 	ld.d	r8,sp[40]
8000737c:	40 85       	lddsp	r5,sp[0x20]
8000737e:	e0 a0 10 f1 	rcall	80009560 <__avr32_f64_sub>
80007382:	fa eb 00 28 	st.d	sp[40],r10
80007386:	fa ea 00 08 	ld.d	r10,sp[8]
8000738a:	e0 a0 12 43 	rcall	80009810 <__avr32_f64_to_s32>
8000738e:	51 6c       	stdsp	sp[0x58],r12
80007390:	e0 a0 12 57 	rcall	8000983e <__avr32_s32_to_f64>
80007394:	14 98       	mov	r8,r10
80007396:	16 99       	mov	r9,r11
80007398:	fa ea 00 08 	ld.d	r10,sp[8]
8000739c:	e0 a0 10 e2 	rcall	80009560 <__avr32_f64_sub>
800073a0:	fa eb 00 08 	st.d	sp[8],r10
800073a4:	41 68       	lddsp	r8,sp[0x58]
800073a6:	2d 08       	sub	r8,-48
800073a8:	0a c8       	st.b	r5++,r8
800073aa:	41 39       	lddsp	r9,sp[0x4c]
800073ac:	2f f9       	sub	r9,-1
800073ae:	51 39       	stdsp	sp[0x4c],r9
800073b0:	fa e8 00 28 	ld.d	r8,sp[40]
800073b4:	e0 a0 12 fc 	rcall	800099ac <__avr32_f64_cmp_lt>
800073b8:	e0 81 03 3a 	brne	80007a2c <_dtoa_r+0xbb8>
800073bc:	fa e8 00 08 	ld.d	r8,sp[8]
800073c0:	30 0a       	mov	r10,0
800073c2:	fc 1b 3f f0 	movh	r11,0x3ff0
800073c6:	e0 a0 10 cd 	rcall	80009560 <__avr32_f64_sub>
800073ca:	fa e8 00 28 	ld.d	r8,sp[40]
800073ce:	e0 a0 12 ef 	rcall	800099ac <__avr32_f64_cmp_lt>
800073d2:	fa ea 00 28 	ld.d	r10,sp[40]
800073d6:	30 08       	mov	r8,0
800073d8:	fc 19 40 24 	movh	r9,0x4024
800073dc:	e0 81 00 da 	brne	80007590 <_dtoa_r+0x71c>
800073e0:	41 3c       	lddsp	r12,sp[0x4c]
800073e2:	08 3c       	cp.w	r12,r4
800073e4:	c6 04       	brge	800074a4 <_dtoa_r+0x630>
800073e6:	e0 a0 0f d1 	rcall	80009388 <__avr32_f64_mul>
800073ea:	30 08       	mov	r8,0
800073ec:	fa eb 00 28 	st.d	sp[40],r10
800073f0:	fc 19 40 24 	movh	r9,0x4024
800073f4:	fa ea 00 08 	ld.d	r10,sp[8]
800073f8:	e0 a0 0f c8 	rcall	80009388 <__avr32_f64_mul>
800073fc:	fa eb 00 08 	st.d	sp[8],r10
80007400:	cc 3b       	rjmp	80007386 <_dtoa_r+0x512>
80007402:	40 85       	lddsp	r5,sp[0x20]
80007404:	08 05       	add	r5,r4
80007406:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000740a:	51 35       	stdsp	sp[0x4c],r5
8000740c:	fa e8 00 28 	ld.d	r8,sp[40]
80007410:	40 85       	lddsp	r5,sp[0x20]
80007412:	e0 a0 0f bb 	rcall	80009388 <__avr32_f64_mul>
80007416:	fa eb 00 28 	st.d	sp[40],r10
8000741a:	fa ea 00 08 	ld.d	r10,sp[8]
8000741e:	e0 a0 11 f9 	rcall	80009810 <__avr32_f64_to_s32>
80007422:	51 6c       	stdsp	sp[0x58],r12
80007424:	e0 a0 12 0d 	rcall	8000983e <__avr32_s32_to_f64>
80007428:	14 98       	mov	r8,r10
8000742a:	16 99       	mov	r9,r11
8000742c:	fa ea 00 08 	ld.d	r10,sp[8]
80007430:	e0 a0 10 98 	rcall	80009560 <__avr32_f64_sub>
80007434:	fa eb 00 08 	st.d	sp[8],r10
80007438:	41 68       	lddsp	r8,sp[0x58]
8000743a:	2d 08       	sub	r8,-48
8000743c:	0a c8       	st.b	r5++,r8
8000743e:	41 3c       	lddsp	r12,sp[0x4c]
80007440:	18 35       	cp.w	r5,r12
80007442:	c2 91       	brne	80007494 <_dtoa_r+0x620>
80007444:	30 08       	mov	r8,0
80007446:	fc 19 3f e0 	movh	r9,0x3fe0
8000744a:	fa ea 00 28 	ld.d	r10,sp[40]
8000744e:	e0 a0 11 57 	rcall	800096fc <__avr32_f64_add>
80007452:	40 85       	lddsp	r5,sp[0x20]
80007454:	fa e8 00 08 	ld.d	r8,sp[8]
80007458:	08 05       	add	r5,r4
8000745a:	e0 a0 12 a9 	rcall	800099ac <__avr32_f64_cmp_lt>
8000745e:	e0 81 00 99 	brne	80007590 <_dtoa_r+0x71c>
80007462:	fa e8 00 28 	ld.d	r8,sp[40]
80007466:	30 0a       	mov	r10,0
80007468:	fc 1b 3f e0 	movh	r11,0x3fe0
8000746c:	e0 a0 10 7a 	rcall	80009560 <__avr32_f64_sub>
80007470:	14 98       	mov	r8,r10
80007472:	16 99       	mov	r9,r11
80007474:	fa ea 00 08 	ld.d	r10,sp[8]
80007478:	e0 a0 12 9a 	rcall	800099ac <__avr32_f64_cmp_lt>
8000747c:	c1 40       	breq	800074a4 <_dtoa_r+0x630>
8000747e:	33 09       	mov	r9,48
80007480:	0a 98       	mov	r8,r5
80007482:	11 7a       	ld.ub	r10,--r8
80007484:	f2 0a 18 00 	cp.b	r10,r9
80007488:	e0 81 02 d2 	brne	80007a2c <_dtoa_r+0xbb8>
8000748c:	10 95       	mov	r5,r8
8000748e:	cf 9b       	rjmp	80007480 <_dtoa_r+0x60c>
80007490:	80 07       	ld.sh	r7,r0[0x0]
80007492:	b8 90       	st.b	r12[0x1],r0
80007494:	30 08       	mov	r8,0
80007496:	fc 19 40 24 	movh	r9,0x4024
8000749a:	e0 a0 0f 77 	rcall	80009388 <__avr32_f64_mul>
8000749e:	fa eb 00 08 	st.d	sp[8],r10
800074a2:	cb cb       	rjmp	8000741a <_dtoa_r+0x5a6>
800074a4:	fa ea 00 3c 	ld.d	r10,sp[60]
800074a8:	fa eb 00 08 	st.d	sp[8],r10
800074ac:	58 e6       	cp.w	r6,14
800074ae:	5f ab       	srle	r11
800074b0:	41 8a       	lddsp	r10,sp[0x60]
800074b2:	30 08       	mov	r8,0
800074b4:	f4 09 11 ff 	rsub	r9,r10,-1
800074b8:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
800074bc:	f0 09 18 00 	cp.b	r9,r8
800074c0:	e0 80 00 81 	breq	800075c2 <_dtoa_r+0x74e>
800074c4:	40 ea       	lddsp	r10,sp[0x38]
800074c6:	58 01       	cp.w	r1,0
800074c8:	5f a9       	srle	r9
800074ca:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
800074ce:	4c 9a       	lddpc	r10,800075f0 <_dtoa_r+0x77c>
800074d0:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
800074d4:	fa e5 00 10 	st.d	sp[16],r4
800074d8:	f0 09 18 00 	cp.b	r9,r8
800074dc:	c1 40       	breq	80007504 <_dtoa_r+0x690>
800074de:	58 01       	cp.w	r1,0
800074e0:	e0 81 01 78 	brne	800077d0 <_dtoa_r+0x95c>
800074e4:	30 08       	mov	r8,0
800074e6:	fc 19 40 14 	movh	r9,0x4014
800074ea:	08 9a       	mov	r10,r4
800074ec:	0a 9b       	mov	r11,r5
800074ee:	e0 a0 0f 4d 	rcall	80009388 <__avr32_f64_mul>
800074f2:	fa e8 00 08 	ld.d	r8,sp[8]
800074f6:	e0 a0 12 27 	rcall	80009944 <__avr32_f64_cmp_ge>
800074fa:	e0 81 01 6b 	brne	800077d0 <_dtoa_r+0x95c>
800074fe:	02 92       	mov	r2,r1
80007500:	e0 8f 01 73 	bral	800077e6 <_dtoa_r+0x972>
80007504:	40 85       	lddsp	r5,sp[0x20]
80007506:	30 14       	mov	r4,1
80007508:	fa e8 00 10 	ld.d	r8,sp[16]
8000750c:	fa ea 00 08 	ld.d	r10,sp[8]
80007510:	e0 a0 12 82 	rcall	80009a14 <__avr32_f64_div>
80007514:	e0 a0 11 7e 	rcall	80009810 <__avr32_f64_to_s32>
80007518:	18 92       	mov	r2,r12
8000751a:	e0 a0 11 92 	rcall	8000983e <__avr32_s32_to_f64>
8000751e:	fa e8 00 10 	ld.d	r8,sp[16]
80007522:	e0 a0 0f 33 	rcall	80009388 <__avr32_f64_mul>
80007526:	14 98       	mov	r8,r10
80007528:	16 99       	mov	r9,r11
8000752a:	fa ea 00 08 	ld.d	r10,sp[8]
8000752e:	e0 a0 10 19 	rcall	80009560 <__avr32_f64_sub>
80007532:	fa eb 00 08 	st.d	sp[8],r10
80007536:	e4 c8 ff d0 	sub	r8,r2,-48
8000753a:	0a c8       	st.b	r5++,r8
8000753c:	fc 19 40 24 	movh	r9,0x4024
80007540:	30 08       	mov	r8,0
80007542:	02 34       	cp.w	r4,r1
80007544:	c3 31       	brne	800075aa <_dtoa_r+0x736>
80007546:	fa e8 00 08 	ld.d	r8,sp[8]
8000754a:	e0 a0 10 d9 	rcall	800096fc <__avr32_f64_add>
8000754e:	16 91       	mov	r1,r11
80007550:	14 90       	mov	r0,r10
80007552:	14 98       	mov	r8,r10
80007554:	02 99       	mov	r9,r1
80007556:	fa ea 00 10 	ld.d	r10,sp[16]
8000755a:	e0 a0 12 29 	rcall	800099ac <__avr32_f64_cmp_lt>
8000755e:	c1 a1       	brne	80007592 <_dtoa_r+0x71e>
80007560:	fa e8 00 10 	ld.d	r8,sp[16]
80007564:	00 9a       	mov	r10,r0
80007566:	02 9b       	mov	r11,r1
80007568:	e0 a0 11 db 	rcall	8000991e <__avr32_f64_cmp_eq>
8000756c:	e0 80 02 5f 	breq	80007a2a <_dtoa_r+0xbb6>
80007570:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007574:	c0 f1       	brne	80007592 <_dtoa_r+0x71e>
80007576:	e0 8f 02 5a 	bral	80007a2a <_dtoa_r+0xbb6>
8000757a:	40 8a       	lddsp	r10,sp[0x20]
8000757c:	14 38       	cp.w	r8,r10
8000757e:	c0 30       	breq	80007584 <_dtoa_r+0x710>
80007580:	10 95       	mov	r5,r8
80007582:	c0 98       	rjmp	80007594 <_dtoa_r+0x720>
80007584:	33 08       	mov	r8,48
80007586:	40 89       	lddsp	r9,sp[0x20]
80007588:	2f f6       	sub	r6,-1
8000758a:	b2 88       	st.b	r9[0x0],r8
8000758c:	40 88       	lddsp	r8,sp[0x20]
8000758e:	c0 88       	rjmp	8000759e <_dtoa_r+0x72a>
80007590:	40 66       	lddsp	r6,sp[0x18]
80007592:	33 99       	mov	r9,57
80007594:	0a 98       	mov	r8,r5
80007596:	11 7a       	ld.ub	r10,--r8
80007598:	f2 0a 18 00 	cp.b	r10,r9
8000759c:	ce f0       	breq	8000757a <_dtoa_r+0x706>
8000759e:	50 66       	stdsp	sp[0x18],r6
800075a0:	11 89       	ld.ub	r9,r8[0x0]
800075a2:	2f f9       	sub	r9,-1
800075a4:	b0 89       	st.b	r8[0x0],r9
800075a6:	e0 8f 02 43 	bral	80007a2c <_dtoa_r+0xbb8>
800075aa:	e0 a0 0e ef 	rcall	80009388 <__avr32_f64_mul>
800075ae:	2f f4       	sub	r4,-1
800075b0:	fa eb 00 08 	st.d	sp[8],r10
800075b4:	30 08       	mov	r8,0
800075b6:	30 09       	mov	r9,0
800075b8:	e0 a0 11 b3 	rcall	8000991e <__avr32_f64_cmp_eq>
800075bc:	ca 60       	breq	80007508 <_dtoa_r+0x694>
800075be:	e0 8f 02 36 	bral	80007a2a <_dtoa_r+0xbb6>
800075c2:	40 d8       	lddsp	r8,sp[0x34]
800075c4:	58 08       	cp.w	r8,0
800075c6:	c0 51       	brne	800075d0 <_dtoa_r+0x75c>
800075c8:	04 98       	mov	r8,r2
800075ca:	00 95       	mov	r5,r0
800075cc:	40 d4       	lddsp	r4,sp[0x34]
800075ce:	c3 88       	rjmp	8000763e <_dtoa_r+0x7ca>
800075d0:	40 c5       	lddsp	r5,sp[0x30]
800075d2:	58 15       	cp.w	r5,1
800075d4:	e0 89 00 10 	brgt	800075f4 <_dtoa_r+0x780>
800075d8:	41 74       	lddsp	r4,sp[0x5c]
800075da:	58 04       	cp.w	r4,0
800075dc:	c0 40       	breq	800075e4 <_dtoa_r+0x770>
800075de:	f4 c9 fb cd 	sub	r9,r10,-1075
800075e2:	c0 48       	rjmp	800075ea <_dtoa_r+0x776>
800075e4:	41 99       	lddsp	r9,sp[0x64]
800075e6:	f2 09 11 36 	rsub	r9,r9,54
800075ea:	04 98       	mov	r8,r2
800075ec:	00 95       	mov	r5,r0
800075ee:	c1 d8       	rjmp	80007628 <_dtoa_r+0x7b4>
800075f0:	80 07       	ld.sh	r7,r0[0x0]
800075f2:	b8 90       	st.b	r12[0x1],r0
800075f4:	e2 c8 00 01 	sub	r8,r1,1
800075f8:	58 01       	cp.w	r1,0
800075fa:	e0 05 17 40 	movge	r5,r0
800075fe:	e2 09 17 40 	movge	r9,r1
80007602:	e1 d1 e5 15 	sublt	r5,r0,r1
80007606:	f9 b9 05 00 	movlt	r9,0
8000760a:	10 32       	cp.w	r2,r8
8000760c:	e5 d8 e4 18 	subge	r8,r2,r8
80007610:	f1 d2 e5 18 	sublt	r8,r8,r2
80007614:	e5 d8 e5 02 	addlt	r2,r2,r8
80007618:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000761c:	f9 d8 e5 0c 	addlt	r12,r12,r8
80007620:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80007624:	f9 b8 05 00 	movlt	r8,0
80007628:	40 4b       	lddsp	r11,sp[0x10]
8000762a:	12 0b       	add	r11,r9
8000762c:	50 08       	stdsp	sp[0x0],r8
8000762e:	50 4b       	stdsp	sp[0x10],r11
80007630:	12 00       	add	r0,r9
80007632:	30 1b       	mov	r11,1
80007634:	0e 9c       	mov	r12,r7
80007636:	e0 a0 0a d5 	rcall	80008be0 <__i2b>
8000763a:	40 08       	lddsp	r8,sp[0x0]
8000763c:	18 94       	mov	r4,r12
8000763e:	40 4a       	lddsp	r10,sp[0x10]
80007640:	58 05       	cp.w	r5,0
80007642:	5f 99       	srgt	r9
80007644:	58 0a       	cp.w	r10,0
80007646:	5f 9a       	srgt	r10
80007648:	f5 e9 00 09 	and	r9,r10,r9
8000764c:	c0 80       	breq	8000765c <_dtoa_r+0x7e8>
8000764e:	40 4c       	lddsp	r12,sp[0x10]
80007650:	f8 05 0d 49 	min	r9,r12,r5
80007654:	12 1c       	sub	r12,r9
80007656:	12 10       	sub	r0,r9
80007658:	50 4c       	stdsp	sp[0x10],r12
8000765a:	12 15       	sub	r5,r9
8000765c:	58 02       	cp.w	r2,0
8000765e:	e0 8a 00 27 	brle	800076ac <_dtoa_r+0x838>
80007662:	40 db       	lddsp	r11,sp[0x34]
80007664:	58 0b       	cp.w	r11,0
80007666:	c1 d0       	breq	800076a0 <_dtoa_r+0x82c>
80007668:	58 08       	cp.w	r8,0
8000766a:	e0 8a 00 17 	brle	80007698 <_dtoa_r+0x824>
8000766e:	10 9a       	mov	r10,r8
80007670:	50 08       	stdsp	sp[0x0],r8
80007672:	08 9b       	mov	r11,r4
80007674:	0e 9c       	mov	r12,r7
80007676:	e0 a0 0a fb 	rcall	80008c6c <__pow5mult>
8000767a:	06 9a       	mov	r10,r3
8000767c:	18 9b       	mov	r11,r12
8000767e:	18 94       	mov	r4,r12
80007680:	0e 9c       	mov	r12,r7
80007682:	e0 a0 0a 2f 	rcall	80008ae0 <__multiply>
80007686:	18 99       	mov	r9,r12
80007688:	06 9b       	mov	r11,r3
8000768a:	50 19       	stdsp	sp[0x4],r9
8000768c:	0e 9c       	mov	r12,r7
8000768e:	e0 a0 08 db 	rcall	80008844 <_Bfree>
80007692:	40 19       	lddsp	r9,sp[0x4]
80007694:	40 08       	lddsp	r8,sp[0x0]
80007696:	12 93       	mov	r3,r9
80007698:	e4 08 01 0a 	sub	r10,r2,r8
8000769c:	c0 80       	breq	800076ac <_dtoa_r+0x838>
8000769e:	c0 28       	rjmp	800076a2 <_dtoa_r+0x82e>
800076a0:	04 9a       	mov	r10,r2
800076a2:	06 9b       	mov	r11,r3
800076a4:	0e 9c       	mov	r12,r7
800076a6:	e0 a0 0a e3 	rcall	80008c6c <__pow5mult>
800076aa:	18 93       	mov	r3,r12
800076ac:	30 1b       	mov	r11,1
800076ae:	0e 9c       	mov	r12,r7
800076b0:	e0 a0 0a 98 	rcall	80008be0 <__i2b>
800076b4:	41 1a       	lddsp	r10,sp[0x44]
800076b6:	18 92       	mov	r2,r12
800076b8:	58 0a       	cp.w	r10,0
800076ba:	e0 8a 00 07 	brle	800076c8 <_dtoa_r+0x854>
800076be:	18 9b       	mov	r11,r12
800076c0:	0e 9c       	mov	r12,r7
800076c2:	e0 a0 0a d5 	rcall	80008c6c <__pow5mult>
800076c6:	18 92       	mov	r2,r12
800076c8:	40 c9       	lddsp	r9,sp[0x30]
800076ca:	58 19       	cp.w	r9,1
800076cc:	e0 89 00 14 	brgt	800076f4 <_dtoa_r+0x880>
800076d0:	40 38       	lddsp	r8,sp[0xc]
800076d2:	58 08       	cp.w	r8,0
800076d4:	c1 01       	brne	800076f4 <_dtoa_r+0x880>
800076d6:	40 29       	lddsp	r9,sp[0x8]
800076d8:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
800076dc:	c0 c1       	brne	800076f4 <_dtoa_r+0x880>
800076de:	12 98       	mov	r8,r9
800076e0:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800076e4:	c0 80       	breq	800076f4 <_dtoa_r+0x880>
800076e6:	40 4c       	lddsp	r12,sp[0x10]
800076e8:	30 1b       	mov	r11,1
800076ea:	2f fc       	sub	r12,-1
800076ec:	2f f0       	sub	r0,-1
800076ee:	50 4c       	stdsp	sp[0x10],r12
800076f0:	50 6b       	stdsp	sp[0x18],r11
800076f2:	c0 38       	rjmp	800076f8 <_dtoa_r+0x884>
800076f4:	30 0a       	mov	r10,0
800076f6:	50 6a       	stdsp	sp[0x18],r10
800076f8:	41 19       	lddsp	r9,sp[0x44]
800076fa:	58 09       	cp.w	r9,0
800076fc:	c0 31       	brne	80007702 <_dtoa_r+0x88e>
800076fe:	30 1c       	mov	r12,1
80007700:	c0 98       	rjmp	80007712 <_dtoa_r+0x89e>
80007702:	64 48       	ld.w	r8,r2[0x10]
80007704:	2f c8       	sub	r8,-4
80007706:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000770a:	e0 a0 08 0c 	rcall	80008722 <__hi0bits>
8000770e:	f8 0c 11 20 	rsub	r12,r12,32
80007712:	40 4b       	lddsp	r11,sp[0x10]
80007714:	f8 0b 00 08 	add	r8,r12,r11
80007718:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000771c:	c0 c0       	breq	80007734 <_dtoa_r+0x8c0>
8000771e:	f0 08 11 20 	rsub	r8,r8,32
80007722:	58 48       	cp.w	r8,4
80007724:	e0 8a 00 06 	brle	80007730 <_dtoa_r+0x8bc>
80007728:	20 48       	sub	r8,4
8000772a:	10 0b       	add	r11,r8
8000772c:	50 4b       	stdsp	sp[0x10],r11
8000772e:	c0 78       	rjmp	8000773c <_dtoa_r+0x8c8>
80007730:	58 48       	cp.w	r8,4
80007732:	c0 70       	breq	80007740 <_dtoa_r+0x8cc>
80007734:	40 4a       	lddsp	r10,sp[0x10]
80007736:	2e 48       	sub	r8,-28
80007738:	10 0a       	add	r10,r8
8000773a:	50 4a       	stdsp	sp[0x10],r10
8000773c:	10 00       	add	r0,r8
8000773e:	10 05       	add	r5,r8
80007740:	58 00       	cp.w	r0,0
80007742:	e0 8a 00 08 	brle	80007752 <_dtoa_r+0x8de>
80007746:	06 9b       	mov	r11,r3
80007748:	00 9a       	mov	r10,r0
8000774a:	0e 9c       	mov	r12,r7
8000774c:	e0 a0 09 86 	rcall	80008a58 <__lshift>
80007750:	18 93       	mov	r3,r12
80007752:	40 49       	lddsp	r9,sp[0x10]
80007754:	58 09       	cp.w	r9,0
80007756:	e0 8a 00 08 	brle	80007766 <_dtoa_r+0x8f2>
8000775a:	04 9b       	mov	r11,r2
8000775c:	12 9a       	mov	r10,r9
8000775e:	0e 9c       	mov	r12,r7
80007760:	e0 a0 09 7c 	rcall	80008a58 <__lshift>
80007764:	18 92       	mov	r2,r12
80007766:	41 48       	lddsp	r8,sp[0x50]
80007768:	58 08       	cp.w	r8,0
8000776a:	c1 b0       	breq	800077a0 <_dtoa_r+0x92c>
8000776c:	04 9b       	mov	r11,r2
8000776e:	06 9c       	mov	r12,r3
80007770:	e0 a0 08 50 	rcall	80008810 <__mcmp>
80007774:	c1 64       	brge	800077a0 <_dtoa_r+0x92c>
80007776:	06 9b       	mov	r11,r3
80007778:	30 09       	mov	r9,0
8000777a:	30 aa       	mov	r10,10
8000777c:	0e 9c       	mov	r12,r7
8000777e:	e0 a0 0a 39 	rcall	80008bf0 <__multadd>
80007782:	20 16       	sub	r6,1
80007784:	18 93       	mov	r3,r12
80007786:	40 dc       	lddsp	r12,sp[0x34]
80007788:	58 0c       	cp.w	r12,0
8000778a:	c0 31       	brne	80007790 <_dtoa_r+0x91c>
8000778c:	40 91       	lddsp	r1,sp[0x24]
8000778e:	c0 98       	rjmp	800077a0 <_dtoa_r+0x92c>
80007790:	08 9b       	mov	r11,r4
80007792:	40 91       	lddsp	r1,sp[0x24]
80007794:	30 09       	mov	r9,0
80007796:	30 aa       	mov	r10,10
80007798:	0e 9c       	mov	r12,r7
8000779a:	e0 a0 0a 2b 	rcall	80008bf0 <__multadd>
8000779e:	18 94       	mov	r4,r12
800077a0:	58 01       	cp.w	r1,0
800077a2:	5f a9       	srle	r9
800077a4:	40 cb       	lddsp	r11,sp[0x30]
800077a6:	58 2b       	cp.w	r11,2
800077a8:	5f 98       	srgt	r8
800077aa:	f3 e8 00 08 	and	r8,r9,r8
800077ae:	c2 50       	breq	800077f8 <_dtoa_r+0x984>
800077b0:	58 01       	cp.w	r1,0
800077b2:	c1 11       	brne	800077d4 <_dtoa_r+0x960>
800077b4:	04 9b       	mov	r11,r2
800077b6:	02 99       	mov	r9,r1
800077b8:	30 5a       	mov	r10,5
800077ba:	0e 9c       	mov	r12,r7
800077bc:	e0 a0 0a 1a 	rcall	80008bf0 <__multadd>
800077c0:	18 92       	mov	r2,r12
800077c2:	18 9b       	mov	r11,r12
800077c4:	06 9c       	mov	r12,r3
800077c6:	e0 a0 08 25 	rcall	80008810 <__mcmp>
800077ca:	e0 89 00 0f 	brgt	800077e8 <_dtoa_r+0x974>
800077ce:	c0 38       	rjmp	800077d4 <_dtoa_r+0x960>
800077d0:	30 02       	mov	r2,0
800077d2:	04 94       	mov	r4,r2
800077d4:	40 ea       	lddsp	r10,sp[0x38]
800077d6:	30 09       	mov	r9,0
800077d8:	5c da       	com	r10
800077da:	40 85       	lddsp	r5,sp[0x20]
800077dc:	50 6a       	stdsp	sp[0x18],r10
800077de:	50 49       	stdsp	sp[0x10],r9
800077e0:	c0 f9       	rjmp	800079fe <_dtoa_r+0xb8a>
800077e2:	08 92       	mov	r2,r4
800077e4:	40 66       	lddsp	r6,sp[0x18]
800077e6:	04 94       	mov	r4,r2
800077e8:	2f f6       	sub	r6,-1
800077ea:	50 66       	stdsp	sp[0x18],r6
800077ec:	33 18       	mov	r8,49
800077ee:	40 85       	lddsp	r5,sp[0x20]
800077f0:	0a c8       	st.b	r5++,r8
800077f2:	30 08       	mov	r8,0
800077f4:	50 48       	stdsp	sp[0x10],r8
800077f6:	c0 49       	rjmp	800079fe <_dtoa_r+0xb8a>
800077f8:	40 dc       	lddsp	r12,sp[0x34]
800077fa:	58 0c       	cp.w	r12,0
800077fc:	e0 80 00 b5 	breq	80007966 <_dtoa_r+0xaf2>
80007800:	58 05       	cp.w	r5,0
80007802:	e0 8a 00 08 	brle	80007812 <_dtoa_r+0x99e>
80007806:	08 9b       	mov	r11,r4
80007808:	0a 9a       	mov	r10,r5
8000780a:	0e 9c       	mov	r12,r7
8000780c:	e0 a0 09 26 	rcall	80008a58 <__lshift>
80007810:	18 94       	mov	r4,r12
80007812:	40 6b       	lddsp	r11,sp[0x18]
80007814:	58 0b       	cp.w	r11,0
80007816:	c0 31       	brne	8000781c <_dtoa_r+0x9a8>
80007818:	08 9c       	mov	r12,r4
8000781a:	c1 38       	rjmp	80007840 <_dtoa_r+0x9cc>
8000781c:	68 1b       	ld.w	r11,r4[0x4]
8000781e:	0e 9c       	mov	r12,r7
80007820:	e0 a0 08 2c 	rcall	80008878 <_Balloc>
80007824:	68 4a       	ld.w	r10,r4[0x10]
80007826:	18 95       	mov	r5,r12
80007828:	e8 cb ff f4 	sub	r11,r4,-12
8000782c:	2f ea       	sub	r10,-2
8000782e:	2f 4c       	sub	r12,-12
80007830:	a3 6a       	lsl	r10,0x2
80007832:	fe b0 e8 2d 	rcall	8000488c <memcpy>
80007836:	0a 9b       	mov	r11,r5
80007838:	30 1a       	mov	r10,1
8000783a:	0e 9c       	mov	r12,r7
8000783c:	e0 a0 09 0e 	rcall	80008a58 <__lshift>
80007840:	50 44       	stdsp	sp[0x10],r4
80007842:	40 3a       	lddsp	r10,sp[0xc]
80007844:	30 19       	mov	r9,1
80007846:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000784a:	18 94       	mov	r4,r12
8000784c:	50 da       	stdsp	sp[0x34],r10
8000784e:	40 85       	lddsp	r5,sp[0x20]
80007850:	50 99       	stdsp	sp[0x24],r9
80007852:	50 26       	stdsp	sp[0x8],r6
80007854:	50 e1       	stdsp	sp[0x38],r1
80007856:	04 9b       	mov	r11,r2
80007858:	06 9c       	mov	r12,r3
8000785a:	fe b0 fa 7d 	rcall	80006d54 <quorem>
8000785e:	40 4b       	lddsp	r11,sp[0x10]
80007860:	f8 c0 ff d0 	sub	r0,r12,-48
80007864:	06 9c       	mov	r12,r3
80007866:	e0 a0 07 d5 	rcall	80008810 <__mcmp>
8000786a:	08 9a       	mov	r10,r4
8000786c:	50 6c       	stdsp	sp[0x18],r12
8000786e:	04 9b       	mov	r11,r2
80007870:	0e 9c       	mov	r12,r7
80007872:	e0 a0 08 8b 	rcall	80008988 <__mdiff>
80007876:	18 91       	mov	r1,r12
80007878:	78 38       	ld.w	r8,r12[0xc]
8000787a:	58 08       	cp.w	r8,0
8000787c:	c0 30       	breq	80007882 <_dtoa_r+0xa0e>
8000787e:	30 16       	mov	r6,1
80007880:	c0 68       	rjmp	8000788c <_dtoa_r+0xa18>
80007882:	18 9b       	mov	r11,r12
80007884:	06 9c       	mov	r12,r3
80007886:	e0 a0 07 c5 	rcall	80008810 <__mcmp>
8000788a:	18 96       	mov	r6,r12
8000788c:	0e 9c       	mov	r12,r7
8000788e:	02 9b       	mov	r11,r1
80007890:	e0 a0 07 da 	rcall	80008844 <_Bfree>
80007894:	40 cc       	lddsp	r12,sp[0x30]
80007896:	ed ec 10 08 	or	r8,r6,r12
8000789a:	c0 d1       	brne	800078b4 <_dtoa_r+0xa40>
8000789c:	40 db       	lddsp	r11,sp[0x34]
8000789e:	58 0b       	cp.w	r11,0
800078a0:	c0 a1       	brne	800078b4 <_dtoa_r+0xa40>
800078a2:	40 26       	lddsp	r6,sp[0x8]
800078a4:	e0 40 00 39 	cp.w	r0,57
800078a8:	c3 00       	breq	80007908 <_dtoa_r+0xa94>
800078aa:	40 6a       	lddsp	r10,sp[0x18]
800078ac:	58 0a       	cp.w	r10,0
800078ae:	e0 89 00 24 	brgt	800078f6 <_dtoa_r+0xa82>
800078b2:	c2 f8       	rjmp	80007910 <_dtoa_r+0xa9c>
800078b4:	40 69       	lddsp	r9,sp[0x18]
800078b6:	58 09       	cp.w	r9,0
800078b8:	c0 85       	brlt	800078c8 <_dtoa_r+0xa54>
800078ba:	12 98       	mov	r8,r9
800078bc:	40 cc       	lddsp	r12,sp[0x30]
800078be:	18 48       	or	r8,r12
800078c0:	c1 d1       	brne	800078fa <_dtoa_r+0xa86>
800078c2:	40 db       	lddsp	r11,sp[0x34]
800078c4:	58 0b       	cp.w	r11,0
800078c6:	c1 a1       	brne	800078fa <_dtoa_r+0xa86>
800078c8:	0c 99       	mov	r9,r6
800078ca:	40 26       	lddsp	r6,sp[0x8]
800078cc:	58 09       	cp.w	r9,0
800078ce:	e0 8a 00 21 	brle	80007910 <_dtoa_r+0xa9c>
800078d2:	06 9b       	mov	r11,r3
800078d4:	30 1a       	mov	r10,1
800078d6:	0e 9c       	mov	r12,r7
800078d8:	e0 a0 08 c0 	rcall	80008a58 <__lshift>
800078dc:	04 9b       	mov	r11,r2
800078de:	18 93       	mov	r3,r12
800078e0:	e0 a0 07 98 	rcall	80008810 <__mcmp>
800078e4:	e0 89 00 06 	brgt	800078f0 <_dtoa_r+0xa7c>
800078e8:	c1 41       	brne	80007910 <_dtoa_r+0xa9c>
800078ea:	ed b0 00 00 	bld	r0,0x0
800078ee:	c1 11       	brne	80007910 <_dtoa_r+0xa9c>
800078f0:	e0 40 00 39 	cp.w	r0,57
800078f4:	c0 a0       	breq	80007908 <_dtoa_r+0xa94>
800078f6:	2f f0       	sub	r0,-1
800078f8:	c0 c8       	rjmp	80007910 <_dtoa_r+0xa9c>
800078fa:	58 06       	cp.w	r6,0
800078fc:	e0 8a 00 0c 	brle	80007914 <_dtoa_r+0xaa0>
80007900:	40 26       	lddsp	r6,sp[0x8]
80007902:	e0 40 00 39 	cp.w	r0,57
80007906:	c0 41       	brne	8000790e <_dtoa_r+0xa9a>
80007908:	33 98       	mov	r8,57
8000790a:	0a c8       	st.b	r5++,r8
8000790c:	c6 78       	rjmp	800079da <_dtoa_r+0xb66>
8000790e:	2f f0       	sub	r0,-1
80007910:	0a c0       	st.b	r5++,r0
80007912:	c7 58       	rjmp	800079fc <_dtoa_r+0xb88>
80007914:	0a c0       	st.b	r5++,r0
80007916:	40 9a       	lddsp	r10,sp[0x24]
80007918:	40 e9       	lddsp	r9,sp[0x38]
8000791a:	12 3a       	cp.w	r10,r9
8000791c:	c4 30       	breq	800079a2 <_dtoa_r+0xb2e>
8000791e:	06 9b       	mov	r11,r3
80007920:	30 09       	mov	r9,0
80007922:	30 aa       	mov	r10,10
80007924:	0e 9c       	mov	r12,r7
80007926:	e0 a0 09 65 	rcall	80008bf0 <__multadd>
8000792a:	40 48       	lddsp	r8,sp[0x10]
8000792c:	18 93       	mov	r3,r12
8000792e:	08 38       	cp.w	r8,r4
80007930:	c0 91       	brne	80007942 <_dtoa_r+0xace>
80007932:	10 9b       	mov	r11,r8
80007934:	30 09       	mov	r9,0
80007936:	30 aa       	mov	r10,10
80007938:	0e 9c       	mov	r12,r7
8000793a:	e0 a0 09 5b 	rcall	80008bf0 <__multadd>
8000793e:	50 4c       	stdsp	sp[0x10],r12
80007940:	c0 e8       	rjmp	8000795c <_dtoa_r+0xae8>
80007942:	40 4b       	lddsp	r11,sp[0x10]
80007944:	30 09       	mov	r9,0
80007946:	30 aa       	mov	r10,10
80007948:	0e 9c       	mov	r12,r7
8000794a:	e0 a0 09 53 	rcall	80008bf0 <__multadd>
8000794e:	08 9b       	mov	r11,r4
80007950:	50 4c       	stdsp	sp[0x10],r12
80007952:	30 09       	mov	r9,0
80007954:	30 aa       	mov	r10,10
80007956:	0e 9c       	mov	r12,r7
80007958:	e0 a0 09 4c 	rcall	80008bf0 <__multadd>
8000795c:	18 94       	mov	r4,r12
8000795e:	40 9c       	lddsp	r12,sp[0x24]
80007960:	2f fc       	sub	r12,-1
80007962:	50 9c       	stdsp	sp[0x24],r12
80007964:	c7 9b       	rjmp	80007856 <_dtoa_r+0x9e2>
80007966:	30 18       	mov	r8,1
80007968:	06 90       	mov	r0,r3
8000796a:	40 85       	lddsp	r5,sp[0x20]
8000796c:	08 93       	mov	r3,r4
8000796e:	0c 94       	mov	r4,r6
80007970:	10 96       	mov	r6,r8
80007972:	04 9b       	mov	r11,r2
80007974:	00 9c       	mov	r12,r0
80007976:	fe b0 f9 ef 	rcall	80006d54 <quorem>
8000797a:	2d 0c       	sub	r12,-48
8000797c:	0a cc       	st.b	r5++,r12
8000797e:	02 36       	cp.w	r6,r1
80007980:	c0 a4       	brge	80007994 <_dtoa_r+0xb20>
80007982:	00 9b       	mov	r11,r0
80007984:	30 09       	mov	r9,0
80007986:	30 aa       	mov	r10,10
80007988:	0e 9c       	mov	r12,r7
8000798a:	2f f6       	sub	r6,-1
8000798c:	e0 a0 09 32 	rcall	80008bf0 <__multadd>
80007990:	18 90       	mov	r0,r12
80007992:	cf 0b       	rjmp	80007972 <_dtoa_r+0xafe>
80007994:	08 96       	mov	r6,r4
80007996:	30 0b       	mov	r11,0
80007998:	06 94       	mov	r4,r3
8000799a:	50 4b       	stdsp	sp[0x10],r11
8000799c:	00 93       	mov	r3,r0
8000799e:	18 90       	mov	r0,r12
800079a0:	c0 28       	rjmp	800079a4 <_dtoa_r+0xb30>
800079a2:	40 26       	lddsp	r6,sp[0x8]
800079a4:	06 9b       	mov	r11,r3
800079a6:	30 1a       	mov	r10,1
800079a8:	0e 9c       	mov	r12,r7
800079aa:	e0 a0 08 57 	rcall	80008a58 <__lshift>
800079ae:	04 9b       	mov	r11,r2
800079b0:	18 93       	mov	r3,r12
800079b2:	e0 a0 07 2f 	rcall	80008810 <__mcmp>
800079b6:	e0 89 00 12 	brgt	800079da <_dtoa_r+0xb66>
800079ba:	c1 b1       	brne	800079f0 <_dtoa_r+0xb7c>
800079bc:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
800079c0:	c0 d1       	brne	800079da <_dtoa_r+0xb66>
800079c2:	c1 78       	rjmp	800079f0 <_dtoa_r+0xb7c>
800079c4:	40 89       	lddsp	r9,sp[0x20]
800079c6:	12 38       	cp.w	r8,r9
800079c8:	c0 30       	breq	800079ce <_dtoa_r+0xb5a>
800079ca:	10 95       	mov	r5,r8
800079cc:	c0 88       	rjmp	800079dc <_dtoa_r+0xb68>
800079ce:	2f f6       	sub	r6,-1
800079d0:	50 66       	stdsp	sp[0x18],r6
800079d2:	33 18       	mov	r8,49
800079d4:	40 8c       	lddsp	r12,sp[0x20]
800079d6:	b8 88       	st.b	r12[0x0],r8
800079d8:	c1 38       	rjmp	800079fe <_dtoa_r+0xb8a>
800079da:	33 9a       	mov	r10,57
800079dc:	0a 98       	mov	r8,r5
800079de:	11 79       	ld.ub	r9,--r8
800079e0:	f4 09 18 00 	cp.b	r9,r10
800079e4:	cf 00       	breq	800079c4 <_dtoa_r+0xb50>
800079e6:	2f f9       	sub	r9,-1
800079e8:	b0 89       	st.b	r8[0x0],r9
800079ea:	c0 98       	rjmp	800079fc <_dtoa_r+0xb88>
800079ec:	10 95       	mov	r5,r8
800079ee:	c0 28       	rjmp	800079f2 <_dtoa_r+0xb7e>
800079f0:	33 09       	mov	r9,48
800079f2:	0a 98       	mov	r8,r5
800079f4:	11 7a       	ld.ub	r10,--r8
800079f6:	f2 0a 18 00 	cp.b	r10,r9
800079fa:	cf 90       	breq	800079ec <_dtoa_r+0xb78>
800079fc:	50 66       	stdsp	sp[0x18],r6
800079fe:	04 9b       	mov	r11,r2
80007a00:	0e 9c       	mov	r12,r7
80007a02:	e0 a0 07 21 	rcall	80008844 <_Bfree>
80007a06:	58 04       	cp.w	r4,0
80007a08:	c1 20       	breq	80007a2c <_dtoa_r+0xbb8>
80007a0a:	40 4b       	lddsp	r11,sp[0x10]
80007a0c:	08 3b       	cp.w	r11,r4
80007a0e:	5f 19       	srne	r9
80007a10:	58 0b       	cp.w	r11,0
80007a12:	5f 18       	srne	r8
80007a14:	f3 e8 00 08 	and	r8,r9,r8
80007a18:	c0 40       	breq	80007a20 <_dtoa_r+0xbac>
80007a1a:	0e 9c       	mov	r12,r7
80007a1c:	e0 a0 07 14 	rcall	80008844 <_Bfree>
80007a20:	08 9b       	mov	r11,r4
80007a22:	0e 9c       	mov	r12,r7
80007a24:	e0 a0 07 10 	rcall	80008844 <_Bfree>
80007a28:	c0 28       	rjmp	80007a2c <_dtoa_r+0xbb8>
80007a2a:	50 66       	stdsp	sp[0x18],r6
80007a2c:	0e 9c       	mov	r12,r7
80007a2e:	06 9b       	mov	r11,r3
80007a30:	e0 a0 07 0a 	rcall	80008844 <_Bfree>
80007a34:	30 08       	mov	r8,0
80007a36:	aa 88       	st.b	r5[0x0],r8
80007a38:	40 68       	lddsp	r8,sp[0x18]
80007a3a:	41 5a       	lddsp	r10,sp[0x54]
80007a3c:	2f f8       	sub	r8,-1
80007a3e:	41 29       	lddsp	r9,sp[0x48]
80007a40:	95 08       	st.w	r10[0x0],r8
80007a42:	40 8c       	lddsp	r12,sp[0x20]
80007a44:	58 09       	cp.w	r9,0
80007a46:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80007a4a:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80007a4e:	2e 6d       	sub	sp,-104
80007a50:	d8 32       	popm	r0-r7,pc
80007a52:	d7 03       	nop

80007a54 <_fflush_r>:
80007a54:	d4 21       	pushm	r4-r7,lr
80007a56:	16 97       	mov	r7,r11
80007a58:	18 96       	mov	r6,r12
80007a5a:	76 48       	ld.w	r8,r11[0x10]
80007a5c:	58 08       	cp.w	r8,0
80007a5e:	c7 c0       	breq	80007b56 <_fflush_r+0x102>
80007a60:	58 0c       	cp.w	r12,0
80007a62:	c0 50       	breq	80007a6c <_fflush_r+0x18>
80007a64:	78 68       	ld.w	r8,r12[0x18]
80007a66:	58 08       	cp.w	r8,0
80007a68:	c0 21       	brne	80007a6c <_fflush_r+0x18>
80007a6a:	cd 1c       	rcall	80007c0c <__sinit>
80007a6c:	4b b8       	lddpc	r8,80007b58 <_fflush_r+0x104>
80007a6e:	10 37       	cp.w	r7,r8
80007a70:	c0 31       	brne	80007a76 <_fflush_r+0x22>
80007a72:	6c 07       	ld.w	r7,r6[0x0]
80007a74:	c0 a8       	rjmp	80007a88 <_fflush_r+0x34>
80007a76:	4b a8       	lddpc	r8,80007b5c <_fflush_r+0x108>
80007a78:	10 37       	cp.w	r7,r8
80007a7a:	c0 31       	brne	80007a80 <_fflush_r+0x2c>
80007a7c:	6c 17       	ld.w	r7,r6[0x4]
80007a7e:	c0 58       	rjmp	80007a88 <_fflush_r+0x34>
80007a80:	4b 88       	lddpc	r8,80007b60 <_fflush_r+0x10c>
80007a82:	10 37       	cp.w	r7,r8
80007a84:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80007a88:	8e 6a       	ld.sh	r10,r7[0xc]
80007a8a:	14 98       	mov	r8,r10
80007a8c:	ed ba 00 03 	bld	r10,0x3
80007a90:	c4 20       	breq	80007b14 <_fflush_r+0xc0>
80007a92:	ab ba       	sbr	r10,0xb
80007a94:	ae 6a       	st.h	r7[0xc],r10
80007a96:	6e 18       	ld.w	r8,r7[0x4]
80007a98:	58 08       	cp.w	r8,0
80007a9a:	e0 89 00 06 	brgt	80007aa6 <_fflush_r+0x52>
80007a9e:	6f 08       	ld.w	r8,r7[0x40]
80007aa0:	58 08       	cp.w	r8,0
80007aa2:	e0 8a 00 5a 	brle	80007b56 <_fflush_r+0x102>
80007aa6:	6e b8       	ld.w	r8,r7[0x2c]
80007aa8:	58 08       	cp.w	r8,0
80007aaa:	c5 60       	breq	80007b56 <_fflush_r+0x102>
80007aac:	e2 1a 10 00 	andl	r10,0x1000,COH
80007ab0:	c0 30       	breq	80007ab6 <_fflush_r+0x62>
80007ab2:	6f 55       	ld.w	r5,r7[0x54]
80007ab4:	c0 f8       	rjmp	80007ad2 <_fflush_r+0x7e>
80007ab6:	30 19       	mov	r9,1
80007ab8:	6e 8b       	ld.w	r11,r7[0x20]
80007aba:	0c 9c       	mov	r12,r6
80007abc:	5d 18       	icall	r8
80007abe:	18 95       	mov	r5,r12
80007ac0:	5b fc       	cp.w	r12,-1
80007ac2:	c0 81       	brne	80007ad2 <_fflush_r+0x7e>
80007ac4:	6c 38       	ld.w	r8,r6[0xc]
80007ac6:	59 d8       	cp.w	r8,29
80007ac8:	c4 70       	breq	80007b56 <_fflush_r+0x102>
80007aca:	8e 68       	ld.sh	r8,r7[0xc]
80007acc:	a7 a8       	sbr	r8,0x6
80007ace:	ae 68       	st.h	r7[0xc],r8
80007ad0:	d8 22       	popm	r4-r7,pc
80007ad2:	8e 68       	ld.sh	r8,r7[0xc]
80007ad4:	ed b8 00 02 	bld	r8,0x2
80007ad8:	c0 91       	brne	80007aea <_fflush_r+0x96>
80007ada:	6e 18       	ld.w	r8,r7[0x4]
80007adc:	10 15       	sub	r5,r8
80007ade:	6e d8       	ld.w	r8,r7[0x34]
80007ae0:	58 08       	cp.w	r8,0
80007ae2:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80007ae6:	eb d8 e1 15 	subne	r5,r5,r8
80007aea:	6e b8       	ld.w	r8,r7[0x2c]
80007aec:	0c 9c       	mov	r12,r6
80007aee:	30 09       	mov	r9,0
80007af0:	0a 9a       	mov	r10,r5
80007af2:	6e 8b       	ld.w	r11,r7[0x20]
80007af4:	5d 18       	icall	r8
80007af6:	8e 68       	ld.sh	r8,r7[0xc]
80007af8:	0a 3c       	cp.w	r12,r5
80007afa:	c2 61       	brne	80007b46 <_fflush_r+0xf2>
80007afc:	ab d8       	cbr	r8,0xb
80007afe:	30 0c       	mov	r12,0
80007b00:	6e 49       	ld.w	r9,r7[0x10]
80007b02:	ae 68       	st.h	r7[0xc],r8
80007b04:	8f 1c       	st.w	r7[0x4],r12
80007b06:	8f 09       	st.w	r7[0x0],r9
80007b08:	ed b8 00 0c 	bld	r8,0xc
80007b0c:	c2 51       	brne	80007b56 <_fflush_r+0x102>
80007b0e:	ef 45 00 54 	st.w	r7[84],r5
80007b12:	d8 22       	popm	r4-r7,pc
80007b14:	6e 45       	ld.w	r5,r7[0x10]
80007b16:	58 05       	cp.w	r5,0
80007b18:	c1 f0       	breq	80007b56 <_fflush_r+0x102>
80007b1a:	6e 04       	ld.w	r4,r7[0x0]
80007b1c:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80007b20:	8f 05       	st.w	r7[0x0],r5
80007b22:	f9 b8 01 00 	movne	r8,0
80007b26:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80007b2a:	0a 14       	sub	r4,r5
80007b2c:	8f 28       	st.w	r7[0x8],r8
80007b2e:	c1 18       	rjmp	80007b50 <_fflush_r+0xfc>
80007b30:	08 99       	mov	r9,r4
80007b32:	0a 9a       	mov	r10,r5
80007b34:	6e a8       	ld.w	r8,r7[0x28]
80007b36:	6e 8b       	ld.w	r11,r7[0x20]
80007b38:	0c 9c       	mov	r12,r6
80007b3a:	5d 18       	icall	r8
80007b3c:	18 14       	sub	r4,r12
80007b3e:	58 0c       	cp.w	r12,0
80007b40:	e0 89 00 07 	brgt	80007b4e <_fflush_r+0xfa>
80007b44:	8e 68       	ld.sh	r8,r7[0xc]
80007b46:	a7 a8       	sbr	r8,0x6
80007b48:	3f fc       	mov	r12,-1
80007b4a:	ae 68       	st.h	r7[0xc],r8
80007b4c:	d8 22       	popm	r4-r7,pc
80007b4e:	18 05       	add	r5,r12
80007b50:	58 04       	cp.w	r4,0
80007b52:	fe 99 ff ef 	brgt	80007b30 <_fflush_r+0xdc>
80007b56:	d8 2a       	popm	r4-r7,pc,r12=0
80007b58:	80 07       	ld.sh	r7,r0[0x0]
80007b5a:	b7 dc       	cbr	r12,0x17
80007b5c:	80 07       	ld.sh	r7,r0[0x0]
80007b5e:	b7 fc       	*unknown*
80007b60:	80 07       	ld.sh	r7,r0[0x0]
80007b62:	b8 1c       	st.h	r12[0x2],r12

80007b64 <__sfp_lock_acquire>:
80007b64:	5e fc       	retal	r12

80007b66 <__sfp_lock_release>:
80007b66:	5e fc       	retal	r12

80007b68 <_cleanup_r>:
80007b68:	d4 01       	pushm	lr
80007b6a:	fe cb e8 5e 	sub	r11,pc,-6050
80007b6e:	e0 a0 02 ff 	rcall	8000816c <_fwalk>
80007b72:	d8 02       	popm	pc

80007b74 <__sfmoreglue>:
80007b74:	d4 21       	pushm	r4-r7,lr
80007b76:	16 95       	mov	r5,r11
80007b78:	f6 06 10 5c 	mul	r6,r11,92
80007b7c:	ec cb ff f4 	sub	r11,r6,-12
80007b80:	e0 a0 03 86 	rcall	8000828c <_malloc_r>
80007b84:	18 97       	mov	r7,r12
80007b86:	c0 90       	breq	80007b98 <__sfmoreglue+0x24>
80007b88:	99 15       	st.w	r12[0x4],r5
80007b8a:	30 0b       	mov	r11,0
80007b8c:	2f 4c       	sub	r12,-12
80007b8e:	0c 9a       	mov	r10,r6
80007b90:	8f 2c       	st.w	r7[0x8],r12
80007b92:	8f 0b       	st.w	r7[0x0],r11
80007b94:	e0 a0 05 be 	rcall	80008710 <memset>
80007b98:	0e 9c       	mov	r12,r7
80007b9a:	d8 22       	popm	r4-r7,pc

80007b9c <__sfp>:
80007b9c:	d4 21       	pushm	r4-r7,lr
80007b9e:	49 b8       	lddpc	r8,80007c08 <__sfp+0x6c>
80007ba0:	18 96       	mov	r6,r12
80007ba2:	70 07       	ld.w	r7,r8[0x0]
80007ba4:	6e 68       	ld.w	r8,r7[0x18]
80007ba6:	58 08       	cp.w	r8,0
80007ba8:	c0 31       	brne	80007bae <__sfp+0x12>
80007baa:	0e 9c       	mov	r12,r7
80007bac:	c3 0c       	rcall	80007c0c <__sinit>
80007bae:	ee c7 ff 28 	sub	r7,r7,-216
80007bb2:	30 05       	mov	r5,0
80007bb4:	6e 2c       	ld.w	r12,r7[0x8]
80007bb6:	6e 18       	ld.w	r8,r7[0x4]
80007bb8:	c0 68       	rjmp	80007bc4 <__sfp+0x28>
80007bba:	98 69       	ld.sh	r9,r12[0xc]
80007bbc:	ea 09 19 00 	cp.h	r9,r5
80007bc0:	c1 10       	breq	80007be2 <__sfp+0x46>
80007bc2:	2a 4c       	sub	r12,-92
80007bc4:	20 18       	sub	r8,1
80007bc6:	cf a7       	brpl	80007bba <__sfp+0x1e>
80007bc8:	6e 08       	ld.w	r8,r7[0x0]
80007bca:	58 08       	cp.w	r8,0
80007bcc:	c0 61       	brne	80007bd8 <__sfp+0x3c>
80007bce:	30 4b       	mov	r11,4
80007bd0:	0c 9c       	mov	r12,r6
80007bd2:	cd 1f       	rcall	80007b74 <__sfmoreglue>
80007bd4:	8f 0c       	st.w	r7[0x0],r12
80007bd6:	c0 30       	breq	80007bdc <__sfp+0x40>
80007bd8:	6e 07       	ld.w	r7,r7[0x0]
80007bda:	ce db       	rjmp	80007bb4 <__sfp+0x18>
80007bdc:	30 c8       	mov	r8,12
80007bde:	8d 38       	st.w	r6[0xc],r8
80007be0:	d8 22       	popm	r4-r7,pc
80007be2:	30 08       	mov	r8,0
80007be4:	f9 48 00 4c 	st.w	r12[76],r8
80007be8:	99 08       	st.w	r12[0x0],r8
80007bea:	99 28       	st.w	r12[0x8],r8
80007bec:	99 18       	st.w	r12[0x4],r8
80007bee:	99 48       	st.w	r12[0x10],r8
80007bf0:	99 58       	st.w	r12[0x14],r8
80007bf2:	99 68       	st.w	r12[0x18],r8
80007bf4:	99 d8       	st.w	r12[0x34],r8
80007bf6:	99 e8       	st.w	r12[0x38],r8
80007bf8:	f9 48 00 48 	st.w	r12[72],r8
80007bfc:	3f f8       	mov	r8,-1
80007bfe:	b8 78       	st.h	r12[0xe],r8
80007c00:	30 18       	mov	r8,1
80007c02:	b8 68       	st.h	r12[0xc],r8
80007c04:	d8 22       	popm	r4-r7,pc
80007c06:	d7 03       	nop
80007c08:	80 07       	ld.sh	r7,r0[0x0]
80007c0a:	b8 40       	st.h	r12[0x8],r0

80007c0c <__sinit>:
80007c0c:	d4 21       	pushm	r4-r7,lr
80007c0e:	18 96       	mov	r6,r12
80007c10:	78 67       	ld.w	r7,r12[0x18]
80007c12:	58 07       	cp.w	r7,0
80007c14:	c4 91       	brne	80007ca6 <__sinit+0x9a>
80007c16:	fe c8 00 ae 	sub	r8,pc,174
80007c1a:	30 15       	mov	r5,1
80007c1c:	99 a8       	st.w	r12[0x28],r8
80007c1e:	f9 47 00 d8 	st.w	r12[216],r7
80007c22:	f9 47 00 dc 	st.w	r12[220],r7
80007c26:	f9 47 00 e0 	st.w	r12[224],r7
80007c2a:	99 65       	st.w	r12[0x18],r5
80007c2c:	cb 8f       	rcall	80007b9c <__sfp>
80007c2e:	8d 0c       	st.w	r6[0x0],r12
80007c30:	0c 9c       	mov	r12,r6
80007c32:	cb 5f       	rcall	80007b9c <__sfp>
80007c34:	8d 1c       	st.w	r6[0x4],r12
80007c36:	0c 9c       	mov	r12,r6
80007c38:	cb 2f       	rcall	80007b9c <__sfp>
80007c3a:	6c 09       	ld.w	r9,r6[0x0]
80007c3c:	30 48       	mov	r8,4
80007c3e:	93 07       	st.w	r9[0x0],r7
80007c40:	b2 68       	st.h	r9[0xc],r8
80007c42:	93 17       	st.w	r9[0x4],r7
80007c44:	93 27       	st.w	r9[0x8],r7
80007c46:	6c 18       	ld.w	r8,r6[0x4]
80007c48:	b2 77       	st.h	r9[0xe],r7
80007c4a:	93 47       	st.w	r9[0x10],r7
80007c4c:	93 57       	st.w	r9[0x14],r7
80007c4e:	93 67       	st.w	r9[0x18],r7
80007c50:	93 89       	st.w	r9[0x20],r9
80007c52:	91 07       	st.w	r8[0x0],r7
80007c54:	91 17       	st.w	r8[0x4],r7
80007c56:	91 27       	st.w	r8[0x8],r7
80007c58:	fe ce eb e0 	sub	lr,pc,-5152
80007c5c:	fe cb ec 10 	sub	r11,pc,-5104
80007c60:	93 9e       	st.w	r9[0x24],lr
80007c62:	93 ab       	st.w	r9[0x28],r11
80007c64:	fe ca ec 38 	sub	r10,pc,-5064
80007c68:	fe c4 ec 44 	sub	r4,pc,-5052
80007c6c:	93 ba       	st.w	r9[0x2c],r10
80007c6e:	93 c4       	st.w	r9[0x30],r4
80007c70:	30 99       	mov	r9,9
80007c72:	b0 69       	st.h	r8[0xc],r9
80007c74:	b0 75       	st.h	r8[0xe],r5
80007c76:	91 c4       	st.w	r8[0x30],r4
80007c78:	91 47       	st.w	r8[0x10],r7
80007c7a:	91 57       	st.w	r8[0x14],r7
80007c7c:	91 67       	st.w	r8[0x18],r7
80007c7e:	91 88       	st.w	r8[0x20],r8
80007c80:	91 9e       	st.w	r8[0x24],lr
80007c82:	91 ab       	st.w	r8[0x28],r11
80007c84:	91 ba       	st.w	r8[0x2c],r10
80007c86:	8d 2c       	st.w	r6[0x8],r12
80007c88:	31 28       	mov	r8,18
80007c8a:	99 07       	st.w	r12[0x0],r7
80007c8c:	b8 68       	st.h	r12[0xc],r8
80007c8e:	99 17       	st.w	r12[0x4],r7
80007c90:	99 27       	st.w	r12[0x8],r7
80007c92:	30 28       	mov	r8,2
80007c94:	b8 78       	st.h	r12[0xe],r8
80007c96:	99 c4       	st.w	r12[0x30],r4
80007c98:	99 67       	st.w	r12[0x18],r7
80007c9a:	99 9e       	st.w	r12[0x24],lr
80007c9c:	99 ab       	st.w	r12[0x28],r11
80007c9e:	99 ba       	st.w	r12[0x2c],r10
80007ca0:	99 47       	st.w	r12[0x10],r7
80007ca2:	99 57       	st.w	r12[0x14],r7
80007ca4:	99 8c       	st.w	r12[0x20],r12
80007ca6:	d8 22       	popm	r4-r7,pc

80007ca8 <_malloc_trim_r>:
80007ca8:	d4 21       	pushm	r4-r7,lr
80007caa:	16 95       	mov	r5,r11
80007cac:	18 97       	mov	r7,r12
80007cae:	e0 a0 05 38 	rcall	8000871e <__malloc_lock>
80007cb2:	e0 64 01 20 	mov	r4,288
80007cb6:	68 28       	ld.w	r8,r4[0x8]
80007cb8:	70 16       	ld.w	r6,r8[0x4]
80007cba:	e0 16 ff fc 	andl	r6,0xfffc
80007cbe:	ec c8 ff 91 	sub	r8,r6,-111
80007cc2:	f0 05 01 05 	sub	r5,r8,r5
80007cc6:	e0 15 ff 80 	andl	r5,0xff80
80007cca:	ea c5 00 80 	sub	r5,r5,128
80007cce:	e0 45 00 7f 	cp.w	r5,127
80007cd2:	e0 8a 00 25 	brle	80007d1c <_malloc_trim_r+0x74>
80007cd6:	30 0b       	mov	r11,0
80007cd8:	0e 9c       	mov	r12,r7
80007cda:	e0 a0 09 95 	rcall	80009004 <_sbrk_r>
80007cde:	68 28       	ld.w	r8,r4[0x8]
80007ce0:	0c 08       	add	r8,r6
80007ce2:	10 3c       	cp.w	r12,r8
80007ce4:	c1 c1       	brne	80007d1c <_malloc_trim_r+0x74>
80007ce6:	ea 0b 11 00 	rsub	r11,r5,0
80007cea:	0e 9c       	mov	r12,r7
80007cec:	e0 a0 09 8c 	rcall	80009004 <_sbrk_r>
80007cf0:	5b fc       	cp.w	r12,-1
80007cf2:	c1 91       	brne	80007d24 <_malloc_trim_r+0x7c>
80007cf4:	30 0b       	mov	r11,0
80007cf6:	0e 9c       	mov	r12,r7
80007cf8:	e0 a0 09 86 	rcall	80009004 <_sbrk_r>
80007cfc:	68 28       	ld.w	r8,r4[0x8]
80007cfe:	f8 08 01 09 	sub	r9,r12,r8
80007d02:	58 f9       	cp.w	r9,15
80007d04:	e0 8a 00 0c 	brle	80007d1c <_malloc_trim_r+0x74>
80007d08:	a1 a9       	sbr	r9,0x0
80007d0a:	91 19       	st.w	r8[0x4],r9
80007d0c:	e0 68 05 2c 	mov	r8,1324
80007d10:	70 09       	ld.w	r9,r8[0x0]
80007d12:	e0 68 06 7c 	mov	r8,1660
80007d16:	f8 09 01 09 	sub	r9,r12,r9
80007d1a:	91 09       	st.w	r8[0x0],r9
80007d1c:	0e 9c       	mov	r12,r7
80007d1e:	e0 a0 05 01 	rcall	80008720 <__malloc_unlock>
80007d22:	d8 2a       	popm	r4-r7,pc,r12=0
80007d24:	68 28       	ld.w	r8,r4[0x8]
80007d26:	0a 16       	sub	r6,r5
80007d28:	a1 a6       	sbr	r6,0x0
80007d2a:	91 16       	st.w	r8[0x4],r6
80007d2c:	e0 68 06 7c 	mov	r8,1660
80007d30:	70 09       	ld.w	r9,r8[0x0]
80007d32:	0a 19       	sub	r9,r5
80007d34:	0e 9c       	mov	r12,r7
80007d36:	91 09       	st.w	r8[0x0],r9
80007d38:	e0 a0 04 f4 	rcall	80008720 <__malloc_unlock>
80007d3c:	da 2a       	popm	r4-r7,pc,r12=1
80007d3e:	d7 03       	nop

80007d40 <_free_r>:
80007d40:	d4 21       	pushm	r4-r7,lr
80007d42:	16 96       	mov	r6,r11
80007d44:	18 97       	mov	r7,r12
80007d46:	58 0b       	cp.w	r11,0
80007d48:	e0 80 00 c0 	breq	80007ec8 <_free_r+0x188>
80007d4c:	e0 a0 04 e9 	rcall	8000871e <__malloc_lock>
80007d50:	20 86       	sub	r6,8
80007d52:	e0 6a 01 20 	mov	r10,288
80007d56:	6c 18       	ld.w	r8,r6[0x4]
80007d58:	74 2e       	ld.w	lr,r10[0x8]
80007d5a:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007d5e:	a1 c8       	cbr	r8,0x0
80007d60:	ec 08 00 09 	add	r9,r6,r8
80007d64:	72 1b       	ld.w	r11,r9[0x4]
80007d66:	e0 1b ff fc 	andl	r11,0xfffc
80007d6a:	1c 39       	cp.w	r9,lr
80007d6c:	c1 e1       	brne	80007da8 <_free_r+0x68>
80007d6e:	f6 08 00 08 	add	r8,r11,r8
80007d72:	58 0c       	cp.w	r12,0
80007d74:	c0 81       	brne	80007d84 <_free_r+0x44>
80007d76:	6c 09       	ld.w	r9,r6[0x0]
80007d78:	12 16       	sub	r6,r9
80007d7a:	12 08       	add	r8,r9
80007d7c:	6c 3b       	ld.w	r11,r6[0xc]
80007d7e:	6c 29       	ld.w	r9,r6[0x8]
80007d80:	97 29       	st.w	r11[0x8],r9
80007d82:	93 3b       	st.w	r9[0xc],r11
80007d84:	10 99       	mov	r9,r8
80007d86:	95 26       	st.w	r10[0x8],r6
80007d88:	a1 a9       	sbr	r9,0x0
80007d8a:	8d 19       	st.w	r6[0x4],r9
80007d8c:	e0 69 05 28 	mov	r9,1320
80007d90:	72 09       	ld.w	r9,r9[0x0]
80007d92:	12 38       	cp.w	r8,r9
80007d94:	c0 63       	brcs	80007da0 <_free_r+0x60>
80007d96:	e0 68 06 78 	mov	r8,1656
80007d9a:	0e 9c       	mov	r12,r7
80007d9c:	70 0b       	ld.w	r11,r8[0x0]
80007d9e:	c8 5f       	rcall	80007ca8 <_malloc_trim_r>
80007da0:	0e 9c       	mov	r12,r7
80007da2:	e0 a0 04 bf 	rcall	80008720 <__malloc_unlock>
80007da6:	d8 22       	popm	r4-r7,pc
80007da8:	93 1b       	st.w	r9[0x4],r11
80007daa:	58 0c       	cp.w	r12,0
80007dac:	c0 30       	breq	80007db2 <_free_r+0x72>
80007dae:	30 0c       	mov	r12,0
80007db0:	c1 08       	rjmp	80007dd0 <_free_r+0x90>
80007db2:	6c 0e       	ld.w	lr,r6[0x0]
80007db4:	f4 c5 ff f8 	sub	r5,r10,-8
80007db8:	1c 16       	sub	r6,lr
80007dba:	1c 08       	add	r8,lr
80007dbc:	6c 2e       	ld.w	lr,r6[0x8]
80007dbe:	0a 3e       	cp.w	lr,r5
80007dc0:	f9 bc 00 01 	moveq	r12,1
80007dc4:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80007dc8:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007dcc:	fd f5 1a 03 	st.wne	lr[0xc],r5
80007dd0:	f2 0b 00 0e 	add	lr,r9,r11
80007dd4:	7c 1e       	ld.w	lr,lr[0x4]
80007dd6:	ed be 00 00 	bld	lr,0x0
80007dda:	c1 40       	breq	80007e02 <_free_r+0xc2>
80007ddc:	16 08       	add	r8,r11
80007dde:	58 0c       	cp.w	r12,0
80007de0:	c0 d1       	brne	80007dfa <_free_r+0xba>
80007de2:	e0 6e 01 20 	mov	lr,288
80007de6:	72 2b       	ld.w	r11,r9[0x8]
80007de8:	2f 8e       	sub	lr,-8
80007dea:	1c 3b       	cp.w	r11,lr
80007dec:	c0 71       	brne	80007dfa <_free_r+0xba>
80007dee:	97 36       	st.w	r11[0xc],r6
80007df0:	97 26       	st.w	r11[0x8],r6
80007df2:	8d 2b       	st.w	r6[0x8],r11
80007df4:	8d 3b       	st.w	r6[0xc],r11
80007df6:	30 1c       	mov	r12,1
80007df8:	c0 58       	rjmp	80007e02 <_free_r+0xc2>
80007dfa:	72 2b       	ld.w	r11,r9[0x8]
80007dfc:	72 39       	ld.w	r9,r9[0xc]
80007dfe:	93 2b       	st.w	r9[0x8],r11
80007e00:	97 39       	st.w	r11[0xc],r9
80007e02:	10 99       	mov	r9,r8
80007e04:	ec 08 09 08 	st.w	r6[r8],r8
80007e08:	a1 a9       	sbr	r9,0x0
80007e0a:	8d 19       	st.w	r6[0x4],r9
80007e0c:	58 0c       	cp.w	r12,0
80007e0e:	c5 a1       	brne	80007ec2 <_free_r+0x182>
80007e10:	e0 48 01 ff 	cp.w	r8,511
80007e14:	e0 8b 00 13 	brhi	80007e3a <_free_r+0xfa>
80007e18:	a3 98       	lsr	r8,0x3
80007e1a:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007e1e:	72 2b       	ld.w	r11,r9[0x8]
80007e20:	8d 39       	st.w	r6[0xc],r9
80007e22:	8d 2b       	st.w	r6[0x8],r11
80007e24:	97 36       	st.w	r11[0xc],r6
80007e26:	93 26       	st.w	r9[0x8],r6
80007e28:	a3 48       	asr	r8,0x2
80007e2a:	74 19       	ld.w	r9,r10[0x4]
80007e2c:	30 1b       	mov	r11,1
80007e2e:	f6 08 09 48 	lsl	r8,r11,r8
80007e32:	f3 e8 10 08 	or	r8,r9,r8
80007e36:	95 18       	st.w	r10[0x4],r8
80007e38:	c4 58       	rjmp	80007ec2 <_free_r+0x182>
80007e3a:	f0 0b 16 09 	lsr	r11,r8,0x9
80007e3e:	58 4b       	cp.w	r11,4
80007e40:	e0 8b 00 06 	brhi	80007e4c <_free_r+0x10c>
80007e44:	f0 0b 16 06 	lsr	r11,r8,0x6
80007e48:	2c 8b       	sub	r11,-56
80007e4a:	c2 08       	rjmp	80007e8a <_free_r+0x14a>
80007e4c:	59 4b       	cp.w	r11,20
80007e4e:	e0 8b 00 04 	brhi	80007e56 <_free_r+0x116>
80007e52:	2a 5b       	sub	r11,-91
80007e54:	c1 b8       	rjmp	80007e8a <_free_r+0x14a>
80007e56:	e0 4b 00 54 	cp.w	r11,84
80007e5a:	e0 8b 00 06 	brhi	80007e66 <_free_r+0x126>
80007e5e:	f0 0b 16 0c 	lsr	r11,r8,0xc
80007e62:	29 2b       	sub	r11,-110
80007e64:	c1 38       	rjmp	80007e8a <_free_r+0x14a>
80007e66:	e0 4b 01 54 	cp.w	r11,340
80007e6a:	e0 8b 00 06 	brhi	80007e76 <_free_r+0x136>
80007e6e:	f0 0b 16 0f 	lsr	r11,r8,0xf
80007e72:	28 9b       	sub	r11,-119
80007e74:	c0 b8       	rjmp	80007e8a <_free_r+0x14a>
80007e76:	e0 4b 05 54 	cp.w	r11,1364
80007e7a:	e0 88 00 05 	brls	80007e84 <_free_r+0x144>
80007e7e:	37 eb       	mov	r11,126
80007e80:	c0 58       	rjmp	80007e8a <_free_r+0x14a>
80007e82:	d7 03       	nop
80007e84:	f0 0b 16 12 	lsr	r11,r8,0x12
80007e88:	28 4b       	sub	r11,-124
80007e8a:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007e8e:	78 29       	ld.w	r9,r12[0x8]
80007e90:	18 39       	cp.w	r9,r12
80007e92:	c0 e1       	brne	80007eae <_free_r+0x16e>
80007e94:	74 18       	ld.w	r8,r10[0x4]
80007e96:	a3 4b       	asr	r11,0x2
80007e98:	30 1c       	mov	r12,1
80007e9a:	f8 0b 09 4b 	lsl	r11,r12,r11
80007e9e:	f1 eb 10 0b 	or	r11,r8,r11
80007ea2:	12 98       	mov	r8,r9
80007ea4:	95 1b       	st.w	r10[0x4],r11
80007ea6:	c0 a8       	rjmp	80007eba <_free_r+0x17a>
80007ea8:	72 29       	ld.w	r9,r9[0x8]
80007eaa:	18 39       	cp.w	r9,r12
80007eac:	c0 60       	breq	80007eb8 <_free_r+0x178>
80007eae:	72 1a       	ld.w	r10,r9[0x4]
80007eb0:	e0 1a ff fc 	andl	r10,0xfffc
80007eb4:	14 38       	cp.w	r8,r10
80007eb6:	cf 93       	brcs	80007ea8 <_free_r+0x168>
80007eb8:	72 38       	ld.w	r8,r9[0xc]
80007eba:	8d 38       	st.w	r6[0xc],r8
80007ebc:	8d 29       	st.w	r6[0x8],r9
80007ebe:	93 36       	st.w	r9[0xc],r6
80007ec0:	91 26       	st.w	r8[0x8],r6
80007ec2:	0e 9c       	mov	r12,r7
80007ec4:	e0 a0 04 2e 	rcall	80008720 <__malloc_unlock>
80007ec8:	d8 22       	popm	r4-r7,pc
80007eca:	d7 03       	nop

80007ecc <__sfvwrite_r>:
80007ecc:	d4 31       	pushm	r0-r7,lr
80007ece:	20 3d       	sub	sp,12
80007ed0:	14 94       	mov	r4,r10
80007ed2:	18 95       	mov	r5,r12
80007ed4:	16 97       	mov	r7,r11
80007ed6:	74 28       	ld.w	r8,r10[0x8]
80007ed8:	58 08       	cp.w	r8,0
80007eda:	e0 80 01 45 	breq	80008164 <__sfvwrite_r+0x298>
80007ede:	96 68       	ld.sh	r8,r11[0xc]
80007ee0:	ed b8 00 03 	bld	r8,0x3
80007ee4:	c0 41       	brne	80007eec <__sfvwrite_r+0x20>
80007ee6:	76 48       	ld.w	r8,r11[0x10]
80007ee8:	58 08       	cp.w	r8,0
80007eea:	c0 c1       	brne	80007f02 <__sfvwrite_r+0x36>
80007eec:	0e 9b       	mov	r11,r7
80007eee:	0a 9c       	mov	r12,r5
80007ef0:	fe b0 f6 c2 	rcall	80006c74 <__swsetup_r>
80007ef4:	c0 70       	breq	80007f02 <__sfvwrite_r+0x36>
80007ef6:	8e 68       	ld.sh	r8,r7[0xc]
80007ef8:	a7 a8       	sbr	r8,0x6
80007efa:	ae 68       	st.h	r7[0xc],r8
80007efc:	30 98       	mov	r8,9
80007efe:	8b 38       	st.w	r5[0xc],r8
80007f00:	c3 09       	rjmp	80008160 <__sfvwrite_r+0x294>
80007f02:	8e 63       	ld.sh	r3,r7[0xc]
80007f04:	68 00       	ld.w	r0,r4[0x0]
80007f06:	06 96       	mov	r6,r3
80007f08:	e2 16 00 02 	andl	r6,0x2,COH
80007f0c:	c2 10       	breq	80007f4e <__sfvwrite_r+0x82>
80007f0e:	30 03       	mov	r3,0
80007f10:	e0 62 04 00 	mov	r2,1024
80007f14:	06 96       	mov	r6,r3
80007f16:	c0 48       	rjmp	80007f1e <__sfvwrite_r+0x52>
80007f18:	60 03       	ld.w	r3,r0[0x0]
80007f1a:	60 16       	ld.w	r6,r0[0x4]
80007f1c:	2f 80       	sub	r0,-8
80007f1e:	58 06       	cp.w	r6,0
80007f20:	cf c0       	breq	80007f18 <__sfvwrite_r+0x4c>
80007f22:	e0 46 04 00 	cp.w	r6,1024
80007f26:	ec 09 17 80 	movls	r9,r6
80007f2a:	e4 09 17 b0 	movhi	r9,r2
80007f2e:	06 9a       	mov	r10,r3
80007f30:	6e a8       	ld.w	r8,r7[0x28]
80007f32:	6e 8b       	ld.w	r11,r7[0x20]
80007f34:	0a 9c       	mov	r12,r5
80007f36:	5d 18       	icall	r8
80007f38:	18 16       	sub	r6,r12
80007f3a:	58 0c       	cp.w	r12,0
80007f3c:	e0 8a 01 0f 	brle	8000815a <__sfvwrite_r+0x28e>
80007f40:	68 28       	ld.w	r8,r4[0x8]
80007f42:	18 18       	sub	r8,r12
80007f44:	89 28       	st.w	r4[0x8],r8
80007f46:	e0 80 01 0f 	breq	80008164 <__sfvwrite_r+0x298>
80007f4a:	18 03       	add	r3,r12
80007f4c:	ce 9b       	rjmp	80007f1e <__sfvwrite_r+0x52>
80007f4e:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80007f52:	c0 70       	breq	80007f60 <__sfvwrite_r+0x94>
80007f54:	50 06       	stdsp	sp[0x0],r6
80007f56:	0c 93       	mov	r3,r6
80007f58:	0c 91       	mov	r1,r6
80007f5a:	50 15       	stdsp	sp[0x4],r5
80007f5c:	08 92       	mov	r2,r4
80007f5e:	c9 e8       	rjmp	8000809a <__sfvwrite_r+0x1ce>
80007f60:	06 96       	mov	r6,r3
80007f62:	08 91       	mov	r1,r4
80007f64:	c0 48       	rjmp	80007f6c <__sfvwrite_r+0xa0>
80007f66:	60 03       	ld.w	r3,r0[0x0]
80007f68:	60 16       	ld.w	r6,r0[0x4]
80007f6a:	2f 80       	sub	r0,-8
80007f6c:	58 06       	cp.w	r6,0
80007f6e:	cf c0       	breq	80007f66 <__sfvwrite_r+0x9a>
80007f70:	8e 68       	ld.sh	r8,r7[0xc]
80007f72:	6e 24       	ld.w	r4,r7[0x8]
80007f74:	10 99       	mov	r9,r8
80007f76:	e2 19 02 00 	andl	r9,0x200,COH
80007f7a:	c5 50       	breq	80008024 <__sfvwrite_r+0x158>
80007f7c:	08 36       	cp.w	r6,r4
80007f7e:	c4 33       	brcs	80008004 <__sfvwrite_r+0x138>
80007f80:	10 99       	mov	r9,r8
80007f82:	e2 19 04 80 	andl	r9,0x480,COH
80007f86:	c3 f0       	breq	80008004 <__sfvwrite_r+0x138>
80007f88:	6e 4b       	ld.w	r11,r7[0x10]
80007f8a:	6e 09       	ld.w	r9,r7[0x0]
80007f8c:	16 19       	sub	r9,r11
80007f8e:	50 09       	stdsp	sp[0x0],r9
80007f90:	6e 59       	ld.w	r9,r7[0x14]
80007f92:	10 9c       	mov	r12,r8
80007f94:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80007f98:	30 28       	mov	r8,2
80007f9a:	f4 08 0c 08 	divs	r8,r10,r8
80007f9e:	fa e9 00 04 	st.d	sp[4],r8
80007fa2:	10 94       	mov	r4,r8
80007fa4:	40 09       	lddsp	r9,sp[0x0]
80007fa6:	e2 1c 04 00 	andl	r12,0x400,COH
80007faa:	2f f9       	sub	r9,-1
80007fac:	0c 09       	add	r9,r6
80007fae:	12 38       	cp.w	r8,r9
80007fb0:	f2 04 17 30 	movlo	r4,r9
80007fb4:	58 0c       	cp.w	r12,0
80007fb6:	c1 00       	breq	80007fd6 <__sfvwrite_r+0x10a>
80007fb8:	08 9b       	mov	r11,r4
80007fba:	0a 9c       	mov	r12,r5
80007fbc:	c6 8d       	rcall	8000828c <_malloc_r>
80007fbe:	18 92       	mov	r2,r12
80007fc0:	c1 40       	breq	80007fe8 <__sfvwrite_r+0x11c>
80007fc2:	40 0a       	lddsp	r10,sp[0x0]
80007fc4:	6e 4b       	ld.w	r11,r7[0x10]
80007fc6:	fe b0 e4 63 	rcall	8000488c <memcpy>
80007fca:	8e 68       	ld.sh	r8,r7[0xc]
80007fcc:	e0 18 fb 7f 	andl	r8,0xfb7f
80007fd0:	a7 b8       	sbr	r8,0x7
80007fd2:	ae 68       	st.h	r7[0xc],r8
80007fd4:	c0 d8       	rjmp	80007fee <__sfvwrite_r+0x122>
80007fd6:	08 9a       	mov	r10,r4
80007fd8:	0a 9c       	mov	r12,r5
80007fda:	e0 a0 06 91 	rcall	80008cfc <_realloc_r>
80007fde:	18 92       	mov	r2,r12
80007fe0:	c0 71       	brne	80007fee <__sfvwrite_r+0x122>
80007fe2:	6e 4b       	ld.w	r11,r7[0x10]
80007fe4:	0a 9c       	mov	r12,r5
80007fe6:	ca de       	rcall	80007d40 <_free_r>
80007fe8:	30 c8       	mov	r8,12
80007fea:	8b 38       	st.w	r5[0xc],r8
80007fec:	cb 78       	rjmp	8000815a <__sfvwrite_r+0x28e>
80007fee:	40 0a       	lddsp	r10,sp[0x0]
80007ff0:	40 09       	lddsp	r9,sp[0x0]
80007ff2:	e8 0a 01 0a 	sub	r10,r4,r10
80007ff6:	e4 09 00 08 	add	r8,r2,r9
80007ffa:	8f 54       	st.w	r7[0x14],r4
80007ffc:	8f 2a       	st.w	r7[0x8],r10
80007ffe:	8f 08       	st.w	r7[0x0],r8
80008000:	8f 42       	st.w	r7[0x10],r2
80008002:	0c 94       	mov	r4,r6
80008004:	08 36       	cp.w	r6,r4
80008006:	ec 04 17 30 	movlo	r4,r6
8000800a:	06 9b       	mov	r11,r3
8000800c:	08 9a       	mov	r10,r4
8000800e:	6e 0c       	ld.w	r12,r7[0x0]
80008010:	e0 a0 03 61 	rcall	800086d2 <memmove>
80008014:	6e 08       	ld.w	r8,r7[0x0]
80008016:	08 08       	add	r8,r4
80008018:	8f 08       	st.w	r7[0x0],r8
8000801a:	6e 28       	ld.w	r8,r7[0x8]
8000801c:	08 18       	sub	r8,r4
8000801e:	0c 94       	mov	r4,r6
80008020:	8f 28       	st.w	r7[0x8],r8
80008022:	c3 08       	rjmp	80008082 <__sfvwrite_r+0x1b6>
80008024:	08 36       	cp.w	r6,r4
80008026:	5f ba       	srhi	r10
80008028:	6e 0c       	ld.w	r12,r7[0x0]
8000802a:	6e 48       	ld.w	r8,r7[0x10]
8000802c:	10 3c       	cp.w	r12,r8
8000802e:	5f b8       	srhi	r8
80008030:	f5 e8 00 08 	and	r8,r10,r8
80008034:	f2 08 18 00 	cp.b	r8,r9
80008038:	c0 e0       	breq	80008054 <__sfvwrite_r+0x188>
8000803a:	06 9b       	mov	r11,r3
8000803c:	08 9a       	mov	r10,r4
8000803e:	e0 a0 03 4a 	rcall	800086d2 <memmove>
80008042:	6e 08       	ld.w	r8,r7[0x0]
80008044:	08 08       	add	r8,r4
80008046:	0e 9b       	mov	r11,r7
80008048:	8f 08       	st.w	r7[0x0],r8
8000804a:	0a 9c       	mov	r12,r5
8000804c:	fe b0 fd 04 	rcall	80007a54 <_fflush_r>
80008050:	c1 90       	breq	80008082 <__sfvwrite_r+0x1b6>
80008052:	c8 48       	rjmp	8000815a <__sfvwrite_r+0x28e>
80008054:	6e 59       	ld.w	r9,r7[0x14]
80008056:	12 36       	cp.w	r6,r9
80008058:	c0 a3       	brcs	8000806c <__sfvwrite_r+0x1a0>
8000805a:	6e a8       	ld.w	r8,r7[0x28]
8000805c:	06 9a       	mov	r10,r3
8000805e:	6e 8b       	ld.w	r11,r7[0x20]
80008060:	0a 9c       	mov	r12,r5
80008062:	5d 18       	icall	r8
80008064:	18 94       	mov	r4,r12
80008066:	e0 89 00 0e 	brgt	80008082 <__sfvwrite_r+0x1b6>
8000806a:	c7 88       	rjmp	8000815a <__sfvwrite_r+0x28e>
8000806c:	0c 9a       	mov	r10,r6
8000806e:	06 9b       	mov	r11,r3
80008070:	e0 a0 03 31 	rcall	800086d2 <memmove>
80008074:	6e 08       	ld.w	r8,r7[0x0]
80008076:	0c 08       	add	r8,r6
80008078:	0c 94       	mov	r4,r6
8000807a:	8f 08       	st.w	r7[0x0],r8
8000807c:	6e 28       	ld.w	r8,r7[0x8]
8000807e:	0c 18       	sub	r8,r6
80008080:	8f 28       	st.w	r7[0x8],r8
80008082:	62 28       	ld.w	r8,r1[0x8]
80008084:	08 18       	sub	r8,r4
80008086:	83 28       	st.w	r1[0x8],r8
80008088:	c6 e0       	breq	80008164 <__sfvwrite_r+0x298>
8000808a:	08 16       	sub	r6,r4
8000808c:	08 03       	add	r3,r4
8000808e:	c6 fb       	rjmp	80007f6c <__sfvwrite_r+0xa0>
80008090:	60 03       	ld.w	r3,r0[0x0]
80008092:	60 11       	ld.w	r1,r0[0x4]
80008094:	30 08       	mov	r8,0
80008096:	2f 80       	sub	r0,-8
80008098:	50 08       	stdsp	sp[0x0],r8
8000809a:	58 01       	cp.w	r1,0
8000809c:	cf a0       	breq	80008090 <__sfvwrite_r+0x1c4>
8000809e:	40 0a       	lddsp	r10,sp[0x0]
800080a0:	58 0a       	cp.w	r10,0
800080a2:	c1 51       	brne	800080cc <__sfvwrite_r+0x200>
800080a4:	e2 c6 ff ff 	sub	r6,r1,-1
800080a8:	02 9a       	mov	r10,r1
800080aa:	30 ab       	mov	r11,10
800080ac:	06 9c       	mov	r12,r3
800080ae:	e0 a0 03 07 	rcall	800086bc <memchr>
800080b2:	f8 c8 ff ff 	sub	r8,r12,-1
800080b6:	58 0c       	cp.w	r12,0
800080b8:	f1 d3 e1 16 	subne	r6,r8,r3
800080bc:	f9 b9 01 01 	movne	r9,1
800080c0:	fb f9 1a 00 	st.wne	sp[0x0],r9
800080c4:	f9 b8 00 01 	moveq	r8,1
800080c8:	fb f8 0a 00 	st.weq	sp[0x0],r8
800080cc:	02 36       	cp.w	r6,r1
800080ce:	ec 04 17 80 	movls	r4,r6
800080d2:	e2 04 17 b0 	movhi	r4,r1
800080d6:	6e 59       	ld.w	r9,r7[0x14]
800080d8:	6e 25       	ld.w	r5,r7[0x8]
800080da:	f2 05 00 05 	add	r5,r9,r5
800080de:	0a 34       	cp.w	r4,r5
800080e0:	5f 9a       	srgt	r10
800080e2:	6e 0c       	ld.w	r12,r7[0x0]
800080e4:	6e 48       	ld.w	r8,r7[0x10]
800080e6:	10 3c       	cp.w	r12,r8
800080e8:	5f b8       	srhi	r8
800080ea:	f5 e8 00 08 	and	r8,r10,r8
800080ee:	30 0a       	mov	r10,0
800080f0:	f4 08 18 00 	cp.b	r8,r10
800080f4:	c0 e0       	breq	80008110 <__sfvwrite_r+0x244>
800080f6:	06 9b       	mov	r11,r3
800080f8:	0a 9a       	mov	r10,r5
800080fa:	e0 a0 02 ec 	rcall	800086d2 <memmove>
800080fe:	6e 08       	ld.w	r8,r7[0x0]
80008100:	0a 08       	add	r8,r5
80008102:	0e 9b       	mov	r11,r7
80008104:	8f 08       	st.w	r7[0x0],r8
80008106:	40 1c       	lddsp	r12,sp[0x4]
80008108:	fe b0 fc a6 	rcall	80007a54 <_fflush_r>
8000810c:	c1 80       	breq	8000813c <__sfvwrite_r+0x270>
8000810e:	c2 68       	rjmp	8000815a <__sfvwrite_r+0x28e>
80008110:	12 34       	cp.w	r4,r9
80008112:	c0 a5       	brlt	80008126 <__sfvwrite_r+0x25a>
80008114:	6e a8       	ld.w	r8,r7[0x28]
80008116:	06 9a       	mov	r10,r3
80008118:	6e 8b       	ld.w	r11,r7[0x20]
8000811a:	40 1c       	lddsp	r12,sp[0x4]
8000811c:	5d 18       	icall	r8
8000811e:	18 95       	mov	r5,r12
80008120:	e0 89 00 0e 	brgt	8000813c <__sfvwrite_r+0x270>
80008124:	c1 b8       	rjmp	8000815a <__sfvwrite_r+0x28e>
80008126:	08 9a       	mov	r10,r4
80008128:	06 9b       	mov	r11,r3
8000812a:	e0 a0 02 d4 	rcall	800086d2 <memmove>
8000812e:	6e 08       	ld.w	r8,r7[0x0]
80008130:	08 08       	add	r8,r4
80008132:	08 95       	mov	r5,r4
80008134:	8f 08       	st.w	r7[0x0],r8
80008136:	6e 28       	ld.w	r8,r7[0x8]
80008138:	08 18       	sub	r8,r4
8000813a:	8f 28       	st.w	r7[0x8],r8
8000813c:	0a 16       	sub	r6,r5
8000813e:	c0 71       	brne	8000814c <__sfvwrite_r+0x280>
80008140:	0e 9b       	mov	r11,r7
80008142:	40 1c       	lddsp	r12,sp[0x4]
80008144:	fe b0 fc 88 	rcall	80007a54 <_fflush_r>
80008148:	c0 91       	brne	8000815a <__sfvwrite_r+0x28e>
8000814a:	50 06       	stdsp	sp[0x0],r6
8000814c:	64 28       	ld.w	r8,r2[0x8]
8000814e:	0a 18       	sub	r8,r5
80008150:	85 28       	st.w	r2[0x8],r8
80008152:	c0 90       	breq	80008164 <__sfvwrite_r+0x298>
80008154:	0a 11       	sub	r1,r5
80008156:	0a 03       	add	r3,r5
80008158:	ca 1b       	rjmp	8000809a <__sfvwrite_r+0x1ce>
8000815a:	8e 68       	ld.sh	r8,r7[0xc]
8000815c:	a7 a8       	sbr	r8,0x6
8000815e:	ae 68       	st.h	r7[0xc],r8
80008160:	3f fc       	mov	r12,-1
80008162:	c0 28       	rjmp	80008166 <__sfvwrite_r+0x29a>
80008164:	30 0c       	mov	r12,0
80008166:	2f dd       	sub	sp,-12
80008168:	d8 32       	popm	r0-r7,pc
8000816a:	d7 03       	nop

8000816c <_fwalk>:
8000816c:	d4 31       	pushm	r0-r7,lr
8000816e:	30 05       	mov	r5,0
80008170:	16 91       	mov	r1,r11
80008172:	f8 c7 ff 28 	sub	r7,r12,-216
80008176:	0a 92       	mov	r2,r5
80008178:	fe b0 fc f6 	rcall	80007b64 <__sfp_lock_acquire>
8000817c:	3f f3       	mov	r3,-1
8000817e:	c1 68       	rjmp	800081aa <_fwalk+0x3e>
80008180:	6e 26       	ld.w	r6,r7[0x8]
80008182:	6e 14       	ld.w	r4,r7[0x4]
80008184:	2f 46       	sub	r6,-12
80008186:	c0 c8       	rjmp	8000819e <_fwalk+0x32>
80008188:	8c 08       	ld.sh	r8,r6[0x0]
8000818a:	e4 08 19 00 	cp.h	r8,r2
8000818e:	c0 70       	breq	8000819c <_fwalk+0x30>
80008190:	8c 18       	ld.sh	r8,r6[0x2]
80008192:	e6 08 19 00 	cp.h	r8,r3
80008196:	c0 30       	breq	8000819c <_fwalk+0x30>
80008198:	5d 11       	icall	r1
8000819a:	18 45       	or	r5,r12
8000819c:	2a 46       	sub	r6,-92
8000819e:	20 14       	sub	r4,1
800081a0:	ec cc 00 0c 	sub	r12,r6,12
800081a4:	58 04       	cp.w	r4,0
800081a6:	cf 14       	brge	80008188 <_fwalk+0x1c>
800081a8:	6e 07       	ld.w	r7,r7[0x0]
800081aa:	58 07       	cp.w	r7,0
800081ac:	ce a1       	brne	80008180 <_fwalk+0x14>
800081ae:	fe b0 fc dc 	rcall	80007b66 <__sfp_lock_release>
800081b2:	0a 9c       	mov	r12,r5
800081b4:	d8 32       	popm	r0-r7,pc
800081b6:	d7 03       	nop

800081b8 <_localeconv_r>:
800081b8:	48 1c       	lddpc	r12,800081bc <_localeconv_r+0x4>
800081ba:	5e fc       	retal	r12
800081bc:	80 07       	ld.sh	r7,r0[0x0]
800081be:	b8 44       	st.h	r12[0x8],r4

800081c0 <__smakebuf_r>:
800081c0:	d4 21       	pushm	r4-r7,lr
800081c2:	20 fd       	sub	sp,60
800081c4:	96 68       	ld.sh	r8,r11[0xc]
800081c6:	16 97       	mov	r7,r11
800081c8:	18 96       	mov	r6,r12
800081ca:	e2 18 00 02 	andl	r8,0x2,COH
800081ce:	c3 c1       	brne	80008246 <__smakebuf_r+0x86>
800081d0:	96 7b       	ld.sh	r11,r11[0xe]
800081d2:	f0 0b 19 00 	cp.h	r11,r8
800081d6:	c0 55       	brlt	800081e0 <__smakebuf_r+0x20>
800081d8:	1a 9a       	mov	r10,sp
800081da:	e0 a0 08 a1 	rcall	8000931c <_fstat_r>
800081de:	c0 f4       	brge	800081fc <__smakebuf_r+0x3c>
800081e0:	8e 65       	ld.sh	r5,r7[0xc]
800081e2:	0a 98       	mov	r8,r5
800081e4:	ab b8       	sbr	r8,0xb
800081e6:	e2 15 00 80 	andl	r5,0x80,COH
800081ea:	ae 68       	st.h	r7[0xc],r8
800081ec:	30 04       	mov	r4,0
800081ee:	e0 68 04 00 	mov	r8,1024
800081f2:	f9 b5 01 40 	movne	r5,64
800081f6:	f0 05 17 00 	moveq	r5,r8
800081fa:	c1 c8       	rjmp	80008232 <__smakebuf_r+0x72>
800081fc:	40 18       	lddsp	r8,sp[0x4]
800081fe:	e2 18 f0 00 	andl	r8,0xf000,COH
80008202:	e0 48 20 00 	cp.w	r8,8192
80008206:	5f 04       	sreq	r4
80008208:	e0 48 80 00 	cp.w	r8,32768
8000820c:	c0 e1       	brne	80008228 <__smakebuf_r+0x68>
8000820e:	6e b9       	ld.w	r9,r7[0x2c]
80008210:	fe c8 f1 e4 	sub	r8,pc,-3612
80008214:	10 39       	cp.w	r9,r8
80008216:	c0 91       	brne	80008228 <__smakebuf_r+0x68>
80008218:	8e 68       	ld.sh	r8,r7[0xc]
8000821a:	e0 65 04 00 	mov	r5,1024
8000821e:	ab a8       	sbr	r8,0xa
80008220:	ef 45 00 50 	st.w	r7[80],r5
80008224:	ae 68       	st.h	r7[0xc],r8
80008226:	c0 68       	rjmp	80008232 <__smakebuf_r+0x72>
80008228:	8e 68       	ld.sh	r8,r7[0xc]
8000822a:	e0 65 04 00 	mov	r5,1024
8000822e:	ab b8       	sbr	r8,0xb
80008230:	ae 68       	st.h	r7[0xc],r8
80008232:	0a 9b       	mov	r11,r5
80008234:	0c 9c       	mov	r12,r6
80008236:	c2 bc       	rcall	8000828c <_malloc_r>
80008238:	8e 68       	ld.sh	r8,r7[0xc]
8000823a:	c0 d1       	brne	80008254 <__smakebuf_r+0x94>
8000823c:	ed b8 00 09 	bld	r8,0x9
80008240:	c1 b0       	breq	80008276 <__smakebuf_r+0xb6>
80008242:	a1 b8       	sbr	r8,0x1
80008244:	ae 68       	st.h	r7[0xc],r8
80008246:	ee c8 ff b9 	sub	r8,r7,-71
8000824a:	8f 48       	st.w	r7[0x10],r8
8000824c:	8f 08       	st.w	r7[0x0],r8
8000824e:	30 18       	mov	r8,1
80008250:	8f 58       	st.w	r7[0x14],r8
80008252:	c1 28       	rjmp	80008276 <__smakebuf_r+0xb6>
80008254:	a7 b8       	sbr	r8,0x7
80008256:	8f 4c       	st.w	r7[0x10],r12
80008258:	ae 68       	st.h	r7[0xc],r8
8000825a:	8f 55       	st.w	r7[0x14],r5
8000825c:	fe c8 06 f4 	sub	r8,pc,1780
80008260:	8f 0c       	st.w	r7[0x0],r12
80008262:	8d a8       	st.w	r6[0x28],r8
80008264:	58 04       	cp.w	r4,0
80008266:	c0 80       	breq	80008276 <__smakebuf_r+0xb6>
80008268:	8e 7c       	ld.sh	r12,r7[0xe]
8000826a:	e0 a0 07 49 	rcall	800090fc <isatty>
8000826e:	c0 40       	breq	80008276 <__smakebuf_r+0xb6>
80008270:	8e 68       	ld.sh	r8,r7[0xc]
80008272:	a1 a8       	sbr	r8,0x0
80008274:	ae 68       	st.h	r7[0xc],r8
80008276:	2f 1d       	sub	sp,-60
80008278:	d8 22       	popm	r4-r7,pc
8000827a:	d7 03       	nop

8000827c <malloc>:
8000827c:	d4 01       	pushm	lr
8000827e:	e0 68 01 1c 	mov	r8,284
80008282:	18 9b       	mov	r11,r12
80008284:	70 0c       	ld.w	r12,r8[0x0]
80008286:	c0 3c       	rcall	8000828c <_malloc_r>
80008288:	d8 02       	popm	pc
8000828a:	d7 03       	nop

8000828c <_malloc_r>:
8000828c:	d4 31       	pushm	r0-r7,lr
8000828e:	f6 c8 ff f5 	sub	r8,r11,-11
80008292:	18 95       	mov	r5,r12
80008294:	10 97       	mov	r7,r8
80008296:	e0 17 ff f8 	andl	r7,0xfff8
8000829a:	59 68       	cp.w	r8,22
8000829c:	f9 b7 08 10 	movls	r7,16
800082a0:	16 37       	cp.w	r7,r11
800082a2:	5f 38       	srlo	r8
800082a4:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800082a8:	c0 50       	breq	800082b2 <_malloc_r+0x26>
800082aa:	30 c8       	mov	r8,12
800082ac:	99 38       	st.w	r12[0xc],r8
800082ae:	e0 8f 01 f7 	bral	8000869c <_malloc_r+0x410>
800082b2:	e0 a0 02 36 	rcall	8000871e <__malloc_lock>
800082b6:	e0 47 01 f7 	cp.w	r7,503
800082ba:	e0 8b 00 1d 	brhi	800082f4 <_malloc_r+0x68>
800082be:	ee 03 16 03 	lsr	r3,r7,0x3
800082c2:	e0 68 01 20 	mov	r8,288
800082c6:	f0 03 00 38 	add	r8,r8,r3<<0x3
800082ca:	70 36       	ld.w	r6,r8[0xc]
800082cc:	10 36       	cp.w	r6,r8
800082ce:	c0 61       	brne	800082da <_malloc_r+0x4e>
800082d0:	ec c8 ff f8 	sub	r8,r6,-8
800082d4:	70 36       	ld.w	r6,r8[0xc]
800082d6:	10 36       	cp.w	r6,r8
800082d8:	c0 c0       	breq	800082f0 <_malloc_r+0x64>
800082da:	6c 18       	ld.w	r8,r6[0x4]
800082dc:	e0 18 ff fc 	andl	r8,0xfffc
800082e0:	6c 3a       	ld.w	r10,r6[0xc]
800082e2:	ec 08 00 09 	add	r9,r6,r8
800082e6:	0a 9c       	mov	r12,r5
800082e8:	6c 28       	ld.w	r8,r6[0x8]
800082ea:	95 28       	st.w	r10[0x8],r8
800082ec:	91 3a       	st.w	r8[0xc],r10
800082ee:	c4 78       	rjmp	8000837c <_malloc_r+0xf0>
800082f0:	2f e3       	sub	r3,-2
800082f2:	c4 d8       	rjmp	8000838c <_malloc_r+0x100>
800082f4:	ee 03 16 09 	lsr	r3,r7,0x9
800082f8:	c0 41       	brne	80008300 <_malloc_r+0x74>
800082fa:	ee 03 16 03 	lsr	r3,r7,0x3
800082fe:	c2 68       	rjmp	8000834a <_malloc_r+0xbe>
80008300:	58 43       	cp.w	r3,4
80008302:	e0 8b 00 06 	brhi	8000830e <_malloc_r+0x82>
80008306:	ee 03 16 06 	lsr	r3,r7,0x6
8000830a:	2c 83       	sub	r3,-56
8000830c:	c1 f8       	rjmp	8000834a <_malloc_r+0xbe>
8000830e:	59 43       	cp.w	r3,20
80008310:	e0 8b 00 04 	brhi	80008318 <_malloc_r+0x8c>
80008314:	2a 53       	sub	r3,-91
80008316:	c1 a8       	rjmp	8000834a <_malloc_r+0xbe>
80008318:	e0 43 00 54 	cp.w	r3,84
8000831c:	e0 8b 00 06 	brhi	80008328 <_malloc_r+0x9c>
80008320:	ee 03 16 0c 	lsr	r3,r7,0xc
80008324:	29 23       	sub	r3,-110
80008326:	c1 28       	rjmp	8000834a <_malloc_r+0xbe>
80008328:	e0 43 01 54 	cp.w	r3,340
8000832c:	e0 8b 00 06 	brhi	80008338 <_malloc_r+0xac>
80008330:	ee 03 16 0f 	lsr	r3,r7,0xf
80008334:	28 93       	sub	r3,-119
80008336:	c0 a8       	rjmp	8000834a <_malloc_r+0xbe>
80008338:	e0 43 05 54 	cp.w	r3,1364
8000833c:	e0 88 00 04 	brls	80008344 <_malloc_r+0xb8>
80008340:	37 e3       	mov	r3,126
80008342:	c0 48       	rjmp	8000834a <_malloc_r+0xbe>
80008344:	ee 03 16 12 	lsr	r3,r7,0x12
80008348:	28 43       	sub	r3,-124
8000834a:	e0 6a 01 20 	mov	r10,288
8000834e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80008352:	74 36       	ld.w	r6,r10[0xc]
80008354:	c1 98       	rjmp	80008386 <_malloc_r+0xfa>
80008356:	6c 19       	ld.w	r9,r6[0x4]
80008358:	e0 19 ff fc 	andl	r9,0xfffc
8000835c:	f2 07 01 0b 	sub	r11,r9,r7
80008360:	58 fb       	cp.w	r11,15
80008362:	e0 8a 00 04 	brle	8000836a <_malloc_r+0xde>
80008366:	20 13       	sub	r3,1
80008368:	c1 18       	rjmp	8000838a <_malloc_r+0xfe>
8000836a:	6c 38       	ld.w	r8,r6[0xc]
8000836c:	58 0b       	cp.w	r11,0
8000836e:	c0 b5       	brlt	80008384 <_malloc_r+0xf8>
80008370:	6c 2a       	ld.w	r10,r6[0x8]
80008372:	ec 09 00 09 	add	r9,r6,r9
80008376:	0a 9c       	mov	r12,r5
80008378:	91 2a       	st.w	r8[0x8],r10
8000837a:	95 38       	st.w	r10[0xc],r8
8000837c:	72 18       	ld.w	r8,r9[0x4]
8000837e:	a1 a8       	sbr	r8,0x0
80008380:	93 18       	st.w	r9[0x4],r8
80008382:	cb c8       	rjmp	800084fa <_malloc_r+0x26e>
80008384:	10 96       	mov	r6,r8
80008386:	14 36       	cp.w	r6,r10
80008388:	ce 71       	brne	80008356 <_malloc_r+0xca>
8000838a:	2f f3       	sub	r3,-1
8000838c:	e0 6a 01 20 	mov	r10,288
80008390:	f4 cc ff f8 	sub	r12,r10,-8
80008394:	78 26       	ld.w	r6,r12[0x8]
80008396:	18 36       	cp.w	r6,r12
80008398:	c6 c0       	breq	80008470 <_malloc_r+0x1e4>
8000839a:	6c 19       	ld.w	r9,r6[0x4]
8000839c:	e0 19 ff fc 	andl	r9,0xfffc
800083a0:	f2 07 01 08 	sub	r8,r9,r7
800083a4:	58 f8       	cp.w	r8,15
800083a6:	e0 89 00 8f 	brgt	800084c4 <_malloc_r+0x238>
800083aa:	99 3c       	st.w	r12[0xc],r12
800083ac:	99 2c       	st.w	r12[0x8],r12
800083ae:	58 08       	cp.w	r8,0
800083b0:	c0 55       	brlt	800083ba <_malloc_r+0x12e>
800083b2:	ec 09 00 09 	add	r9,r6,r9
800083b6:	0a 9c       	mov	r12,r5
800083b8:	ce 2b       	rjmp	8000837c <_malloc_r+0xf0>
800083ba:	e0 49 01 ff 	cp.w	r9,511
800083be:	e0 8b 00 13 	brhi	800083e4 <_malloc_r+0x158>
800083c2:	a3 99       	lsr	r9,0x3
800083c4:	f4 09 00 38 	add	r8,r10,r9<<0x3
800083c8:	70 2b       	ld.w	r11,r8[0x8]
800083ca:	8d 38       	st.w	r6[0xc],r8
800083cc:	8d 2b       	st.w	r6[0x8],r11
800083ce:	97 36       	st.w	r11[0xc],r6
800083d0:	91 26       	st.w	r8[0x8],r6
800083d2:	a3 49       	asr	r9,0x2
800083d4:	74 18       	ld.w	r8,r10[0x4]
800083d6:	30 1b       	mov	r11,1
800083d8:	f6 09 09 49 	lsl	r9,r11,r9
800083dc:	f1 e9 10 09 	or	r9,r8,r9
800083e0:	95 19       	st.w	r10[0x4],r9
800083e2:	c4 78       	rjmp	80008470 <_malloc_r+0x1e4>
800083e4:	f2 0a 16 09 	lsr	r10,r9,0x9
800083e8:	58 4a       	cp.w	r10,4
800083ea:	e0 8b 00 07 	brhi	800083f8 <_malloc_r+0x16c>
800083ee:	f2 0a 16 06 	lsr	r10,r9,0x6
800083f2:	2c 8a       	sub	r10,-56
800083f4:	c2 08       	rjmp	80008434 <_malloc_r+0x1a8>
800083f6:	d7 03       	nop
800083f8:	59 4a       	cp.w	r10,20
800083fa:	e0 8b 00 04 	brhi	80008402 <_malloc_r+0x176>
800083fe:	2a 5a       	sub	r10,-91
80008400:	c1 a8       	rjmp	80008434 <_malloc_r+0x1a8>
80008402:	e0 4a 00 54 	cp.w	r10,84
80008406:	e0 8b 00 06 	brhi	80008412 <_malloc_r+0x186>
8000840a:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000840e:	29 2a       	sub	r10,-110
80008410:	c1 28       	rjmp	80008434 <_malloc_r+0x1a8>
80008412:	e0 4a 01 54 	cp.w	r10,340
80008416:	e0 8b 00 06 	brhi	80008422 <_malloc_r+0x196>
8000841a:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000841e:	28 9a       	sub	r10,-119
80008420:	c0 a8       	rjmp	80008434 <_malloc_r+0x1a8>
80008422:	e0 4a 05 54 	cp.w	r10,1364
80008426:	e0 88 00 04 	brls	8000842e <_malloc_r+0x1a2>
8000842a:	37 ea       	mov	r10,126
8000842c:	c0 48       	rjmp	80008434 <_malloc_r+0x1a8>
8000842e:	f2 0a 16 12 	lsr	r10,r9,0x12
80008432:	28 4a       	sub	r10,-124
80008434:	e0 6b 01 20 	mov	r11,288
80008438:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000843c:	68 28       	ld.w	r8,r4[0x8]
8000843e:	08 38       	cp.w	r8,r4
80008440:	c0 e1       	brne	8000845c <_malloc_r+0x1d0>
80008442:	76 19       	ld.w	r9,r11[0x4]
80008444:	a3 4a       	asr	r10,0x2
80008446:	30 1e       	mov	lr,1
80008448:	fc 0a 09 4a 	lsl	r10,lr,r10
8000844c:	f3 ea 10 0a 	or	r10,r9,r10
80008450:	10 99       	mov	r9,r8
80008452:	97 1a       	st.w	r11[0x4],r10
80008454:	c0 a8       	rjmp	80008468 <_malloc_r+0x1dc>
80008456:	70 28       	ld.w	r8,r8[0x8]
80008458:	08 38       	cp.w	r8,r4
8000845a:	c0 60       	breq	80008466 <_malloc_r+0x1da>
8000845c:	70 1a       	ld.w	r10,r8[0x4]
8000845e:	e0 1a ff fc 	andl	r10,0xfffc
80008462:	14 39       	cp.w	r9,r10
80008464:	cf 93       	brcs	80008456 <_malloc_r+0x1ca>
80008466:	70 39       	ld.w	r9,r8[0xc]
80008468:	8d 39       	st.w	r6[0xc],r9
8000846a:	8d 28       	st.w	r6[0x8],r8
8000846c:	91 36       	st.w	r8[0xc],r6
8000846e:	93 26       	st.w	r9[0x8],r6
80008470:	e6 08 14 02 	asr	r8,r3,0x2
80008474:	30 1b       	mov	r11,1
80008476:	e0 64 01 20 	mov	r4,288
8000847a:	f6 08 09 4b 	lsl	r11,r11,r8
8000847e:	68 18       	ld.w	r8,r4[0x4]
80008480:	10 3b       	cp.w	r11,r8
80008482:	e0 8b 00 69 	brhi	80008554 <_malloc_r+0x2c8>
80008486:	f7 e8 00 09 	and	r9,r11,r8
8000848a:	c0 b1       	brne	800084a0 <_malloc_r+0x214>
8000848c:	e0 13 ff fc 	andl	r3,0xfffc
80008490:	a1 7b       	lsl	r11,0x1
80008492:	2f c3       	sub	r3,-4
80008494:	c0 38       	rjmp	8000849a <_malloc_r+0x20e>
80008496:	2f c3       	sub	r3,-4
80008498:	a1 7b       	lsl	r11,0x1
8000849a:	f7 e8 00 09 	and	r9,r11,r8
8000849e:	cf c0       	breq	80008496 <_malloc_r+0x20a>
800084a0:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800084a4:	06 92       	mov	r2,r3
800084a6:	1c 91       	mov	r1,lr
800084a8:	62 36       	ld.w	r6,r1[0xc]
800084aa:	c2 d8       	rjmp	80008504 <_malloc_r+0x278>
800084ac:	6c 1a       	ld.w	r10,r6[0x4]
800084ae:	e0 1a ff fc 	andl	r10,0xfffc
800084b2:	f4 07 01 08 	sub	r8,r10,r7
800084b6:	58 f8       	cp.w	r8,15
800084b8:	e0 8a 00 15 	brle	800084e2 <_malloc_r+0x256>
800084bc:	6c 3a       	ld.w	r10,r6[0xc]
800084be:	6c 29       	ld.w	r9,r6[0x8]
800084c0:	95 29       	st.w	r10[0x8],r9
800084c2:	93 3a       	st.w	r9[0xc],r10
800084c4:	0e 99       	mov	r9,r7
800084c6:	ec 07 00 07 	add	r7,r6,r7
800084ca:	a1 a9       	sbr	r9,0x0
800084cc:	99 37       	st.w	r12[0xc],r7
800084ce:	99 27       	st.w	r12[0x8],r7
800084d0:	8d 19       	st.w	r6[0x4],r9
800084d2:	ee 08 09 08 	st.w	r7[r8],r8
800084d6:	8f 2c       	st.w	r7[0x8],r12
800084d8:	8f 3c       	st.w	r7[0xc],r12
800084da:	a1 a8       	sbr	r8,0x0
800084dc:	0a 9c       	mov	r12,r5
800084de:	8f 18       	st.w	r7[0x4],r8
800084e0:	c0 d8       	rjmp	800084fa <_malloc_r+0x26e>
800084e2:	6c 39       	ld.w	r9,r6[0xc]
800084e4:	58 08       	cp.w	r8,0
800084e6:	c0 e5       	brlt	80008502 <_malloc_r+0x276>
800084e8:	ec 0a 00 0a 	add	r10,r6,r10
800084ec:	74 18       	ld.w	r8,r10[0x4]
800084ee:	a1 a8       	sbr	r8,0x0
800084f0:	0a 9c       	mov	r12,r5
800084f2:	95 18       	st.w	r10[0x4],r8
800084f4:	6c 28       	ld.w	r8,r6[0x8]
800084f6:	93 28       	st.w	r9[0x8],r8
800084f8:	91 39       	st.w	r8[0xc],r9
800084fa:	c1 3d       	rcall	80008720 <__malloc_unlock>
800084fc:	ec cc ff f8 	sub	r12,r6,-8
80008500:	d8 32       	popm	r0-r7,pc
80008502:	12 96       	mov	r6,r9
80008504:	02 36       	cp.w	r6,r1
80008506:	cd 31       	brne	800084ac <_malloc_r+0x220>
80008508:	2f f2       	sub	r2,-1
8000850a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000850e:	c0 30       	breq	80008514 <_malloc_r+0x288>
80008510:	2f 81       	sub	r1,-8
80008512:	cc bb       	rjmp	800084a8 <_malloc_r+0x21c>
80008514:	1c 98       	mov	r8,lr
80008516:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000851a:	c0 81       	brne	8000852a <_malloc_r+0x29e>
8000851c:	68 19       	ld.w	r9,r4[0x4]
8000851e:	f6 08 11 ff 	rsub	r8,r11,-1
80008522:	f3 e8 00 08 	and	r8,r9,r8
80008526:	89 18       	st.w	r4[0x4],r8
80008528:	c0 78       	rjmp	80008536 <_malloc_r+0x2aa>
8000852a:	f0 c9 00 08 	sub	r9,r8,8
8000852e:	20 13       	sub	r3,1
80008530:	70 08       	ld.w	r8,r8[0x0]
80008532:	12 38       	cp.w	r8,r9
80008534:	cf 10       	breq	80008516 <_malloc_r+0x28a>
80008536:	a1 7b       	lsl	r11,0x1
80008538:	68 18       	ld.w	r8,r4[0x4]
8000853a:	10 3b       	cp.w	r11,r8
8000853c:	e0 8b 00 0c 	brhi	80008554 <_malloc_r+0x2c8>
80008540:	58 0b       	cp.w	r11,0
80008542:	c0 90       	breq	80008554 <_malloc_r+0x2c8>
80008544:	04 93       	mov	r3,r2
80008546:	c0 38       	rjmp	8000854c <_malloc_r+0x2c0>
80008548:	2f c3       	sub	r3,-4
8000854a:	a1 7b       	lsl	r11,0x1
8000854c:	f7 e8 00 09 	and	r9,r11,r8
80008550:	ca 81       	brne	800084a0 <_malloc_r+0x214>
80008552:	cf bb       	rjmp	80008548 <_malloc_r+0x2bc>
80008554:	68 23       	ld.w	r3,r4[0x8]
80008556:	66 12       	ld.w	r2,r3[0x4]
80008558:	e0 12 ff fc 	andl	r2,0xfffc
8000855c:	0e 32       	cp.w	r2,r7
8000855e:	5f 39       	srlo	r9
80008560:	e4 07 01 08 	sub	r8,r2,r7
80008564:	58 f8       	cp.w	r8,15
80008566:	5f aa       	srle	r10
80008568:	f5 e9 10 09 	or	r9,r10,r9
8000856c:	e0 80 00 9a 	breq	800086a0 <_malloc_r+0x414>
80008570:	e0 68 06 78 	mov	r8,1656
80008574:	70 01       	ld.w	r1,r8[0x0]
80008576:	e0 68 05 2c 	mov	r8,1324
8000857a:	2f 01       	sub	r1,-16
8000857c:	70 08       	ld.w	r8,r8[0x0]
8000857e:	0e 01       	add	r1,r7
80008580:	5b f8       	cp.w	r8,-1
80008582:	c0 40       	breq	8000858a <_malloc_r+0x2fe>
80008584:	28 11       	sub	r1,-127
80008586:	e0 11 ff 80 	andl	r1,0xff80
8000858a:	02 9b       	mov	r11,r1
8000858c:	0a 9c       	mov	r12,r5
8000858e:	e0 a0 05 3b 	rcall	80009004 <_sbrk_r>
80008592:	18 96       	mov	r6,r12
80008594:	5b fc       	cp.w	r12,-1
80008596:	c7 50       	breq	80008680 <_malloc_r+0x3f4>
80008598:	e6 02 00 08 	add	r8,r3,r2
8000859c:	10 3c       	cp.w	r12,r8
8000859e:	c0 32       	brcc	800085a4 <_malloc_r+0x318>
800085a0:	08 33       	cp.w	r3,r4
800085a2:	c6 f1       	brne	80008680 <_malloc_r+0x3f4>
800085a4:	e0 6a 06 7c 	mov	r10,1660
800085a8:	74 09       	ld.w	r9,r10[0x0]
800085aa:	e2 09 00 09 	add	r9,r1,r9
800085ae:	95 09       	st.w	r10[0x0],r9
800085b0:	10 36       	cp.w	r6,r8
800085b2:	c0 a1       	brne	800085c6 <_malloc_r+0x33a>
800085b4:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800085b8:	c0 71       	brne	800085c6 <_malloc_r+0x33a>
800085ba:	e2 02 00 02 	add	r2,r1,r2
800085be:	68 28       	ld.w	r8,r4[0x8]
800085c0:	a1 a2       	sbr	r2,0x0
800085c2:	91 12       	st.w	r8[0x4],r2
800085c4:	c4 f8       	rjmp	80008662 <_malloc_r+0x3d6>
800085c6:	e0 6a 05 2c 	mov	r10,1324
800085ca:	74 0b       	ld.w	r11,r10[0x0]
800085cc:	5b fb       	cp.w	r11,-1
800085ce:	c0 31       	brne	800085d4 <_malloc_r+0x348>
800085d0:	95 06       	st.w	r10[0x0],r6
800085d2:	c0 78       	rjmp	800085e0 <_malloc_r+0x354>
800085d4:	ec 09 00 09 	add	r9,r6,r9
800085d8:	e0 6a 06 7c 	mov	r10,1660
800085dc:	10 19       	sub	r9,r8
800085de:	95 09       	st.w	r10[0x0],r9
800085e0:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800085e4:	f0 09 11 08 	rsub	r9,r8,8
800085e8:	58 08       	cp.w	r8,0
800085ea:	f2 08 17 10 	movne	r8,r9
800085ee:	ed d8 e1 06 	addne	r6,r6,r8
800085f2:	28 08       	sub	r8,-128
800085f4:	ec 01 00 01 	add	r1,r6,r1
800085f8:	0a 9c       	mov	r12,r5
800085fa:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800085fe:	f0 01 01 01 	sub	r1,r8,r1
80008602:	02 9b       	mov	r11,r1
80008604:	e0 a0 05 00 	rcall	80009004 <_sbrk_r>
80008608:	e0 68 06 7c 	mov	r8,1660
8000860c:	5b fc       	cp.w	r12,-1
8000860e:	ec 0c 17 00 	moveq	r12,r6
80008612:	f9 b1 00 00 	moveq	r1,0
80008616:	70 09       	ld.w	r9,r8[0x0]
80008618:	0c 1c       	sub	r12,r6
8000861a:	89 26       	st.w	r4[0x8],r6
8000861c:	02 0c       	add	r12,r1
8000861e:	12 01       	add	r1,r9
80008620:	a1 ac       	sbr	r12,0x0
80008622:	91 01       	st.w	r8[0x0],r1
80008624:	8d 1c       	st.w	r6[0x4],r12
80008626:	08 33       	cp.w	r3,r4
80008628:	c1 d0       	breq	80008662 <_malloc_r+0x3d6>
8000862a:	58 f2       	cp.w	r2,15
8000862c:	e0 8b 00 05 	brhi	80008636 <_malloc_r+0x3aa>
80008630:	30 18       	mov	r8,1
80008632:	8d 18       	st.w	r6[0x4],r8
80008634:	c2 68       	rjmp	80008680 <_malloc_r+0x3f4>
80008636:	30 59       	mov	r9,5
80008638:	20 c2       	sub	r2,12
8000863a:	e0 12 ff f8 	andl	r2,0xfff8
8000863e:	e6 02 00 08 	add	r8,r3,r2
80008642:	91 29       	st.w	r8[0x8],r9
80008644:	91 19       	st.w	r8[0x4],r9
80008646:	66 18       	ld.w	r8,r3[0x4]
80008648:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000864c:	e5 e8 10 08 	or	r8,r2,r8
80008650:	87 18       	st.w	r3[0x4],r8
80008652:	58 f2       	cp.w	r2,15
80008654:	e0 88 00 07 	brls	80008662 <_malloc_r+0x3d6>
80008658:	e6 cb ff f8 	sub	r11,r3,-8
8000865c:	0a 9c       	mov	r12,r5
8000865e:	fe b0 fb 71 	rcall	80007d40 <_free_r>
80008662:	e0 69 06 74 	mov	r9,1652
80008666:	72 0a       	ld.w	r10,r9[0x0]
80008668:	e0 68 06 7c 	mov	r8,1660
8000866c:	70 08       	ld.w	r8,r8[0x0]
8000866e:	14 38       	cp.w	r8,r10
80008670:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008674:	e0 69 06 70 	mov	r9,1648
80008678:	72 0a       	ld.w	r10,r9[0x0]
8000867a:	14 38       	cp.w	r8,r10
8000867c:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008680:	68 28       	ld.w	r8,r4[0x8]
80008682:	70 18       	ld.w	r8,r8[0x4]
80008684:	e0 18 ff fc 	andl	r8,0xfffc
80008688:	0e 38       	cp.w	r8,r7
8000868a:	5f 39       	srlo	r9
8000868c:	0e 18       	sub	r8,r7
8000868e:	58 f8       	cp.w	r8,15
80008690:	5f aa       	srle	r10
80008692:	f5 e9 10 09 	or	r9,r10,r9
80008696:	c0 50       	breq	800086a0 <_malloc_r+0x414>
80008698:	0a 9c       	mov	r12,r5
8000869a:	c4 3c       	rcall	80008720 <__malloc_unlock>
8000869c:	d8 3a       	popm	r0-r7,pc,r12=0
8000869e:	d7 03       	nop
800086a0:	68 26       	ld.w	r6,r4[0x8]
800086a2:	a1 a8       	sbr	r8,0x0
800086a4:	0e 99       	mov	r9,r7
800086a6:	a1 a9       	sbr	r9,0x0
800086a8:	8d 19       	st.w	r6[0x4],r9
800086aa:	ec 07 00 07 	add	r7,r6,r7
800086ae:	0a 9c       	mov	r12,r5
800086b0:	89 27       	st.w	r4[0x8],r7
800086b2:	8f 18       	st.w	r7[0x4],r8
800086b4:	c3 6c       	rcall	80008720 <__malloc_unlock>
800086b6:	ec cc ff f8 	sub	r12,r6,-8
800086ba:	d8 32       	popm	r0-r7,pc

800086bc <memchr>:
800086bc:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
800086c0:	c0 68       	rjmp	800086cc <memchr+0x10>
800086c2:	20 1a       	sub	r10,1
800086c4:	19 88       	ld.ub	r8,r12[0x0]
800086c6:	16 38       	cp.w	r8,r11
800086c8:	5e 0c       	reteq	r12
800086ca:	2f fc       	sub	r12,-1
800086cc:	58 0a       	cp.w	r10,0
800086ce:	cf a1       	brne	800086c2 <memchr+0x6>
800086d0:	5e fa       	retal	r10

800086d2 <memmove>:
800086d2:	d4 01       	pushm	lr
800086d4:	18 3b       	cp.w	r11,r12
800086d6:	c1 92       	brcc	80008708 <memmove+0x36>
800086d8:	f6 0a 00 09 	add	r9,r11,r10
800086dc:	12 3c       	cp.w	r12,r9
800086de:	c1 52       	brcc	80008708 <memmove+0x36>
800086e0:	f8 0a 00 0b 	add	r11,r12,r10
800086e4:	30 08       	mov	r8,0
800086e6:	c0 68       	rjmp	800086f2 <memmove+0x20>
800086e8:	f2 08 07 0e 	ld.ub	lr,r9[r8]
800086ec:	20 1a       	sub	r10,1
800086ee:	f6 08 0b 0e 	st.b	r11[r8],lr
800086f2:	20 18       	sub	r8,1
800086f4:	58 0a       	cp.w	r10,0
800086f6:	cf 91       	brne	800086e8 <memmove+0x16>
800086f8:	d8 02       	popm	pc
800086fa:	f6 08 07 09 	ld.ub	r9,r11[r8]
800086fe:	20 1a       	sub	r10,1
80008700:	f8 08 0b 09 	st.b	r12[r8],r9
80008704:	2f f8       	sub	r8,-1
80008706:	c0 28       	rjmp	8000870a <memmove+0x38>
80008708:	30 08       	mov	r8,0
8000870a:	58 0a       	cp.w	r10,0
8000870c:	cf 71       	brne	800086fa <memmove+0x28>
8000870e:	d8 02       	popm	pc

80008710 <memset>:
80008710:	18 98       	mov	r8,r12
80008712:	c0 38       	rjmp	80008718 <memset+0x8>
80008714:	10 cb       	st.b	r8++,r11
80008716:	20 1a       	sub	r10,1
80008718:	58 0a       	cp.w	r10,0
8000871a:	cf d1       	brne	80008714 <memset+0x4>
8000871c:	5e fc       	retal	r12

8000871e <__malloc_lock>:
8000871e:	5e fc       	retal	r12

80008720 <__malloc_unlock>:
80008720:	5e fc       	retal	r12

80008722 <__hi0bits>:
80008722:	18 98       	mov	r8,r12
80008724:	e0 1c 00 00 	andl	r12,0x0
80008728:	f0 09 15 10 	lsl	r9,r8,0x10
8000872c:	58 0c       	cp.w	r12,0
8000872e:	f2 08 17 00 	moveq	r8,r9
80008732:	f9 bc 00 10 	moveq	r12,16
80008736:	f9 bc 01 00 	movne	r12,0
8000873a:	10 9a       	mov	r10,r8
8000873c:	f0 09 15 08 	lsl	r9,r8,0x8
80008740:	e6 1a ff 00 	andh	r10,0xff00,COH
80008744:	f7 bc 00 f8 	subeq	r12,-8
80008748:	f2 08 17 00 	moveq	r8,r9
8000874c:	10 9a       	mov	r10,r8
8000874e:	f0 09 15 04 	lsl	r9,r8,0x4
80008752:	e6 1a f0 00 	andh	r10,0xf000,COH
80008756:	f7 bc 00 fc 	subeq	r12,-4
8000875a:	f2 08 17 00 	moveq	r8,r9
8000875e:	10 9a       	mov	r10,r8
80008760:	f0 09 15 02 	lsl	r9,r8,0x2
80008764:	e6 1a c0 00 	andh	r10,0xc000,COH
80008768:	f7 bc 00 fe 	subeq	r12,-2
8000876c:	f2 08 17 00 	moveq	r8,r9
80008770:	58 08       	cp.w	r8,0
80008772:	5e 5c       	retlt	r12
80008774:	ed b8 00 1e 	bld	r8,0x1e
80008778:	f9 bc 01 20 	movne	r12,32
8000877c:	f7 bc 00 ff 	subeq	r12,-1
80008780:	5e fc       	retal	r12

80008782 <__lo0bits>:
80008782:	18 99       	mov	r9,r12
80008784:	78 08       	ld.w	r8,r12[0x0]
80008786:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000878a:	c1 50       	breq	800087b4 <__lo0bits+0x32>
8000878c:	ed b8 00 00 	bld	r8,0x0
80008790:	c0 21       	brne	80008794 <__lo0bits+0x12>
80008792:	5e fd       	retal	0
80008794:	10 9b       	mov	r11,r8
80008796:	f0 0a 16 01 	lsr	r10,r8,0x1
8000879a:	e2 1b 00 02 	andl	r11,0x2,COH
8000879e:	a3 88       	lsr	r8,0x2
800087a0:	58 0b       	cp.w	r11,0
800087a2:	f3 fa 1a 00 	st.wne	r9[0x0],r10
800087a6:	f9 bc 01 01 	movne	r12,1
800087aa:	f3 f8 0a 00 	st.weq	r9[0x0],r8
800087ae:	f9 bc 00 02 	moveq	r12,2
800087b2:	5e fc       	retal	r12
800087b4:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800087b8:	f0 0b 16 10 	lsr	r11,r8,0x10
800087bc:	58 0a       	cp.w	r10,0
800087be:	f6 08 17 00 	moveq	r8,r11
800087c2:	f9 bc 00 10 	moveq	r12,16
800087c6:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
800087ca:	f0 0a 16 08 	lsr	r10,r8,0x8
800087ce:	58 0b       	cp.w	r11,0
800087d0:	f7 bc 00 f8 	subeq	r12,-8
800087d4:	f4 08 17 00 	moveq	r8,r10
800087d8:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
800087dc:	f0 0a 16 04 	lsr	r10,r8,0x4
800087e0:	58 0b       	cp.w	r11,0
800087e2:	f7 bc 00 fc 	subeq	r12,-4
800087e6:	f4 08 17 00 	moveq	r8,r10
800087ea:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
800087ee:	f0 0a 16 02 	lsr	r10,r8,0x2
800087f2:	58 0b       	cp.w	r11,0
800087f4:	f7 bc 00 fe 	subeq	r12,-2
800087f8:	f4 08 17 00 	moveq	r8,r10
800087fc:	ed b8 00 00 	bld	r8,0x0
80008800:	c0 60       	breq	8000880c <__lo0bits+0x8a>
80008802:	a1 98       	lsr	r8,0x1
80008804:	c0 31       	brne	8000880a <__lo0bits+0x88>
80008806:	32 0c       	mov	r12,32
80008808:	5e fc       	retal	r12
8000880a:	2f fc       	sub	r12,-1
8000880c:	93 08       	st.w	r9[0x0],r8
8000880e:	5e fc       	retal	r12

80008810 <__mcmp>:
80008810:	d4 01       	pushm	lr
80008812:	18 98       	mov	r8,r12
80008814:	76 49       	ld.w	r9,r11[0x10]
80008816:	78 4c       	ld.w	r12,r12[0x10]
80008818:	12 1c       	sub	r12,r9
8000881a:	c1 31       	brne	80008840 <__mcmp+0x30>
8000881c:	2f b9       	sub	r9,-5
8000881e:	a3 69       	lsl	r9,0x2
80008820:	12 0b       	add	r11,r9
80008822:	f0 09 00 09 	add	r9,r8,r9
80008826:	2e c8       	sub	r8,-20
80008828:	13 4e       	ld.w	lr,--r9
8000882a:	17 4a       	ld.w	r10,--r11
8000882c:	14 3e       	cp.w	lr,r10
8000882e:	c0 60       	breq	8000883a <__mcmp+0x2a>
80008830:	f9 bc 03 ff 	movlo	r12,-1
80008834:	f9 bc 02 01 	movhs	r12,1
80008838:	d8 02       	popm	pc
8000883a:	10 39       	cp.w	r9,r8
8000883c:	fe 9b ff f6 	brhi	80008828 <__mcmp+0x18>
80008840:	d8 02       	popm	pc
80008842:	d7 03       	nop

80008844 <_Bfree>:
80008844:	d4 21       	pushm	r4-r7,lr
80008846:	18 97       	mov	r7,r12
80008848:	16 95       	mov	r5,r11
8000884a:	78 96       	ld.w	r6,r12[0x24]
8000884c:	58 06       	cp.w	r6,0
8000884e:	c0 91       	brne	80008860 <_Bfree+0x1c>
80008850:	31 0c       	mov	r12,16
80008852:	fe b0 fd 15 	rcall	8000827c <malloc>
80008856:	99 36       	st.w	r12[0xc],r6
80008858:	8f 9c       	st.w	r7[0x24],r12
8000885a:	99 16       	st.w	r12[0x4],r6
8000885c:	99 26       	st.w	r12[0x8],r6
8000885e:	99 06       	st.w	r12[0x0],r6
80008860:	58 05       	cp.w	r5,0
80008862:	c0 90       	breq	80008874 <_Bfree+0x30>
80008864:	6a 19       	ld.w	r9,r5[0x4]
80008866:	6e 98       	ld.w	r8,r7[0x24]
80008868:	70 38       	ld.w	r8,r8[0xc]
8000886a:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000886e:	8b 0a       	st.w	r5[0x0],r10
80008870:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008874:	d8 22       	popm	r4-r7,pc
80008876:	d7 03       	nop

80008878 <_Balloc>:
80008878:	d4 21       	pushm	r4-r7,lr
8000887a:	18 97       	mov	r7,r12
8000887c:	16 96       	mov	r6,r11
8000887e:	78 95       	ld.w	r5,r12[0x24]
80008880:	58 05       	cp.w	r5,0
80008882:	c0 91       	brne	80008894 <_Balloc+0x1c>
80008884:	31 0c       	mov	r12,16
80008886:	fe b0 fc fb 	rcall	8000827c <malloc>
8000888a:	99 35       	st.w	r12[0xc],r5
8000888c:	8f 9c       	st.w	r7[0x24],r12
8000888e:	99 15       	st.w	r12[0x4],r5
80008890:	99 25       	st.w	r12[0x8],r5
80008892:	99 05       	st.w	r12[0x0],r5
80008894:	6e 95       	ld.w	r5,r7[0x24]
80008896:	6a 38       	ld.w	r8,r5[0xc]
80008898:	58 08       	cp.w	r8,0
8000889a:	c0 b1       	brne	800088b0 <_Balloc+0x38>
8000889c:	31 0a       	mov	r10,16
8000889e:	30 4b       	mov	r11,4
800088a0:	0e 9c       	mov	r12,r7
800088a2:	e0 a0 04 95 	rcall	800091cc <_calloc_r>
800088a6:	8b 3c       	st.w	r5[0xc],r12
800088a8:	6e 98       	ld.w	r8,r7[0x24]
800088aa:	70 3c       	ld.w	r12,r8[0xc]
800088ac:	58 0c       	cp.w	r12,0
800088ae:	c1 b0       	breq	800088e4 <_Balloc+0x6c>
800088b0:	6e 98       	ld.w	r8,r7[0x24]
800088b2:	70 38       	ld.w	r8,r8[0xc]
800088b4:	f0 06 00 28 	add	r8,r8,r6<<0x2
800088b8:	70 0c       	ld.w	r12,r8[0x0]
800088ba:	58 0c       	cp.w	r12,0
800088bc:	c0 40       	breq	800088c4 <_Balloc+0x4c>
800088be:	78 09       	ld.w	r9,r12[0x0]
800088c0:	91 09       	st.w	r8[0x0],r9
800088c2:	c0 e8       	rjmp	800088de <_Balloc+0x66>
800088c4:	0e 9c       	mov	r12,r7
800088c6:	30 17       	mov	r7,1
800088c8:	0e 9b       	mov	r11,r7
800088ca:	ee 06 09 47 	lsl	r7,r7,r6
800088ce:	ee ca ff fb 	sub	r10,r7,-5
800088d2:	a3 6a       	lsl	r10,0x2
800088d4:	e0 a0 04 7c 	rcall	800091cc <_calloc_r>
800088d8:	c0 60       	breq	800088e4 <_Balloc+0x6c>
800088da:	99 16       	st.w	r12[0x4],r6
800088dc:	99 27       	st.w	r12[0x8],r7
800088de:	30 08       	mov	r8,0
800088e0:	99 38       	st.w	r12[0xc],r8
800088e2:	99 48       	st.w	r12[0x10],r8
800088e4:	d8 22       	popm	r4-r7,pc
800088e6:	d7 03       	nop

800088e8 <__d2b>:
800088e8:	d4 31       	pushm	r0-r7,lr
800088ea:	20 2d       	sub	sp,8
800088ec:	16 93       	mov	r3,r11
800088ee:	12 96       	mov	r6,r9
800088f0:	10 95       	mov	r5,r8
800088f2:	14 92       	mov	r2,r10
800088f4:	30 1b       	mov	r11,1
800088f6:	cc 1f       	rcall	80008878 <_Balloc>
800088f8:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
800088fc:	50 09       	stdsp	sp[0x0],r9
800088fe:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80008902:	b5 a9       	sbr	r9,0x14
80008904:	f0 01 16 14 	lsr	r1,r8,0x14
80008908:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000890c:	18 94       	mov	r4,r12
8000890e:	58 02       	cp.w	r2,0
80008910:	c1 d0       	breq	8000894a <__d2b+0x62>
80008912:	fa cc ff f8 	sub	r12,sp,-8
80008916:	18 d2       	st.w	--r12,r2
80008918:	c3 5f       	rcall	80008782 <__lo0bits>
8000891a:	40 18       	lddsp	r8,sp[0x4]
8000891c:	c0 d0       	breq	80008936 <__d2b+0x4e>
8000891e:	40 09       	lddsp	r9,sp[0x0]
80008920:	f8 0a 11 20 	rsub	r10,r12,32
80008924:	f2 0a 09 4a 	lsl	r10,r9,r10
80008928:	f5 e8 10 08 	or	r8,r10,r8
8000892c:	89 58       	st.w	r4[0x14],r8
8000892e:	f2 0c 0a 49 	lsr	r9,r9,r12
80008932:	50 09       	stdsp	sp[0x0],r9
80008934:	c0 28       	rjmp	80008938 <__d2b+0x50>
80008936:	89 58       	st.w	r4[0x14],r8
80008938:	40 08       	lddsp	r8,sp[0x0]
8000893a:	58 08       	cp.w	r8,0
8000893c:	f9 b3 01 02 	movne	r3,2
80008940:	f9 b3 00 01 	moveq	r3,1
80008944:	89 68       	st.w	r4[0x18],r8
80008946:	89 43       	st.w	r4[0x10],r3
80008948:	c0 88       	rjmp	80008958 <__d2b+0x70>
8000894a:	1a 9c       	mov	r12,sp
8000894c:	c1 bf       	rcall	80008782 <__lo0bits>
8000894e:	30 13       	mov	r3,1
80008950:	40 08       	lddsp	r8,sp[0x0]
80008952:	2e 0c       	sub	r12,-32
80008954:	89 43       	st.w	r4[0x10],r3
80008956:	89 58       	st.w	r4[0x14],r8
80008958:	58 01       	cp.w	r1,0
8000895a:	c0 90       	breq	8000896c <__d2b+0x84>
8000895c:	e2 c1 04 33 	sub	r1,r1,1075
80008960:	18 01       	add	r1,r12
80008962:	8d 01       	st.w	r6[0x0],r1
80008964:	f8 0c 11 35 	rsub	r12,r12,53
80008968:	8b 0c       	st.w	r5[0x0],r12
8000896a:	c0 c8       	rjmp	80008982 <__d2b+0x9a>
8000896c:	e6 c8 ff fc 	sub	r8,r3,-4
80008970:	f8 cc 04 32 	sub	r12,r12,1074
80008974:	a5 73       	lsl	r3,0x5
80008976:	8d 0c       	st.w	r6[0x0],r12
80008978:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000897c:	cd 3e       	rcall	80008722 <__hi0bits>
8000897e:	18 13       	sub	r3,r12
80008980:	8b 03       	st.w	r5[0x0],r3
80008982:	08 9c       	mov	r12,r4
80008984:	2f ed       	sub	sp,-8
80008986:	d8 32       	popm	r0-r7,pc

80008988 <__mdiff>:
80008988:	d4 31       	pushm	r0-r7,lr
8000898a:	74 48       	ld.w	r8,r10[0x10]
8000898c:	76 45       	ld.w	r5,r11[0x10]
8000898e:	16 97       	mov	r7,r11
80008990:	14 96       	mov	r6,r10
80008992:	10 15       	sub	r5,r8
80008994:	c1 31       	brne	800089ba <__mdiff+0x32>
80008996:	2f b8       	sub	r8,-5
80008998:	ee ce ff ec 	sub	lr,r7,-20
8000899c:	a3 68       	lsl	r8,0x2
8000899e:	f4 08 00 0b 	add	r11,r10,r8
800089a2:	ee 08 00 08 	add	r8,r7,r8
800089a6:	11 4a       	ld.w	r10,--r8
800089a8:	17 49       	ld.w	r9,--r11
800089aa:	12 3a       	cp.w	r10,r9
800089ac:	c0 30       	breq	800089b2 <__mdiff+0x2a>
800089ae:	c0 e2       	brcc	800089ca <__mdiff+0x42>
800089b0:	c0 78       	rjmp	800089be <__mdiff+0x36>
800089b2:	1c 38       	cp.w	r8,lr
800089b4:	fe 9b ff f9 	brhi	800089a6 <__mdiff+0x1e>
800089b8:	c4 98       	rjmp	80008a4a <__mdiff+0xc2>
800089ba:	58 05       	cp.w	r5,0
800089bc:	c0 64       	brge	800089c8 <__mdiff+0x40>
800089be:	0e 98       	mov	r8,r7
800089c0:	30 15       	mov	r5,1
800089c2:	0c 97       	mov	r7,r6
800089c4:	10 96       	mov	r6,r8
800089c6:	c0 28       	rjmp	800089ca <__mdiff+0x42>
800089c8:	30 05       	mov	r5,0
800089ca:	6e 1b       	ld.w	r11,r7[0x4]
800089cc:	c5 6f       	rcall	80008878 <_Balloc>
800089ce:	6e 49       	ld.w	r9,r7[0x10]
800089d0:	6c 44       	ld.w	r4,r6[0x10]
800089d2:	99 35       	st.w	r12[0xc],r5
800089d4:	2f b4       	sub	r4,-5
800089d6:	f2 c5 ff fb 	sub	r5,r9,-5
800089da:	ec 04 00 24 	add	r4,r6,r4<<0x2
800089de:	ee 05 00 25 	add	r5,r7,r5<<0x2
800089e2:	2e c6       	sub	r6,-20
800089e4:	2e c7       	sub	r7,-20
800089e6:	f8 c8 ff ec 	sub	r8,r12,-20
800089ea:	30 0a       	mov	r10,0
800089ec:	0f 0e       	ld.w	lr,r7++
800089ee:	0d 0b       	ld.w	r11,r6++
800089f0:	fc 02 16 10 	lsr	r2,lr,0x10
800089f4:	f6 03 16 10 	lsr	r3,r11,0x10
800089f8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800089fc:	e4 03 01 03 	sub	r3,r2,r3
80008a00:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008a04:	fc 0b 01 0b 	sub	r11,lr,r11
80008a08:	f6 0a 00 0a 	add	r10,r11,r10
80008a0c:	b0 1a       	st.h	r8[0x2],r10
80008a0e:	b1 4a       	asr	r10,0x10
80008a10:	e6 0a 00 0a 	add	r10,r3,r10
80008a14:	b0 0a       	st.h	r8[0x0],r10
80008a16:	2f c8       	sub	r8,-4
80008a18:	b1 4a       	asr	r10,0x10
80008a1a:	08 36       	cp.w	r6,r4
80008a1c:	ce 83       	brcs	800089ec <__mdiff+0x64>
80008a1e:	c0 d8       	rjmp	80008a38 <__mdiff+0xb0>
80008a20:	0f 0b       	ld.w	r11,r7++
80008a22:	f6 0e 16 10 	lsr	lr,r11,0x10
80008a26:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008a2a:	16 0a       	add	r10,r11
80008a2c:	b0 1a       	st.h	r8[0x2],r10
80008a2e:	b1 4a       	asr	r10,0x10
80008a30:	1c 0a       	add	r10,lr
80008a32:	b0 0a       	st.h	r8[0x0],r10
80008a34:	2f c8       	sub	r8,-4
80008a36:	b1 4a       	asr	r10,0x10
80008a38:	0a 37       	cp.w	r7,r5
80008a3a:	cf 33       	brcs	80008a20 <__mdiff+0x98>
80008a3c:	c0 28       	rjmp	80008a40 <__mdiff+0xb8>
80008a3e:	20 19       	sub	r9,1
80008a40:	11 4a       	ld.w	r10,--r8
80008a42:	58 0a       	cp.w	r10,0
80008a44:	cf d0       	breq	80008a3e <__mdiff+0xb6>
80008a46:	99 49       	st.w	r12[0x10],r9
80008a48:	d8 32       	popm	r0-r7,pc
80008a4a:	30 0b       	mov	r11,0
80008a4c:	c1 6f       	rcall	80008878 <_Balloc>
80008a4e:	30 18       	mov	r8,1
80008a50:	99 48       	st.w	r12[0x10],r8
80008a52:	30 08       	mov	r8,0
80008a54:	99 58       	st.w	r12[0x14],r8
80008a56:	d8 32       	popm	r0-r7,pc

80008a58 <__lshift>:
80008a58:	d4 31       	pushm	r0-r7,lr
80008a5a:	16 97       	mov	r7,r11
80008a5c:	76 46       	ld.w	r6,r11[0x10]
80008a5e:	f4 02 14 05 	asr	r2,r10,0x5
80008a62:	2f f6       	sub	r6,-1
80008a64:	14 93       	mov	r3,r10
80008a66:	18 94       	mov	r4,r12
80008a68:	04 06       	add	r6,r2
80008a6a:	76 1b       	ld.w	r11,r11[0x4]
80008a6c:	6e 28       	ld.w	r8,r7[0x8]
80008a6e:	c0 38       	rjmp	80008a74 <__lshift+0x1c>
80008a70:	2f fb       	sub	r11,-1
80008a72:	a1 78       	lsl	r8,0x1
80008a74:	10 36       	cp.w	r6,r8
80008a76:	fe 99 ff fd 	brgt	80008a70 <__lshift+0x18>
80008a7a:	08 9c       	mov	r12,r4
80008a7c:	cf ee       	rcall	80008878 <_Balloc>
80008a7e:	30 09       	mov	r9,0
80008a80:	18 95       	mov	r5,r12
80008a82:	f8 c8 ff ec 	sub	r8,r12,-20
80008a86:	12 9a       	mov	r10,r9
80008a88:	c0 38       	rjmp	80008a8e <__lshift+0x36>
80008a8a:	10 aa       	st.w	r8++,r10
80008a8c:	2f f9       	sub	r9,-1
80008a8e:	04 39       	cp.w	r9,r2
80008a90:	cf d5       	brlt	80008a8a <__lshift+0x32>
80008a92:	6e 4b       	ld.w	r11,r7[0x10]
80008a94:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80008a98:	2f bb       	sub	r11,-5
80008a9a:	ee c9 ff ec 	sub	r9,r7,-20
80008a9e:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80008aa2:	58 03       	cp.w	r3,0
80008aa4:	c1 30       	breq	80008aca <__lshift+0x72>
80008aa6:	e6 0c 11 20 	rsub	r12,r3,32
80008aaa:	30 0a       	mov	r10,0
80008aac:	72 02       	ld.w	r2,r9[0x0]
80008aae:	e4 03 09 42 	lsl	r2,r2,r3
80008ab2:	04 4a       	or	r10,r2
80008ab4:	10 aa       	st.w	r8++,r10
80008ab6:	13 0a       	ld.w	r10,r9++
80008ab8:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008abc:	16 39       	cp.w	r9,r11
80008abe:	cf 73       	brcs	80008aac <__lshift+0x54>
80008ac0:	91 0a       	st.w	r8[0x0],r10
80008ac2:	58 0a       	cp.w	r10,0
80008ac4:	c0 70       	breq	80008ad2 <__lshift+0x7a>
80008ac6:	2f f6       	sub	r6,-1
80008ac8:	c0 58       	rjmp	80008ad2 <__lshift+0x7a>
80008aca:	13 0a       	ld.w	r10,r9++
80008acc:	10 aa       	st.w	r8++,r10
80008ace:	16 39       	cp.w	r9,r11
80008ad0:	cf d3       	brcs	80008aca <__lshift+0x72>
80008ad2:	08 9c       	mov	r12,r4
80008ad4:	20 16       	sub	r6,1
80008ad6:	0e 9b       	mov	r11,r7
80008ad8:	8b 46       	st.w	r5[0x10],r6
80008ada:	cb 5e       	rcall	80008844 <_Bfree>
80008adc:	0a 9c       	mov	r12,r5
80008ade:	d8 32       	popm	r0-r7,pc

80008ae0 <__multiply>:
80008ae0:	d4 31       	pushm	r0-r7,lr
80008ae2:	20 2d       	sub	sp,8
80008ae4:	76 49       	ld.w	r9,r11[0x10]
80008ae6:	74 48       	ld.w	r8,r10[0x10]
80008ae8:	16 96       	mov	r6,r11
80008aea:	14 95       	mov	r5,r10
80008aec:	10 39       	cp.w	r9,r8
80008aee:	ec 08 17 50 	movlt	r8,r6
80008af2:	ea 06 17 50 	movlt	r6,r5
80008af6:	f0 05 17 50 	movlt	r5,r8
80008afa:	6c 28       	ld.w	r8,r6[0x8]
80008afc:	76 43       	ld.w	r3,r11[0x10]
80008afe:	74 42       	ld.w	r2,r10[0x10]
80008b00:	76 1b       	ld.w	r11,r11[0x4]
80008b02:	e4 03 00 07 	add	r7,r2,r3
80008b06:	10 37       	cp.w	r7,r8
80008b08:	f7 bb 09 ff 	subgt	r11,-1
80008b0c:	cb 6e       	rcall	80008878 <_Balloc>
80008b0e:	ee c4 ff fb 	sub	r4,r7,-5
80008b12:	f8 c9 ff ec 	sub	r9,r12,-20
80008b16:	f8 04 00 24 	add	r4,r12,r4<<0x2
80008b1a:	30 0a       	mov	r10,0
80008b1c:	12 98       	mov	r8,r9
80008b1e:	c0 28       	rjmp	80008b22 <__multiply+0x42>
80008b20:	10 aa       	st.w	r8++,r10
80008b22:	08 38       	cp.w	r8,r4
80008b24:	cf e3       	brcs	80008b20 <__multiply+0x40>
80008b26:	2f b3       	sub	r3,-5
80008b28:	2f b2       	sub	r2,-5
80008b2a:	ec 03 00 23 	add	r3,r6,r3<<0x2
80008b2e:	ea 02 00 22 	add	r2,r5,r2<<0x2
80008b32:	ec cb ff ec 	sub	r11,r6,-20
80008b36:	50 12       	stdsp	sp[0x4],r2
80008b38:	ea ca ff ec 	sub	r10,r5,-20
80008b3c:	c4 48       	rjmp	80008bc4 <__multiply+0xe4>
80008b3e:	94 95       	ld.uh	r5,r10[0x2]
80008b40:	58 05       	cp.w	r5,0
80008b42:	c2 00       	breq	80008b82 <__multiply+0xa2>
80008b44:	12 98       	mov	r8,r9
80008b46:	16 96       	mov	r6,r11
80008b48:	30 0e       	mov	lr,0
80008b4a:	50 09       	stdsp	sp[0x0],r9
80008b4c:	0d 02       	ld.w	r2,r6++
80008b4e:	e4 00 16 10 	lsr	r0,r2,0x10
80008b52:	70 01       	ld.w	r1,r8[0x0]
80008b54:	70 09       	ld.w	r9,r8[0x0]
80008b56:	b1 81       	lsr	r1,0x10
80008b58:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008b5c:	e0 05 03 41 	mac	r1,r0,r5
80008b60:	ab 32       	mul	r2,r5
80008b62:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80008b66:	00 02       	add	r2,r0
80008b68:	e4 0e 00 0e 	add	lr,r2,lr
80008b6c:	b0 1e       	st.h	r8[0x2],lr
80008b6e:	b1 8e       	lsr	lr,0x10
80008b70:	1c 01       	add	r1,lr
80008b72:	b0 01       	st.h	r8[0x0],r1
80008b74:	e2 0e 16 10 	lsr	lr,r1,0x10
80008b78:	2f c8       	sub	r8,-4
80008b7a:	06 36       	cp.w	r6,r3
80008b7c:	ce 83       	brcs	80008b4c <__multiply+0x6c>
80008b7e:	40 09       	lddsp	r9,sp[0x0]
80008b80:	91 0e       	st.w	r8[0x0],lr
80008b82:	94 86       	ld.uh	r6,r10[0x0]
80008b84:	58 06       	cp.w	r6,0
80008b86:	c1 d0       	breq	80008bc0 <__multiply+0xe0>
80008b88:	72 02       	ld.w	r2,r9[0x0]
80008b8a:	12 98       	mov	r8,r9
80008b8c:	16 9e       	mov	lr,r11
80008b8e:	30 05       	mov	r5,0
80008b90:	b0 12       	st.h	r8[0x2],r2
80008b92:	1d 01       	ld.w	r1,lr++
80008b94:	90 82       	ld.uh	r2,r8[0x0]
80008b96:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80008b9a:	ad 30       	mul	r0,r6
80008b9c:	e0 02 00 02 	add	r2,r0,r2
80008ba0:	e4 05 00 05 	add	r5,r2,r5
80008ba4:	b0 05       	st.h	r8[0x0],r5
80008ba6:	b1 85       	lsr	r5,0x10
80008ba8:	b1 81       	lsr	r1,0x10
80008baa:	2f c8       	sub	r8,-4
80008bac:	ad 31       	mul	r1,r6
80008bae:	90 92       	ld.uh	r2,r8[0x2]
80008bb0:	e2 02 00 02 	add	r2,r1,r2
80008bb4:	0a 02       	add	r2,r5
80008bb6:	e4 05 16 10 	lsr	r5,r2,0x10
80008bba:	06 3e       	cp.w	lr,r3
80008bbc:	ce a3       	brcs	80008b90 <__multiply+0xb0>
80008bbe:	91 02       	st.w	r8[0x0],r2
80008bc0:	2f ca       	sub	r10,-4
80008bc2:	2f c9       	sub	r9,-4
80008bc4:	40 18       	lddsp	r8,sp[0x4]
80008bc6:	10 3a       	cp.w	r10,r8
80008bc8:	cb b3       	brcs	80008b3e <__multiply+0x5e>
80008bca:	c0 28       	rjmp	80008bce <__multiply+0xee>
80008bcc:	20 17       	sub	r7,1
80008bce:	58 07       	cp.w	r7,0
80008bd0:	e0 8a 00 05 	brle	80008bda <__multiply+0xfa>
80008bd4:	09 48       	ld.w	r8,--r4
80008bd6:	58 08       	cp.w	r8,0
80008bd8:	cf a0       	breq	80008bcc <__multiply+0xec>
80008bda:	99 47       	st.w	r12[0x10],r7
80008bdc:	2f ed       	sub	sp,-8
80008bde:	d8 32       	popm	r0-r7,pc

80008be0 <__i2b>:
80008be0:	d4 21       	pushm	r4-r7,lr
80008be2:	16 97       	mov	r7,r11
80008be4:	30 1b       	mov	r11,1
80008be6:	c4 9e       	rcall	80008878 <_Balloc>
80008be8:	30 19       	mov	r9,1
80008bea:	99 57       	st.w	r12[0x14],r7
80008bec:	99 49       	st.w	r12[0x10],r9
80008bee:	d8 22       	popm	r4-r7,pc

80008bf0 <__multadd>:
80008bf0:	d4 31       	pushm	r0-r7,lr
80008bf2:	30 08       	mov	r8,0
80008bf4:	12 95       	mov	r5,r9
80008bf6:	16 97       	mov	r7,r11
80008bf8:	18 96       	mov	r6,r12
80008bfa:	76 44       	ld.w	r4,r11[0x10]
80008bfc:	f6 c9 ff ec 	sub	r9,r11,-20
80008c00:	72 0b       	ld.w	r11,r9[0x0]
80008c02:	f6 0c 16 10 	lsr	r12,r11,0x10
80008c06:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008c0a:	f4 0c 02 4c 	mul	r12,r10,r12
80008c0e:	f4 0b 03 45 	mac	r5,r10,r11
80008c12:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80008c16:	b1 85       	lsr	r5,0x10
80008c18:	18 05       	add	r5,r12
80008c1a:	ea 0c 15 10 	lsl	r12,r5,0x10
80008c1e:	f8 0b 00 0b 	add	r11,r12,r11
80008c22:	12 ab       	st.w	r9++,r11
80008c24:	2f f8       	sub	r8,-1
80008c26:	b1 85       	lsr	r5,0x10
80008c28:	08 38       	cp.w	r8,r4
80008c2a:	ce b5       	brlt	80008c00 <__multadd+0x10>
80008c2c:	58 05       	cp.w	r5,0
80008c2e:	c1 c0       	breq	80008c66 <__multadd+0x76>
80008c30:	6e 28       	ld.w	r8,r7[0x8]
80008c32:	10 34       	cp.w	r4,r8
80008c34:	c1 35       	brlt	80008c5a <__multadd+0x6a>
80008c36:	6e 1b       	ld.w	r11,r7[0x4]
80008c38:	0c 9c       	mov	r12,r6
80008c3a:	2f fb       	sub	r11,-1
80008c3c:	c1 ee       	rcall	80008878 <_Balloc>
80008c3e:	6e 4a       	ld.w	r10,r7[0x10]
80008c40:	ee cb ff f4 	sub	r11,r7,-12
80008c44:	18 93       	mov	r3,r12
80008c46:	2f ea       	sub	r10,-2
80008c48:	2f 4c       	sub	r12,-12
80008c4a:	a3 6a       	lsl	r10,0x2
80008c4c:	fe b0 de 20 	rcall	8000488c <memcpy>
80008c50:	0e 9b       	mov	r11,r7
80008c52:	0c 9c       	mov	r12,r6
80008c54:	fe b0 fd f8 	rcall	80008844 <_Bfree>
80008c58:	06 97       	mov	r7,r3
80008c5a:	e8 c8 ff ff 	sub	r8,r4,-1
80008c5e:	2f b4       	sub	r4,-5
80008c60:	8f 48       	st.w	r7[0x10],r8
80008c62:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80008c66:	0e 9c       	mov	r12,r7
80008c68:	d8 32       	popm	r0-r7,pc
80008c6a:	d7 03       	nop

80008c6c <__pow5mult>:
80008c6c:	d4 31       	pushm	r0-r7,lr
80008c6e:	14 96       	mov	r6,r10
80008c70:	18 97       	mov	r7,r12
80008c72:	16 94       	mov	r4,r11
80008c74:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80008c78:	c0 80       	breq	80008c88 <__pow5mult+0x1c>
80008c7a:	20 18       	sub	r8,1
80008c7c:	49 f9       	lddpc	r9,80008cf8 <__pow5mult+0x8c>
80008c7e:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008c82:	30 09       	mov	r9,0
80008c84:	cb 6f       	rcall	80008bf0 <__multadd>
80008c86:	18 94       	mov	r4,r12
80008c88:	a3 46       	asr	r6,0x2
80008c8a:	c3 40       	breq	80008cf2 <__pow5mult+0x86>
80008c8c:	6e 95       	ld.w	r5,r7[0x24]
80008c8e:	58 05       	cp.w	r5,0
80008c90:	c0 91       	brne	80008ca2 <__pow5mult+0x36>
80008c92:	31 0c       	mov	r12,16
80008c94:	fe b0 fa f4 	rcall	8000827c <malloc>
80008c98:	99 35       	st.w	r12[0xc],r5
80008c9a:	8f 9c       	st.w	r7[0x24],r12
80008c9c:	99 15       	st.w	r12[0x4],r5
80008c9e:	99 25       	st.w	r12[0x8],r5
80008ca0:	99 05       	st.w	r12[0x0],r5
80008ca2:	6e 93       	ld.w	r3,r7[0x24]
80008ca4:	66 25       	ld.w	r5,r3[0x8]
80008ca6:	58 05       	cp.w	r5,0
80008ca8:	c0 c1       	brne	80008cc0 <__pow5mult+0x54>
80008caa:	e0 6b 02 71 	mov	r11,625
80008cae:	0e 9c       	mov	r12,r7
80008cb0:	c9 8f       	rcall	80008be0 <__i2b>
80008cb2:	87 2c       	st.w	r3[0x8],r12
80008cb4:	30 08       	mov	r8,0
80008cb6:	18 95       	mov	r5,r12
80008cb8:	99 08       	st.w	r12[0x0],r8
80008cba:	c0 38       	rjmp	80008cc0 <__pow5mult+0x54>
80008cbc:	06 9c       	mov	r12,r3
80008cbe:	18 95       	mov	r5,r12
80008cc0:	ed b6 00 00 	bld	r6,0x0
80008cc4:	c0 b1       	brne	80008cda <__pow5mult+0x6e>
80008cc6:	08 9b       	mov	r11,r4
80008cc8:	0a 9a       	mov	r10,r5
80008cca:	0e 9c       	mov	r12,r7
80008ccc:	c0 af       	rcall	80008ae0 <__multiply>
80008cce:	08 9b       	mov	r11,r4
80008cd0:	18 93       	mov	r3,r12
80008cd2:	0e 9c       	mov	r12,r7
80008cd4:	06 94       	mov	r4,r3
80008cd6:	fe b0 fd b7 	rcall	80008844 <_Bfree>
80008cda:	a1 56       	asr	r6,0x1
80008cdc:	c0 b0       	breq	80008cf2 <__pow5mult+0x86>
80008cde:	6a 03       	ld.w	r3,r5[0x0]
80008ce0:	58 03       	cp.w	r3,0
80008ce2:	ce d1       	brne	80008cbc <__pow5mult+0x50>
80008ce4:	0a 9a       	mov	r10,r5
80008ce6:	0a 9b       	mov	r11,r5
80008ce8:	0e 9c       	mov	r12,r7
80008cea:	cf be       	rcall	80008ae0 <__multiply>
80008cec:	8b 0c       	st.w	r5[0x0],r12
80008cee:	99 03       	st.w	r12[0x0],r3
80008cf0:	ce 7b       	rjmp	80008cbe <__pow5mult+0x52>
80008cf2:	08 9c       	mov	r12,r4
80008cf4:	d8 32       	popm	r0-r7,pc
80008cf6:	d7 03       	nop
80008cf8:	80 07       	ld.sh	r7,r0[0x0]
80008cfa:	b8 84       	st.b	r12[0x0],r4

80008cfc <_realloc_r>:
80008cfc:	d4 31       	pushm	r0-r7,lr
80008cfe:	20 1d       	sub	sp,4
80008d00:	16 94       	mov	r4,r11
80008d02:	18 92       	mov	r2,r12
80008d04:	14 9b       	mov	r11,r10
80008d06:	58 04       	cp.w	r4,0
80008d08:	c0 51       	brne	80008d12 <_realloc_r+0x16>
80008d0a:	fe b0 fa c1 	rcall	8000828c <_malloc_r>
80008d0e:	18 95       	mov	r5,r12
80008d10:	c5 39       	rjmp	80008fb6 <_realloc_r+0x2ba>
80008d12:	50 0a       	stdsp	sp[0x0],r10
80008d14:	fe b0 fd 05 	rcall	8000871e <__malloc_lock>
80008d18:	40 0b       	lddsp	r11,sp[0x0]
80008d1a:	f6 c8 ff f5 	sub	r8,r11,-11
80008d1e:	e8 c1 00 08 	sub	r1,r4,8
80008d22:	10 96       	mov	r6,r8
80008d24:	62 1c       	ld.w	r12,r1[0x4]
80008d26:	e0 16 ff f8 	andl	r6,0xfff8
80008d2a:	59 68       	cp.w	r8,22
80008d2c:	f9 b6 08 10 	movls	r6,16
80008d30:	16 36       	cp.w	r6,r11
80008d32:	5f 38       	srlo	r8
80008d34:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008d38:	c0 50       	breq	80008d42 <_realloc_r+0x46>
80008d3a:	30 c8       	mov	r8,12
80008d3c:	30 05       	mov	r5,0
80008d3e:	85 38       	st.w	r2[0xc],r8
80008d40:	c3 b9       	rjmp	80008fb6 <_realloc_r+0x2ba>
80008d42:	18 90       	mov	r0,r12
80008d44:	e0 10 ff fc 	andl	r0,0xfffc
80008d48:	0c 30       	cp.w	r0,r6
80008d4a:	e0 84 01 0b 	brge	80008f60 <_realloc_r+0x264>
80008d4e:	e0 68 01 20 	mov	r8,288
80008d52:	e2 00 00 09 	add	r9,r1,r0
80008d56:	70 25       	ld.w	r5,r8[0x8]
80008d58:	0a 39       	cp.w	r9,r5
80008d5a:	c0 90       	breq	80008d6c <_realloc_r+0x70>
80008d5c:	72 1a       	ld.w	r10,r9[0x4]
80008d5e:	a1 ca       	cbr	r10,0x0
80008d60:	f2 0a 00 0a 	add	r10,r9,r10
80008d64:	74 1a       	ld.w	r10,r10[0x4]
80008d66:	ed ba 00 00 	bld	r10,0x0
80008d6a:	c2 20       	breq	80008dae <_realloc_r+0xb2>
80008d6c:	72 1a       	ld.w	r10,r9[0x4]
80008d6e:	e0 1a ff fc 	andl	r10,0xfffc
80008d72:	f4 00 00 03 	add	r3,r10,r0
80008d76:	0a 39       	cp.w	r9,r5
80008d78:	c1 31       	brne	80008d9e <_realloc_r+0xa2>
80008d7a:	ec c7 ff f0 	sub	r7,r6,-16
80008d7e:	0e 33       	cp.w	r3,r7
80008d80:	c1 95       	brlt	80008db2 <_realloc_r+0xb6>
80008d82:	e2 06 00 09 	add	r9,r1,r6
80008d86:	0c 13       	sub	r3,r6
80008d88:	a1 a3       	sbr	r3,0x0
80008d8a:	93 13       	st.w	r9[0x4],r3
80008d8c:	91 29       	st.w	r8[0x8],r9
80008d8e:	04 9c       	mov	r12,r2
80008d90:	62 18       	ld.w	r8,r1[0x4]
80008d92:	08 95       	mov	r5,r4
80008d94:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008d98:	10 46       	or	r6,r8
80008d9a:	83 16       	st.w	r1[0x4],r6
80008d9c:	c0 b9       	rjmp	80008fb2 <_realloc_r+0x2b6>
80008d9e:	0c 33       	cp.w	r3,r6
80008da0:	c0 95       	brlt	80008db2 <_realloc_r+0xb6>
80008da2:	72 28       	ld.w	r8,r9[0x8]
80008da4:	02 97       	mov	r7,r1
80008da6:	72 39       	ld.w	r9,r9[0xc]
80008da8:	93 28       	st.w	r9[0x8],r8
80008daa:	91 39       	st.w	r8[0xc],r9
80008dac:	cd c8       	rjmp	80008f64 <_realloc_r+0x268>
80008dae:	30 0a       	mov	r10,0
80008db0:	14 99       	mov	r9,r10
80008db2:	ed bc 00 00 	bld	r12,0x0
80008db6:	e0 80 00 95 	breq	80008ee0 <_realloc_r+0x1e4>
80008dba:	62 07       	ld.w	r7,r1[0x0]
80008dbc:	e2 07 01 07 	sub	r7,r1,r7
80008dc0:	6e 1c       	ld.w	r12,r7[0x4]
80008dc2:	e0 1c ff fc 	andl	r12,0xfffc
80008dc6:	58 09       	cp.w	r9,0
80008dc8:	c5 60       	breq	80008e74 <_realloc_r+0x178>
80008dca:	f8 00 00 03 	add	r3,r12,r0
80008dce:	0a 39       	cp.w	r9,r5
80008dd0:	c4 81       	brne	80008e60 <_realloc_r+0x164>
80008dd2:	14 03       	add	r3,r10
80008dd4:	ec c9 ff f0 	sub	r9,r6,-16
80008dd8:	12 33       	cp.w	r3,r9
80008dda:	c4 d5       	brlt	80008e74 <_realloc_r+0x178>
80008ddc:	6e 3a       	ld.w	r10,r7[0xc]
80008dde:	6e 29       	ld.w	r9,r7[0x8]
80008de0:	95 29       	st.w	r10[0x8],r9
80008de2:	93 3a       	st.w	r9[0xc],r10
80008de4:	ee c5 ff f8 	sub	r5,r7,-8
80008de8:	e0 ca 00 04 	sub	r10,r0,4
80008dec:	e0 4a 00 24 	cp.w	r10,36
80008df0:	e0 8b 00 25 	brhi	80008e3a <_realloc_r+0x13e>
80008df4:	0a 99       	mov	r9,r5
80008df6:	59 3a       	cp.w	r10,19
80008df8:	e0 88 00 1a 	brls	80008e2c <_realloc_r+0x130>
80008dfc:	09 09       	ld.w	r9,r4++
80008dfe:	8b 09       	st.w	r5[0x0],r9
80008e00:	09 09       	ld.w	r9,r4++
80008e02:	8f 39       	st.w	r7[0xc],r9
80008e04:	ee c9 ff f0 	sub	r9,r7,-16
80008e08:	59 ba       	cp.w	r10,27
80008e0a:	e0 88 00 11 	brls	80008e2c <_realloc_r+0x130>
80008e0e:	09 0b       	ld.w	r11,r4++
80008e10:	93 0b       	st.w	r9[0x0],r11
80008e12:	09 09       	ld.w	r9,r4++
80008e14:	8f 59       	st.w	r7[0x14],r9
80008e16:	ee c9 ff e8 	sub	r9,r7,-24
80008e1a:	e0 4a 00 24 	cp.w	r10,36
80008e1e:	c0 71       	brne	80008e2c <_realloc_r+0x130>
80008e20:	09 0a       	ld.w	r10,r4++
80008e22:	93 0a       	st.w	r9[0x0],r10
80008e24:	ee c9 ff e0 	sub	r9,r7,-32
80008e28:	09 0a       	ld.w	r10,r4++
80008e2a:	8f 7a       	st.w	r7[0x1c],r10
80008e2c:	09 0a       	ld.w	r10,r4++
80008e2e:	12 aa       	st.w	r9++,r10
80008e30:	68 0a       	ld.w	r10,r4[0x0]
80008e32:	93 0a       	st.w	r9[0x0],r10
80008e34:	68 1a       	ld.w	r10,r4[0x4]
80008e36:	93 1a       	st.w	r9[0x4],r10
80008e38:	c0 78       	rjmp	80008e46 <_realloc_r+0x14a>
80008e3a:	50 08       	stdsp	sp[0x0],r8
80008e3c:	08 9b       	mov	r11,r4
80008e3e:	0a 9c       	mov	r12,r5
80008e40:	fe b0 fc 49 	rcall	800086d2 <memmove>
80008e44:	40 08       	lddsp	r8,sp[0x0]
80008e46:	ee 06 00 09 	add	r9,r7,r6
80008e4a:	0c 13       	sub	r3,r6
80008e4c:	a1 a3       	sbr	r3,0x0
80008e4e:	93 13       	st.w	r9[0x4],r3
80008e50:	91 29       	st.w	r8[0x8],r9
80008e52:	04 9c       	mov	r12,r2
80008e54:	6e 18       	ld.w	r8,r7[0x4]
80008e56:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008e5a:	10 46       	or	r6,r8
80008e5c:	8f 16       	st.w	r7[0x4],r6
80008e5e:	ca a8       	rjmp	80008fb2 <_realloc_r+0x2b6>
80008e60:	14 03       	add	r3,r10
80008e62:	0c 33       	cp.w	r3,r6
80008e64:	c0 85       	brlt	80008e74 <_realloc_r+0x178>
80008e66:	72 28       	ld.w	r8,r9[0x8]
80008e68:	72 39       	ld.w	r9,r9[0xc]
80008e6a:	93 28       	st.w	r9[0x8],r8
80008e6c:	91 39       	st.w	r8[0xc],r9
80008e6e:	6e 28       	ld.w	r8,r7[0x8]
80008e70:	6e 39       	ld.w	r9,r7[0xc]
80008e72:	c0 78       	rjmp	80008e80 <_realloc_r+0x184>
80008e74:	f8 00 00 03 	add	r3,r12,r0
80008e78:	0c 33       	cp.w	r3,r6
80008e7a:	c3 35       	brlt	80008ee0 <_realloc_r+0x1e4>
80008e7c:	6e 39       	ld.w	r9,r7[0xc]
80008e7e:	6e 28       	ld.w	r8,r7[0x8]
80008e80:	93 28       	st.w	r9[0x8],r8
80008e82:	91 39       	st.w	r8[0xc],r9
80008e84:	e0 ca 00 04 	sub	r10,r0,4
80008e88:	ee cc ff f8 	sub	r12,r7,-8
80008e8c:	e0 4a 00 24 	cp.w	r10,36
80008e90:	e0 8b 00 24 	brhi	80008ed8 <_realloc_r+0x1dc>
80008e94:	59 3a       	cp.w	r10,19
80008e96:	e0 88 00 1a 	brls	80008eca <_realloc_r+0x1ce>
80008e9a:	09 08       	ld.w	r8,r4++
80008e9c:	99 08       	st.w	r12[0x0],r8
80008e9e:	09 08       	ld.w	r8,r4++
80008ea0:	8f 38       	st.w	r7[0xc],r8
80008ea2:	ee cc ff f0 	sub	r12,r7,-16
80008ea6:	59 ba       	cp.w	r10,27
80008ea8:	e0 88 00 11 	brls	80008eca <_realloc_r+0x1ce>
80008eac:	09 08       	ld.w	r8,r4++
80008eae:	99 08       	st.w	r12[0x0],r8
80008eb0:	09 08       	ld.w	r8,r4++
80008eb2:	8f 58       	st.w	r7[0x14],r8
80008eb4:	ee cc ff e8 	sub	r12,r7,-24
80008eb8:	e0 4a 00 24 	cp.w	r10,36
80008ebc:	c0 71       	brne	80008eca <_realloc_r+0x1ce>
80008ebe:	09 08       	ld.w	r8,r4++
80008ec0:	99 08       	st.w	r12[0x0],r8
80008ec2:	ee cc ff e0 	sub	r12,r7,-32
80008ec6:	09 08       	ld.w	r8,r4++
80008ec8:	8f 78       	st.w	r7[0x1c],r8
80008eca:	09 08       	ld.w	r8,r4++
80008ecc:	18 a8       	st.w	r12++,r8
80008ece:	68 08       	ld.w	r8,r4[0x0]
80008ed0:	99 08       	st.w	r12[0x0],r8
80008ed2:	68 18       	ld.w	r8,r4[0x4]
80008ed4:	99 18       	st.w	r12[0x4],r8
80008ed6:	c4 78       	rjmp	80008f64 <_realloc_r+0x268>
80008ed8:	08 9b       	mov	r11,r4
80008eda:	fe b0 fb fc 	rcall	800086d2 <memmove>
80008ede:	c4 38       	rjmp	80008f64 <_realloc_r+0x268>
80008ee0:	04 9c       	mov	r12,r2
80008ee2:	fe b0 f9 d5 	rcall	8000828c <_malloc_r>
80008ee6:	18 95       	mov	r5,r12
80008ee8:	c3 a0       	breq	80008f5c <_realloc_r+0x260>
80008eea:	62 18       	ld.w	r8,r1[0x4]
80008eec:	f8 c9 00 08 	sub	r9,r12,8
80008ef0:	a1 c8       	cbr	r8,0x0
80008ef2:	e2 08 00 08 	add	r8,r1,r8
80008ef6:	10 39       	cp.w	r9,r8
80008ef8:	c0 71       	brne	80008f06 <_realloc_r+0x20a>
80008efa:	72 13       	ld.w	r3,r9[0x4]
80008efc:	02 97       	mov	r7,r1
80008efe:	e0 13 ff fc 	andl	r3,0xfffc
80008f02:	00 03       	add	r3,r0
80008f04:	c3 08       	rjmp	80008f64 <_realloc_r+0x268>
80008f06:	e0 ca 00 04 	sub	r10,r0,4
80008f0a:	e0 4a 00 24 	cp.w	r10,36
80008f0e:	e0 8b 00 20 	brhi	80008f4e <_realloc_r+0x252>
80008f12:	08 99       	mov	r9,r4
80008f14:	18 98       	mov	r8,r12
80008f16:	59 3a       	cp.w	r10,19
80008f18:	e0 88 00 14 	brls	80008f40 <_realloc_r+0x244>
80008f1c:	13 0b       	ld.w	r11,r9++
80008f1e:	10 ab       	st.w	r8++,r11
80008f20:	13 0b       	ld.w	r11,r9++
80008f22:	10 ab       	st.w	r8++,r11
80008f24:	59 ba       	cp.w	r10,27
80008f26:	e0 88 00 0d 	brls	80008f40 <_realloc_r+0x244>
80008f2a:	13 0b       	ld.w	r11,r9++
80008f2c:	10 ab       	st.w	r8++,r11
80008f2e:	13 0b       	ld.w	r11,r9++
80008f30:	10 ab       	st.w	r8++,r11
80008f32:	e0 4a 00 24 	cp.w	r10,36
80008f36:	c0 51       	brne	80008f40 <_realloc_r+0x244>
80008f38:	13 0a       	ld.w	r10,r9++
80008f3a:	10 aa       	st.w	r8++,r10
80008f3c:	13 0a       	ld.w	r10,r9++
80008f3e:	10 aa       	st.w	r8++,r10
80008f40:	13 0a       	ld.w	r10,r9++
80008f42:	10 aa       	st.w	r8++,r10
80008f44:	72 0a       	ld.w	r10,r9[0x0]
80008f46:	91 0a       	st.w	r8[0x0],r10
80008f48:	72 19       	ld.w	r9,r9[0x4]
80008f4a:	91 19       	st.w	r8[0x4],r9
80008f4c:	c0 48       	rjmp	80008f54 <_realloc_r+0x258>
80008f4e:	08 9b       	mov	r11,r4
80008f50:	fe b0 fb c1 	rcall	800086d2 <memmove>
80008f54:	08 9b       	mov	r11,r4
80008f56:	04 9c       	mov	r12,r2
80008f58:	fe b0 f6 f4 	rcall	80007d40 <_free_r>
80008f5c:	04 9c       	mov	r12,r2
80008f5e:	c2 a8       	rjmp	80008fb2 <_realloc_r+0x2b6>
80008f60:	00 93       	mov	r3,r0
80008f62:	02 97       	mov	r7,r1
80008f64:	e6 06 01 09 	sub	r9,r3,r6
80008f68:	6e 18       	ld.w	r8,r7[0x4]
80008f6a:	58 f9       	cp.w	r9,15
80008f6c:	e0 88 00 16 	brls	80008f98 <_realloc_r+0x29c>
80008f70:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008f74:	ed e8 10 08 	or	r8,r6,r8
80008f78:	8f 18       	st.w	r7[0x4],r8
80008f7a:	12 98       	mov	r8,r9
80008f7c:	a1 a8       	sbr	r8,0x0
80008f7e:	ee 06 00 0b 	add	r11,r7,r6
80008f82:	f6 09 00 09 	add	r9,r11,r9
80008f86:	97 18       	st.w	r11[0x4],r8
80008f88:	72 18       	ld.w	r8,r9[0x4]
80008f8a:	a1 a8       	sbr	r8,0x0
80008f8c:	2f 8b       	sub	r11,-8
80008f8e:	93 18       	st.w	r9[0x4],r8
80008f90:	04 9c       	mov	r12,r2
80008f92:	fe b0 f6 d7 	rcall	80007d40 <_free_r>
80008f96:	c0 b8       	rjmp	80008fac <_realloc_r+0x2b0>
80008f98:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008f9c:	e7 e8 10 08 	or	r8,r3,r8
80008fa0:	8f 18       	st.w	r7[0x4],r8
80008fa2:	ee 03 00 03 	add	r3,r7,r3
80008fa6:	66 18       	ld.w	r8,r3[0x4]
80008fa8:	a1 a8       	sbr	r8,0x0
80008faa:	87 18       	st.w	r3[0x4],r8
80008fac:	04 9c       	mov	r12,r2
80008fae:	ee c5 ff f8 	sub	r5,r7,-8
80008fb2:	fe b0 fb b7 	rcall	80008720 <__malloc_unlock>
80008fb6:	0a 9c       	mov	r12,r5
80008fb8:	2f fd       	sub	sp,-4
80008fba:	d8 32       	popm	r0-r7,pc

80008fbc <__isinfd>:
80008fbc:	14 98       	mov	r8,r10
80008fbe:	fc 19 7f f0 	movh	r9,0x7ff0
80008fc2:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008fc6:	f0 0b 11 00 	rsub	r11,r8,0
80008fca:	f7 e8 10 08 	or	r8,r11,r8
80008fce:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80008fd2:	f2 08 01 08 	sub	r8,r9,r8
80008fd6:	f0 0c 11 00 	rsub	r12,r8,0
80008fda:	f9 e8 10 08 	or	r8,r12,r8
80008fde:	f0 0c 14 1f 	asr	r12,r8,0x1f
80008fe2:	2f fc       	sub	r12,-1
80008fe4:	5e fc       	retal	r12

80008fe6 <__isnand>:
80008fe6:	14 98       	mov	r8,r10
80008fe8:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008fec:	f0 0c 11 00 	rsub	r12,r8,0
80008ff0:	10 4c       	or	r12,r8
80008ff2:	fc 18 7f f0 	movh	r8,0x7ff0
80008ff6:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80008ffa:	f0 0c 01 0c 	sub	r12,r8,r12
80008ffe:	bf 9c       	lsr	r12,0x1f
80009000:	5e fc       	retal	r12
80009002:	d7 03       	nop

80009004 <_sbrk_r>:
80009004:	d4 21       	pushm	r4-r7,lr
80009006:	30 08       	mov	r8,0
80009008:	18 97       	mov	r7,r12
8000900a:	e0 66 06 a8 	mov	r6,1704
8000900e:	16 9c       	mov	r12,r11
80009010:	8d 08       	st.w	r6[0x0],r8
80009012:	ca fc       	rcall	80009170 <_sbrk>
80009014:	5b fc       	cp.w	r12,-1
80009016:	c0 51       	brne	80009020 <_sbrk_r+0x1c>
80009018:	6c 08       	ld.w	r8,r6[0x0]
8000901a:	58 08       	cp.w	r8,0
8000901c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009020:	d8 22       	popm	r4-r7,pc
80009022:	d7 03       	nop

80009024 <__sclose>:
80009024:	d4 01       	pushm	lr
80009026:	96 7b       	ld.sh	r11,r11[0xe]
80009028:	cf ec       	rcall	80009224 <_close_r>
8000902a:	d8 02       	popm	pc

8000902c <__sseek>:
8000902c:	d4 21       	pushm	r4-r7,lr
8000902e:	16 97       	mov	r7,r11
80009030:	96 7b       	ld.sh	r11,r11[0xe]
80009032:	c8 7d       	rcall	80009340 <_lseek_r>
80009034:	8e 68       	ld.sh	r8,r7[0xc]
80009036:	10 99       	mov	r9,r8
80009038:	ad c8       	cbr	r8,0xc
8000903a:	ad a9       	sbr	r9,0xc
8000903c:	5b fc       	cp.w	r12,-1
8000903e:	ef f8 0c 06 	st.heq	r7[0xc],r8
80009042:	ef f9 1c 06 	st.hne	r7[0xc],r9
80009046:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000904a:	d8 22       	popm	r4-r7,pc

8000904c <__swrite>:
8000904c:	d4 21       	pushm	r4-r7,lr
8000904e:	96 68       	ld.sh	r8,r11[0xc]
80009050:	16 97       	mov	r7,r11
80009052:	14 95       	mov	r5,r10
80009054:	12 94       	mov	r4,r9
80009056:	e2 18 01 00 	andl	r8,0x100,COH
8000905a:	18 96       	mov	r6,r12
8000905c:	c0 50       	breq	80009066 <__swrite+0x1a>
8000905e:	30 29       	mov	r9,2
80009060:	30 0a       	mov	r10,0
80009062:	96 7b       	ld.sh	r11,r11[0xe]
80009064:	c6 ed       	rcall	80009340 <_lseek_r>
80009066:	8e 68       	ld.sh	r8,r7[0xc]
80009068:	ad c8       	cbr	r8,0xc
8000906a:	08 99       	mov	r9,r4
8000906c:	0a 9a       	mov	r10,r5
8000906e:	8e 7b       	ld.sh	r11,r7[0xe]
80009070:	0c 9c       	mov	r12,r6
80009072:	ae 68       	st.h	r7[0xc],r8
80009074:	c9 ac       	rcall	800091a8 <_write_r>
80009076:	d8 22       	popm	r4-r7,pc

80009078 <__sread>:
80009078:	d4 21       	pushm	r4-r7,lr
8000907a:	16 97       	mov	r7,r11
8000907c:	96 7b       	ld.sh	r11,r11[0xe]
8000907e:	c7 3d       	rcall	80009364 <_read_r>
80009080:	c0 65       	brlt	8000908c <__sread+0x14>
80009082:	6f 58       	ld.w	r8,r7[0x54]
80009084:	18 08       	add	r8,r12
80009086:	ef 48 00 54 	st.w	r7[84],r8
8000908a:	d8 22       	popm	r4-r7,pc
8000908c:	8e 68       	ld.sh	r8,r7[0xc]
8000908e:	ad c8       	cbr	r8,0xc
80009090:	ae 68       	st.h	r7[0xc],r8
80009092:	d8 22       	popm	r4-r7,pc

80009094 <strlen>:
80009094:	30 09       	mov	r9,0
80009096:	18 98       	mov	r8,r12
80009098:	c0 28       	rjmp	8000909c <strlen+0x8>
8000909a:	2f f8       	sub	r8,-1
8000909c:	11 8a       	ld.ub	r10,r8[0x0]
8000909e:	f2 0a 18 00 	cp.b	r10,r9
800090a2:	cf c1       	brne	8000909a <strlen+0x6>
800090a4:	f0 0c 01 0c 	sub	r12,r8,r12
800090a8:	5e fc       	retal	r12
800090aa:	d7 03       	nop

800090ac <_close>:
800090ac:	30 28       	mov	r8,2
800090ae:	d6 73       	breakpoint
800090b0:	3f fc       	mov	r12,-1
800090b2:	35 8b       	mov	r11,88
800090b4:	58 0c       	cp.w	r12,0
800090b6:	5e 4c       	retge	r12
800090b8:	e0 6a 06 a8 	mov	r10,1704
800090bc:	95 0b       	st.w	r10[0x0],r11
800090be:	5e fc       	retal	r12

800090c0 <_lseek>:
800090c0:	30 58       	mov	r8,5
800090c2:	d6 73       	breakpoint
800090c4:	3f fc       	mov	r12,-1
800090c6:	35 8b       	mov	r11,88
800090c8:	58 0c       	cp.w	r12,0
800090ca:	5e 4c       	retge	r12
800090cc:	e0 6a 06 a8 	mov	r10,1704
800090d0:	95 0b       	st.w	r10[0x0],r11
800090d2:	5e fc       	retal	r12

800090d4 <_read>:
800090d4:	30 38       	mov	r8,3
800090d6:	d6 73       	breakpoint
800090d8:	3f fc       	mov	r12,-1
800090da:	35 8b       	mov	r11,88
800090dc:	58 0c       	cp.w	r12,0
800090de:	5e 4c       	retge	r12
800090e0:	e0 6a 06 a8 	mov	r10,1704
800090e4:	95 0b       	st.w	r10[0x0],r11
800090e6:	5e fc       	retal	r12

800090e8 <_write>:
800090e8:	30 48       	mov	r8,4
800090ea:	d6 73       	breakpoint
800090ec:	3f fc       	mov	r12,-1
800090ee:	35 8b       	mov	r11,88
800090f0:	58 0c       	cp.w	r12,0
800090f2:	5e 4c       	retge	r12
800090f4:	e0 6a 06 a8 	mov	r10,1704
800090f8:	95 0b       	st.w	r10[0x0],r11
800090fa:	5e fc       	retal	r12

800090fc <isatty>:
800090fc:	30 b8       	mov	r8,11
800090fe:	d6 73       	breakpoint
80009100:	3f fc       	mov	r12,-1
80009102:	35 8b       	mov	r11,88
80009104:	58 0c       	cp.w	r12,0
80009106:	5e 4c       	retge	r12
80009108:	e0 6a 06 a8 	mov	r10,1704
8000910c:	95 0b       	st.w	r10[0x0],r11
8000910e:	5e fc       	retal	r12

80009110 <_fstat_host>:
80009110:	30 98       	mov	r8,9
80009112:	d6 73       	breakpoint
80009114:	3f fc       	mov	r12,-1
80009116:	35 8b       	mov	r11,88
80009118:	58 0c       	cp.w	r12,0
8000911a:	5e 4c       	retge	r12
8000911c:	e0 6a 06 a8 	mov	r10,1704
80009120:	95 0b       	st.w	r10[0x0],r11
80009122:	5e fc       	retal	r12

80009124 <_fstat>:
80009124:	d4 21       	pushm	r4-r7,lr
80009126:	21 0d       	sub	sp,64
80009128:	16 97       	mov	r7,r11
8000912a:	1a 9b       	mov	r11,sp
8000912c:	cf 2f       	rcall	80009110 <_fstat_host>
8000912e:	c0 34       	brge	80009134 <_fstat+0x10>
80009130:	3f fc       	mov	r12,-1
80009132:	c1 c8       	rjmp	8000916a <_fstat+0x46>
80009134:	40 08       	lddsp	r8,sp[0x0]
80009136:	ae 08       	st.h	r7[0x0],r8
80009138:	40 18       	lddsp	r8,sp[0x4]
8000913a:	ae 18       	st.h	r7[0x2],r8
8000913c:	40 28       	lddsp	r8,sp[0x8]
8000913e:	8f 18       	st.w	r7[0x4],r8
80009140:	40 38       	lddsp	r8,sp[0xc]
80009142:	ae 48       	st.h	r7[0x8],r8
80009144:	40 48       	lddsp	r8,sp[0x10]
80009146:	ae 58       	st.h	r7[0xa],r8
80009148:	40 58       	lddsp	r8,sp[0x14]
8000914a:	ae 68       	st.h	r7[0xc],r8
8000914c:	40 68       	lddsp	r8,sp[0x18]
8000914e:	ae 78       	st.h	r7[0xe],r8
80009150:	40 88       	lddsp	r8,sp[0x20]
80009152:	8f 48       	st.w	r7[0x10],r8
80009154:	40 a8       	lddsp	r8,sp[0x28]
80009156:	8f b8       	st.w	r7[0x2c],r8
80009158:	40 c8       	lddsp	r8,sp[0x30]
8000915a:	8f c8       	st.w	r7[0x30],r8
8000915c:	40 d8       	lddsp	r8,sp[0x34]
8000915e:	8f 58       	st.w	r7[0x14],r8
80009160:	40 e8       	lddsp	r8,sp[0x38]
80009162:	30 0c       	mov	r12,0
80009164:	8f 78       	st.w	r7[0x1c],r8
80009166:	40 f8       	lddsp	r8,sp[0x3c]
80009168:	8f 98       	st.w	r7[0x24],r8
8000916a:	2f 0d       	sub	sp,-64
8000916c:	d8 22       	popm	r4-r7,pc
8000916e:	d7 03       	nop

80009170 <_sbrk>:
80009170:	d4 01       	pushm	lr
80009172:	e0 68 06 a4 	mov	r8,1700
80009176:	70 09       	ld.w	r9,r8[0x0]
80009178:	58 09       	cp.w	r9,0
8000917a:	c0 41       	brne	80009182 <_sbrk+0x12>
8000917c:	e0 69 06 b0 	mov	r9,1712
80009180:	91 09       	st.w	r8[0x0],r9
80009182:	e0 69 06 a4 	mov	r9,1700
80009186:	e0 6a f0 00 	mov	r10,61440
8000918a:	72 08       	ld.w	r8,r9[0x0]
8000918c:	f0 0c 00 0c 	add	r12,r8,r12
80009190:	14 3c       	cp.w	r12,r10
80009192:	e0 8b 00 04 	brhi	8000919a <_sbrk+0x2a>
80009196:	93 0c       	st.w	r9[0x0],r12
80009198:	c0 58       	rjmp	800091a2 <_sbrk+0x32>
8000919a:	c5 5c       	rcall	80009244 <__errno>
8000919c:	30 c8       	mov	r8,12
8000919e:	99 08       	st.w	r12[0x0],r8
800091a0:	3f f8       	mov	r8,-1
800091a2:	10 9c       	mov	r12,r8
800091a4:	d8 02       	popm	pc
800091a6:	d7 03       	nop

800091a8 <_write_r>:
800091a8:	d4 21       	pushm	r4-r7,lr
800091aa:	16 98       	mov	r8,r11
800091ac:	18 97       	mov	r7,r12
800091ae:	10 9c       	mov	r12,r8
800091b0:	30 08       	mov	r8,0
800091b2:	14 9b       	mov	r11,r10
800091b4:	e0 66 06 a8 	mov	r6,1704
800091b8:	12 9a       	mov	r10,r9
800091ba:	8d 08       	st.w	r6[0x0],r8
800091bc:	c9 6f       	rcall	800090e8 <_write>
800091be:	5b fc       	cp.w	r12,-1
800091c0:	c0 51       	brne	800091ca <_write_r+0x22>
800091c2:	6c 08       	ld.w	r8,r6[0x0]
800091c4:	58 08       	cp.w	r8,0
800091c6:	ef f8 1a 03 	st.wne	r7[0xc],r8
800091ca:	d8 22       	popm	r4-r7,pc

800091cc <_calloc_r>:
800091cc:	d4 21       	pushm	r4-r7,lr
800091ce:	f4 0b 02 4b 	mul	r11,r10,r11
800091d2:	fe b0 f8 5d 	rcall	8000828c <_malloc_r>
800091d6:	18 97       	mov	r7,r12
800091d8:	c2 30       	breq	8000921e <_calloc_r+0x52>
800091da:	f8 fa ff fc 	ld.w	r10,r12[-4]
800091de:	e0 1a ff fc 	andl	r10,0xfffc
800091e2:	20 4a       	sub	r10,4
800091e4:	e0 4a 00 24 	cp.w	r10,36
800091e8:	e0 8b 00 18 	brhi	80009218 <_calloc_r+0x4c>
800091ec:	18 98       	mov	r8,r12
800091ee:	59 3a       	cp.w	r10,19
800091f0:	e0 88 00 0f 	brls	8000920e <_calloc_r+0x42>
800091f4:	30 09       	mov	r9,0
800091f6:	10 a9       	st.w	r8++,r9
800091f8:	10 a9       	st.w	r8++,r9
800091fa:	59 ba       	cp.w	r10,27
800091fc:	e0 88 00 09 	brls	8000920e <_calloc_r+0x42>
80009200:	10 a9       	st.w	r8++,r9
80009202:	10 a9       	st.w	r8++,r9
80009204:	e0 4a 00 24 	cp.w	r10,36
80009208:	c0 31       	brne	8000920e <_calloc_r+0x42>
8000920a:	10 a9       	st.w	r8++,r9
8000920c:	10 a9       	st.w	r8++,r9
8000920e:	30 09       	mov	r9,0
80009210:	10 a9       	st.w	r8++,r9
80009212:	91 19       	st.w	r8[0x4],r9
80009214:	91 09       	st.w	r8[0x0],r9
80009216:	c0 48       	rjmp	8000921e <_calloc_r+0x52>
80009218:	30 0b       	mov	r11,0
8000921a:	fe b0 fa 7b 	rcall	80008710 <memset>
8000921e:	0e 9c       	mov	r12,r7
80009220:	d8 22       	popm	r4-r7,pc
80009222:	d7 03       	nop

80009224 <_close_r>:
80009224:	d4 21       	pushm	r4-r7,lr
80009226:	30 08       	mov	r8,0
80009228:	18 97       	mov	r7,r12
8000922a:	e0 66 06 a8 	mov	r6,1704
8000922e:	16 9c       	mov	r12,r11
80009230:	8d 08       	st.w	r6[0x0],r8
80009232:	c3 df       	rcall	800090ac <_close>
80009234:	5b fc       	cp.w	r12,-1
80009236:	c0 51       	brne	80009240 <_close_r+0x1c>
80009238:	6c 08       	ld.w	r8,r6[0x0]
8000923a:	58 08       	cp.w	r8,0
8000923c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009240:	d8 22       	popm	r4-r7,pc
80009242:	d7 03       	nop

80009244 <__errno>:
80009244:	e0 68 01 1c 	mov	r8,284
80009248:	70 0c       	ld.w	r12,r8[0x0]
8000924a:	2f 4c       	sub	r12,-12
8000924c:	5e fc       	retal	r12
8000924e:	d7 03       	nop

80009250 <_fclose_r>:
80009250:	d4 21       	pushm	r4-r7,lr
80009252:	18 96       	mov	r6,r12
80009254:	16 97       	mov	r7,r11
80009256:	58 0b       	cp.w	r11,0
80009258:	c0 31       	brne	8000925e <_fclose_r+0xe>
8000925a:	16 95       	mov	r5,r11
8000925c:	c5 08       	rjmp	800092fc <_fclose_r+0xac>
8000925e:	fe b0 f4 83 	rcall	80007b64 <__sfp_lock_acquire>
80009262:	58 06       	cp.w	r6,0
80009264:	c0 70       	breq	80009272 <_fclose_r+0x22>
80009266:	6c 68       	ld.w	r8,r6[0x18]
80009268:	58 08       	cp.w	r8,0
8000926a:	c0 41       	brne	80009272 <_fclose_r+0x22>
8000926c:	0c 9c       	mov	r12,r6
8000926e:	fe b0 f4 cf 	rcall	80007c0c <__sinit>
80009272:	4a 48       	lddpc	r8,80009300 <_fclose_r+0xb0>
80009274:	10 37       	cp.w	r7,r8
80009276:	c0 31       	brne	8000927c <_fclose_r+0x2c>
80009278:	6c 07       	ld.w	r7,r6[0x0]
8000927a:	c0 a8       	rjmp	8000928e <_fclose_r+0x3e>
8000927c:	4a 28       	lddpc	r8,80009304 <_fclose_r+0xb4>
8000927e:	10 37       	cp.w	r7,r8
80009280:	c0 31       	brne	80009286 <_fclose_r+0x36>
80009282:	6c 17       	ld.w	r7,r6[0x4]
80009284:	c0 58       	rjmp	8000928e <_fclose_r+0x3e>
80009286:	4a 18       	lddpc	r8,80009308 <_fclose_r+0xb8>
80009288:	10 37       	cp.w	r7,r8
8000928a:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000928e:	8e 69       	ld.sh	r9,r7[0xc]
80009290:	30 08       	mov	r8,0
80009292:	f0 09 19 00 	cp.h	r9,r8
80009296:	c0 51       	brne	800092a0 <_fclose_r+0x50>
80009298:	fe b0 f4 67 	rcall	80007b66 <__sfp_lock_release>
8000929c:	30 05       	mov	r5,0
8000929e:	c2 f8       	rjmp	800092fc <_fclose_r+0xac>
800092a0:	0e 9b       	mov	r11,r7
800092a2:	0c 9c       	mov	r12,r6
800092a4:	fe b0 f3 d8 	rcall	80007a54 <_fflush_r>
800092a8:	6e c8       	ld.w	r8,r7[0x30]
800092aa:	18 95       	mov	r5,r12
800092ac:	58 08       	cp.w	r8,0
800092ae:	c0 60       	breq	800092ba <_fclose_r+0x6a>
800092b0:	6e 8b       	ld.w	r11,r7[0x20]
800092b2:	0c 9c       	mov	r12,r6
800092b4:	5d 18       	icall	r8
800092b6:	f9 b5 05 ff 	movlt	r5,-1
800092ba:	8e 68       	ld.sh	r8,r7[0xc]
800092bc:	ed b8 00 07 	bld	r8,0x7
800092c0:	c0 51       	brne	800092ca <_fclose_r+0x7a>
800092c2:	6e 4b       	ld.w	r11,r7[0x10]
800092c4:	0c 9c       	mov	r12,r6
800092c6:	fe b0 f5 3d 	rcall	80007d40 <_free_r>
800092ca:	6e db       	ld.w	r11,r7[0x34]
800092cc:	58 0b       	cp.w	r11,0
800092ce:	c0 a0       	breq	800092e2 <_fclose_r+0x92>
800092d0:	ee c8 ff bc 	sub	r8,r7,-68
800092d4:	10 3b       	cp.w	r11,r8
800092d6:	c0 40       	breq	800092de <_fclose_r+0x8e>
800092d8:	0c 9c       	mov	r12,r6
800092da:	fe b0 f5 33 	rcall	80007d40 <_free_r>
800092de:	30 08       	mov	r8,0
800092e0:	8f d8       	st.w	r7[0x34],r8
800092e2:	6f 2b       	ld.w	r11,r7[0x48]
800092e4:	58 0b       	cp.w	r11,0
800092e6:	c0 70       	breq	800092f4 <_fclose_r+0xa4>
800092e8:	0c 9c       	mov	r12,r6
800092ea:	fe b0 f5 2b 	rcall	80007d40 <_free_r>
800092ee:	30 08       	mov	r8,0
800092f0:	ef 48 00 48 	st.w	r7[72],r8
800092f4:	30 08       	mov	r8,0
800092f6:	ae 68       	st.h	r7[0xc],r8
800092f8:	fe b0 f4 37 	rcall	80007b66 <__sfp_lock_release>
800092fc:	0a 9c       	mov	r12,r5
800092fe:	d8 22       	popm	r4-r7,pc
80009300:	80 07       	ld.sh	r7,r0[0x0]
80009302:	b7 dc       	cbr	r12,0x17
80009304:	80 07       	ld.sh	r7,r0[0x0]
80009306:	b7 fc       	*unknown*
80009308:	80 07       	ld.sh	r7,r0[0x0]
8000930a:	b8 1c       	st.h	r12[0x2],r12

8000930c <fclose>:
8000930c:	d4 01       	pushm	lr
8000930e:	e0 68 01 1c 	mov	r8,284
80009312:	18 9b       	mov	r11,r12
80009314:	70 0c       	ld.w	r12,r8[0x0]
80009316:	c9 df       	rcall	80009250 <_fclose_r>
80009318:	d8 02       	popm	pc
8000931a:	d7 03       	nop

8000931c <_fstat_r>:
8000931c:	d4 21       	pushm	r4-r7,lr
8000931e:	16 98       	mov	r8,r11
80009320:	18 97       	mov	r7,r12
80009322:	10 9c       	mov	r12,r8
80009324:	30 08       	mov	r8,0
80009326:	e0 66 06 a8 	mov	r6,1704
8000932a:	14 9b       	mov	r11,r10
8000932c:	8d 08       	st.w	r6[0x0],r8
8000932e:	cf be       	rcall	80009124 <_fstat>
80009330:	5b fc       	cp.w	r12,-1
80009332:	c0 51       	brne	8000933c <_fstat_r+0x20>
80009334:	6c 08       	ld.w	r8,r6[0x0]
80009336:	58 08       	cp.w	r8,0
80009338:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000933c:	d8 22       	popm	r4-r7,pc
8000933e:	d7 03       	nop

80009340 <_lseek_r>:
80009340:	d4 21       	pushm	r4-r7,lr
80009342:	16 98       	mov	r8,r11
80009344:	18 97       	mov	r7,r12
80009346:	10 9c       	mov	r12,r8
80009348:	30 08       	mov	r8,0
8000934a:	14 9b       	mov	r11,r10
8000934c:	e0 66 06 a8 	mov	r6,1704
80009350:	12 9a       	mov	r10,r9
80009352:	8d 08       	st.w	r6[0x0],r8
80009354:	cb 6e       	rcall	800090c0 <_lseek>
80009356:	5b fc       	cp.w	r12,-1
80009358:	c0 51       	brne	80009362 <_lseek_r+0x22>
8000935a:	6c 08       	ld.w	r8,r6[0x0]
8000935c:	58 08       	cp.w	r8,0
8000935e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009362:	d8 22       	popm	r4-r7,pc

80009364 <_read_r>:
80009364:	d4 21       	pushm	r4-r7,lr
80009366:	16 98       	mov	r8,r11
80009368:	18 97       	mov	r7,r12
8000936a:	10 9c       	mov	r12,r8
8000936c:	30 08       	mov	r8,0
8000936e:	14 9b       	mov	r11,r10
80009370:	e0 66 06 a8 	mov	r6,1704
80009374:	12 9a       	mov	r10,r9
80009376:	8d 08       	st.w	r6[0x0],r8
80009378:	ca ee       	rcall	800090d4 <_read>
8000937a:	5b fc       	cp.w	r12,-1
8000937c:	c0 51       	brne	80009386 <_read_r+0x22>
8000937e:	6c 08       	ld.w	r8,r6[0x0]
80009380:	58 08       	cp.w	r8,0
80009382:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009386:	d8 22       	popm	r4-r7,pc

80009388 <__avr32_f64_mul>:
80009388:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000938c:	e0 80 00 dc 	breq	80009544 <__avr32_f64_mul_op1_zero>
80009390:	d4 21       	pushm	r4-r7,lr
80009392:	f7 e9 20 0e 	eor	lr,r11,r9
80009396:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000939a:	30 15       	mov	r5,1
8000939c:	c4 30       	breq	80009422 <__avr32_f64_mul_op1_subnormal>
8000939e:	ab 6b       	lsl	r11,0xa
800093a0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800093a4:	ab 6a       	lsl	r10,0xa
800093a6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
800093aa:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800093ae:	c5 c0       	breq	80009466 <__avr32_f64_mul_op2_subnormal>
800093b0:	a1 78       	lsl	r8,0x1
800093b2:	5c f9       	rol	r9
800093b4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
800093b8:	e0 47 07 ff 	cp.w	r7,2047
800093bc:	c7 70       	breq	800094aa <__avr32_f64_mul_op_nan_or_inf>
800093be:	e0 46 07 ff 	cp.w	r6,2047
800093c2:	c7 40       	breq	800094aa <__avr32_f64_mul_op_nan_or_inf>
800093c4:	ee 06 00 0c 	add	r12,r7,r6
800093c8:	e0 2c 03 fe 	sub	r12,1022
800093cc:	f6 08 06 44 	mulu.d	r4,r11,r8
800093d0:	f4 09 07 44 	macu.d	r4,r10,r9
800093d4:	f4 08 06 46 	mulu.d	r6,r10,r8
800093d8:	f6 09 06 4a 	mulu.d	r10,r11,r9
800093dc:	08 07       	add	r7,r4
800093de:	f4 05 00 4a 	adc	r10,r10,r5
800093e2:	5c 0b       	acr	r11
800093e4:	ed bb 00 14 	bld	r11,0x14
800093e8:	c0 50       	breq	800093f2 <__avr32_f64_mul+0x6a>
800093ea:	a1 77       	lsl	r7,0x1
800093ec:	5c fa       	rol	r10
800093ee:	5c fb       	rol	r11
800093f0:	20 1c       	sub	r12,1
800093f2:	58 0c       	cp.w	r12,0
800093f4:	e0 8a 00 6f 	brle	800094d2 <__avr32_f64_mul_res_subnormal>
800093f8:	e0 4c 07 ff 	cp.w	r12,2047
800093fc:	e0 84 00 9c 	brge	80009534 <__avr32_f64_mul_res_inf>
80009400:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80009404:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80009408:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000940c:	ee 17 80 00 	eorh	r7,0x8000
80009410:	f1 b7 04 20 	satu	r7,0x1
80009414:	0e 0a       	add	r10,r7
80009416:	5c 0b       	acr	r11
80009418:	ed be 00 1f 	bld	lr,0x1f
8000941c:	ef bb 00 1f 	bst	r11,0x1f
80009420:	d8 22       	popm	r4-r7,pc

80009422 <__avr32_f64_mul_op1_subnormal>:
80009422:	e4 1b 00 0f 	andh	r11,0xf
80009426:	f4 0c 12 00 	clz	r12,r10
8000942a:	f6 06 12 00 	clz	r6,r11
8000942e:	f7 bc 03 e1 	sublo	r12,-31
80009432:	f8 06 17 30 	movlo	r6,r12
80009436:	f7 b6 02 01 	subhs	r6,1
8000943a:	e0 46 00 20 	cp.w	r6,32
8000943e:	c0 d4       	brge	80009458 <__avr32_f64_mul_op1_subnormal+0x36>
80009440:	ec 0c 11 20 	rsub	r12,r6,32
80009444:	f6 06 09 4b 	lsl	r11,r11,r6
80009448:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000944c:	18 4b       	or	r11,r12
8000944e:	f4 06 09 4a 	lsl	r10,r10,r6
80009452:	20 b6       	sub	r6,11
80009454:	0c 17       	sub	r7,r6
80009456:	ca ab       	rjmp	800093aa <__avr32_f64_mul+0x22>
80009458:	f4 06 09 4b 	lsl	r11,r10,r6
8000945c:	c6 40       	breq	80009524 <__avr32_f64_mul_res_zero>
8000945e:	30 0a       	mov	r10,0
80009460:	20 b6       	sub	r6,11
80009462:	0c 17       	sub	r7,r6
80009464:	ca 3b       	rjmp	800093aa <__avr32_f64_mul+0x22>

80009466 <__avr32_f64_mul_op2_subnormal>:
80009466:	e4 19 00 0f 	andh	r9,0xf
8000946a:	f0 0c 12 00 	clz	r12,r8
8000946e:	f2 05 12 00 	clz	r5,r9
80009472:	f7 bc 03 ea 	sublo	r12,-22
80009476:	f8 05 17 30 	movlo	r5,r12
8000947a:	f7 b5 02 0a 	subhs	r5,10
8000947e:	e0 45 00 20 	cp.w	r5,32
80009482:	c0 d4       	brge	8000949c <__avr32_f64_mul_op2_subnormal+0x36>
80009484:	ea 0c 11 20 	rsub	r12,r5,32
80009488:	f2 05 09 49 	lsl	r9,r9,r5
8000948c:	f0 0c 0a 4c 	lsr	r12,r8,r12
80009490:	18 49       	or	r9,r12
80009492:	f0 05 09 48 	lsl	r8,r8,r5
80009496:	20 25       	sub	r5,2
80009498:	0a 16       	sub	r6,r5
8000949a:	c8 fb       	rjmp	800093b8 <__avr32_f64_mul+0x30>
8000949c:	f0 05 09 49 	lsl	r9,r8,r5
800094a0:	c4 20       	breq	80009524 <__avr32_f64_mul_res_zero>
800094a2:	30 08       	mov	r8,0
800094a4:	20 25       	sub	r5,2
800094a6:	0a 16       	sub	r6,r5
800094a8:	c8 8b       	rjmp	800093b8 <__avr32_f64_mul+0x30>

800094aa <__avr32_f64_mul_op_nan_or_inf>:
800094aa:	e4 19 00 0f 	andh	r9,0xf
800094ae:	e4 1b 00 0f 	andh	r11,0xf
800094b2:	14 4b       	or	r11,r10
800094b4:	10 49       	or	r9,r8
800094b6:	e0 47 07 ff 	cp.w	r7,2047
800094ba:	c0 91       	brne	800094cc <__avr32_f64_mul_op1_not_naninf>
800094bc:	58 0b       	cp.w	r11,0
800094be:	c3 81       	brne	8000952e <__avr32_f64_mul_res_nan>
800094c0:	e0 46 07 ff 	cp.w	r6,2047
800094c4:	c3 81       	brne	80009534 <__avr32_f64_mul_res_inf>
800094c6:	58 09       	cp.w	r9,0
800094c8:	c3 60       	breq	80009534 <__avr32_f64_mul_res_inf>
800094ca:	c3 28       	rjmp	8000952e <__avr32_f64_mul_res_nan>

800094cc <__avr32_f64_mul_op1_not_naninf>:
800094cc:	58 09       	cp.w	r9,0
800094ce:	c3 30       	breq	80009534 <__avr32_f64_mul_res_inf>
800094d0:	c2 f8       	rjmp	8000952e <__avr32_f64_mul_res_nan>

800094d2 <__avr32_f64_mul_res_subnormal>:
800094d2:	5c 3c       	neg	r12
800094d4:	2f fc       	sub	r12,-1
800094d6:	f1 bc 04 c0 	satu	r12,0x6
800094da:	e0 4c 00 20 	cp.w	r12,32
800094de:	c1 14       	brge	80009500 <__avr32_f64_mul_res_subnormal+0x2e>
800094e0:	f8 08 11 20 	rsub	r8,r12,32
800094e4:	0e 46       	or	r6,r7
800094e6:	ee 0c 0a 47 	lsr	r7,r7,r12
800094ea:	f4 08 09 49 	lsl	r9,r10,r8
800094ee:	12 47       	or	r7,r9
800094f0:	f4 0c 0a 4a 	lsr	r10,r10,r12
800094f4:	f6 08 09 49 	lsl	r9,r11,r8
800094f8:	12 4a       	or	r10,r9
800094fa:	f6 0c 0a 4b 	lsr	r11,r11,r12
800094fe:	c8 3b       	rjmp	80009404 <__avr32_f64_mul+0x7c>
80009500:	f8 08 11 20 	rsub	r8,r12,32
80009504:	f9 b9 00 00 	moveq	r9,0
80009508:	c0 30       	breq	8000950e <__avr32_f64_mul_res_subnormal+0x3c>
8000950a:	f6 08 09 49 	lsl	r9,r11,r8
8000950e:	0e 46       	or	r6,r7
80009510:	ed ea 10 16 	or	r6,r6,r10<<0x1
80009514:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009518:	f3 ea 10 07 	or	r7,r9,r10
8000951c:	f6 0c 0a 4a 	lsr	r10,r11,r12
80009520:	30 0b       	mov	r11,0
80009522:	c7 1b       	rjmp	80009404 <__avr32_f64_mul+0x7c>

80009524 <__avr32_f64_mul_res_zero>:
80009524:	1c 9b       	mov	r11,lr
80009526:	e6 1b 80 00 	andh	r11,0x8000,COH
8000952a:	30 0a       	mov	r10,0
8000952c:	d8 22       	popm	r4-r7,pc

8000952e <__avr32_f64_mul_res_nan>:
8000952e:	3f fb       	mov	r11,-1
80009530:	3f fa       	mov	r10,-1
80009532:	d8 22       	popm	r4-r7,pc

80009534 <__avr32_f64_mul_res_inf>:
80009534:	f0 6b 00 00 	mov	r11,-1048576
80009538:	ed be 00 1f 	bld	lr,0x1f
8000953c:	ef bb 00 1f 	bst	r11,0x1f
80009540:	30 0a       	mov	r10,0
80009542:	d8 22       	popm	r4-r7,pc

80009544 <__avr32_f64_mul_op1_zero>:
80009544:	f7 e9 20 0b 	eor	r11,r11,r9
80009548:	e6 1b 80 00 	andh	r11,0x8000,COH
8000954c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80009550:	e0 4c 07 ff 	cp.w	r12,2047
80009554:	5e 1c       	retne	r12
80009556:	3f fa       	mov	r10,-1
80009558:	3f fb       	mov	r11,-1
8000955a:	5e fc       	retal	r12

8000955c <__avr32_f64_sub_from_add>:
8000955c:	ee 19 80 00 	eorh	r9,0x8000

80009560 <__avr32_f64_sub>:
80009560:	f7 e9 20 0c 	eor	r12,r11,r9
80009564:	e0 86 00 ca 	brmi	800096f8 <__avr32_f64_add_from_sub>
80009568:	eb cd 40 e0 	pushm	r5-r7,lr
8000956c:	16 9c       	mov	r12,r11
8000956e:	e6 1c 80 00 	andh	r12,0x8000,COH
80009572:	bf db       	cbr	r11,0x1f
80009574:	bf d9       	cbr	r9,0x1f
80009576:	10 3a       	cp.w	r10,r8
80009578:	f2 0b 13 00 	cpc	r11,r9
8000957c:	c0 92       	brcc	8000958e <__avr32_f64_sub+0x2e>
8000957e:	16 97       	mov	r7,r11
80009580:	12 9b       	mov	r11,r9
80009582:	0e 99       	mov	r9,r7
80009584:	14 97       	mov	r7,r10
80009586:	10 9a       	mov	r10,r8
80009588:	0e 98       	mov	r8,r7
8000958a:	ee 1c 80 00 	eorh	r12,0x8000
8000958e:	f6 07 16 14 	lsr	r7,r11,0x14
80009592:	ab 7b       	lsl	r11,0xb
80009594:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80009598:	ab 7a       	lsl	r10,0xb
8000959a:	bf bb       	sbr	r11,0x1f
8000959c:	f2 06 16 14 	lsr	r6,r9,0x14
800095a0:	c4 40       	breq	80009628 <__avr32_f64_sub_opL_subnormal>
800095a2:	ab 79       	lsl	r9,0xb
800095a4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800095a8:	ab 78       	lsl	r8,0xb
800095aa:	bf b9       	sbr	r9,0x1f

800095ac <__avr32_f64_sub_opL_subnormal_done>:
800095ac:	e0 47 07 ff 	cp.w	r7,2047
800095b0:	c4 f0       	breq	8000964e <__avr32_f64_sub_opH_nan_or_inf>
800095b2:	0e 26       	rsub	r6,r7
800095b4:	c1 20       	breq	800095d8 <__avr32_f64_sub_shift_done>
800095b6:	ec 05 11 20 	rsub	r5,r6,32
800095ba:	e0 46 00 20 	cp.w	r6,32
800095be:	c7 c2       	brcc	800096b6 <__avr32_f64_sub_longshift>
800095c0:	f0 05 09 4e 	lsl	lr,r8,r5
800095c4:	f2 05 09 45 	lsl	r5,r9,r5
800095c8:	f0 06 0a 48 	lsr	r8,r8,r6
800095cc:	f2 06 0a 49 	lsr	r9,r9,r6
800095d0:	0a 48       	or	r8,r5
800095d2:	58 0e       	cp.w	lr,0
800095d4:	5f 1e       	srne	lr
800095d6:	1c 48       	or	r8,lr

800095d8 <__avr32_f64_sub_shift_done>:
800095d8:	10 1a       	sub	r10,r8
800095da:	f6 09 01 4b 	sbc	r11,r11,r9
800095de:	f6 06 12 00 	clz	r6,r11
800095e2:	c0 e0       	breq	800095fe <__avr32_f64_sub_longnormalize_done>
800095e4:	c7 83       	brcs	800096d4 <__avr32_f64_sub_longnormalize>
800095e6:	ec 0e 11 20 	rsub	lr,r6,32
800095ea:	f6 06 09 4b 	lsl	r11,r11,r6
800095ee:	f4 0e 0a 4e 	lsr	lr,r10,lr
800095f2:	1c 4b       	or	r11,lr
800095f4:	f4 06 09 4a 	lsl	r10,r10,r6
800095f8:	0c 17       	sub	r7,r6
800095fa:	e0 8a 00 39 	brle	8000966c <__avr32_f64_sub_subnormal_result>

800095fe <__avr32_f64_sub_longnormalize_done>:
800095fe:	f4 09 15 15 	lsl	r9,r10,0x15
80009602:	ab 9a       	lsr	r10,0xb
80009604:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80009608:	ab 9b       	lsr	r11,0xb
8000960a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000960e:	18 4b       	or	r11,r12

80009610 <__avr32_f64_sub_round>:
80009610:	fc 17 80 00 	movh	r7,0x8000
80009614:	ed ba 00 00 	bld	r10,0x0
80009618:	f7 b7 01 ff 	subne	r7,-1
8000961c:	0e 39       	cp.w	r9,r7
8000961e:	5f 29       	srhs	r9
80009620:	12 0a       	add	r10,r9
80009622:	5c 0b       	acr	r11
80009624:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009628 <__avr32_f64_sub_opL_subnormal>:
80009628:	ab 79       	lsl	r9,0xb
8000962a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000962e:	ab 78       	lsl	r8,0xb
80009630:	f3 e8 10 0e 	or	lr,r9,r8
80009634:	f9 b6 01 01 	movne	r6,1
80009638:	ee 0e 11 00 	rsub	lr,r7,0
8000963c:	f9 b7 00 01 	moveq	r7,1
80009640:	ef bb 00 1f 	bst	r11,0x1f
80009644:	f7 ea 10 0e 	or	lr,r11,r10
80009648:	f9 b7 00 00 	moveq	r7,0
8000964c:	cb 0b       	rjmp	800095ac <__avr32_f64_sub_opL_subnormal_done>

8000964e <__avr32_f64_sub_opH_nan_or_inf>:
8000964e:	bf db       	cbr	r11,0x1f
80009650:	f7 ea 10 0e 	or	lr,r11,r10
80009654:	c0 81       	brne	80009664 <__avr32_f64_sub_return_nan>
80009656:	e0 46 07 ff 	cp.w	r6,2047
8000965a:	c0 50       	breq	80009664 <__avr32_f64_sub_return_nan>
8000965c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80009660:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009664 <__avr32_f64_sub_return_nan>:
80009664:	3f fa       	mov	r10,-1
80009666:	3f fb       	mov	r11,-1
80009668:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000966c <__avr32_f64_sub_subnormal_result>:
8000966c:	5c 37       	neg	r7
8000966e:	2f f7       	sub	r7,-1
80009670:	f1 b7 04 c0 	satu	r7,0x6
80009674:	e0 47 00 20 	cp.w	r7,32
80009678:	c1 14       	brge	8000969a <__avr32_f64_sub_subnormal_result+0x2e>
8000967a:	ee 08 11 20 	rsub	r8,r7,32
8000967e:	f4 08 09 49 	lsl	r9,r10,r8
80009682:	5f 16       	srne	r6
80009684:	f4 07 0a 4a 	lsr	r10,r10,r7
80009688:	0c 4a       	or	r10,r6
8000968a:	f6 08 09 49 	lsl	r9,r11,r8
8000968e:	f5 e9 10 0a 	or	r10,r10,r9
80009692:	f4 07 0a 4b 	lsr	r11,r10,r7
80009696:	30 07       	mov	r7,0
80009698:	cb 3b       	rjmp	800095fe <__avr32_f64_sub_longnormalize_done>
8000969a:	ee 08 11 40 	rsub	r8,r7,64
8000969e:	f6 08 09 49 	lsl	r9,r11,r8
800096a2:	14 49       	or	r9,r10
800096a4:	5f 16       	srne	r6
800096a6:	f6 07 0a 4a 	lsr	r10,r11,r7
800096aa:	0c 4a       	or	r10,r6
800096ac:	30 0b       	mov	r11,0
800096ae:	30 07       	mov	r7,0
800096b0:	ca 7b       	rjmp	800095fe <__avr32_f64_sub_longnormalize_done>
800096b2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800096b6 <__avr32_f64_sub_longshift>:
800096b6:	f1 b6 04 c0 	satu	r6,0x6
800096ba:	f0 0e 17 00 	moveq	lr,r8
800096be:	c0 40       	breq	800096c6 <__avr32_f64_sub_longshift+0x10>
800096c0:	f2 05 09 4e 	lsl	lr,r9,r5
800096c4:	10 4e       	or	lr,r8
800096c6:	f2 06 0a 48 	lsr	r8,r9,r6
800096ca:	30 09       	mov	r9,0
800096cc:	58 0e       	cp.w	lr,0
800096ce:	5f 1e       	srne	lr
800096d0:	1c 48       	or	r8,lr
800096d2:	c8 3b       	rjmp	800095d8 <__avr32_f64_sub_shift_done>

800096d4 <__avr32_f64_sub_longnormalize>:
800096d4:	f4 06 12 00 	clz	r6,r10
800096d8:	f9 b7 03 00 	movlo	r7,0
800096dc:	f9 b6 03 00 	movlo	r6,0
800096e0:	f9 bc 03 00 	movlo	r12,0
800096e4:	f7 b6 02 e0 	subhs	r6,-32
800096e8:	f4 06 09 4b 	lsl	r11,r10,r6
800096ec:	30 0a       	mov	r10,0
800096ee:	0c 17       	sub	r7,r6
800096f0:	fe 9a ff be 	brle	8000966c <__avr32_f64_sub_subnormal_result>
800096f4:	c8 5b       	rjmp	800095fe <__avr32_f64_sub_longnormalize_done>
800096f6:	d7 03       	nop

800096f8 <__avr32_f64_add_from_sub>:
800096f8:	ee 19 80 00 	eorh	r9,0x8000

800096fc <__avr32_f64_add>:
800096fc:	f7 e9 20 0c 	eor	r12,r11,r9
80009700:	fe 96 ff 2e 	brmi	8000955c <__avr32_f64_sub_from_add>
80009704:	eb cd 40 e0 	pushm	r5-r7,lr
80009708:	16 9c       	mov	r12,r11
8000970a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000970e:	bf db       	cbr	r11,0x1f
80009710:	bf d9       	cbr	r9,0x1f
80009712:	12 3b       	cp.w	r11,r9
80009714:	c0 72       	brcc	80009722 <__avr32_f64_add+0x26>
80009716:	16 97       	mov	r7,r11
80009718:	12 9b       	mov	r11,r9
8000971a:	0e 99       	mov	r9,r7
8000971c:	14 97       	mov	r7,r10
8000971e:	10 9a       	mov	r10,r8
80009720:	0e 98       	mov	r8,r7
80009722:	30 0e       	mov	lr,0
80009724:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80009728:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000972c:	b5 ab       	sbr	r11,0x14
8000972e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80009732:	c6 20       	breq	800097f6 <__avr32_f64_add_op2_subnormal>
80009734:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80009738:	b5 a9       	sbr	r9,0x14
8000973a:	e0 47 07 ff 	cp.w	r7,2047
8000973e:	c2 80       	breq	8000978e <__avr32_f64_add_opH_nan_or_inf>
80009740:	0e 26       	rsub	r6,r7
80009742:	c1 20       	breq	80009766 <__avr32_f64_add_shift_done>
80009744:	e0 46 00 36 	cp.w	r6,54
80009748:	c1 52       	brcc	80009772 <__avr32_f64_add_res_of_done>
8000974a:	ec 05 11 20 	rsub	r5,r6,32
8000974e:	e0 46 00 20 	cp.w	r6,32
80009752:	c3 52       	brcc	800097bc <__avr32_f64_add_longshift>
80009754:	f0 05 09 4e 	lsl	lr,r8,r5
80009758:	f2 05 09 45 	lsl	r5,r9,r5
8000975c:	f0 06 0a 48 	lsr	r8,r8,r6
80009760:	f2 06 0a 49 	lsr	r9,r9,r6
80009764:	0a 48       	or	r8,r5

80009766 <__avr32_f64_add_shift_done>:
80009766:	10 0a       	add	r10,r8
80009768:	f6 09 00 4b 	adc	r11,r11,r9
8000976c:	ed bb 00 15 	bld	r11,0x15
80009770:	c3 40       	breq	800097d8 <__avr32_f64_add_res_of>

80009772 <__avr32_f64_add_res_of_done>:
80009772:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009776:	18 4b       	or	r11,r12

80009778 <__avr32_f64_add_round>:
80009778:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000977c:	18 4e       	or	lr,r12
8000977e:	ee 1e 80 00 	eorh	lr,0x8000
80009782:	f1 be 04 20 	satu	lr,0x1
80009786:	1c 0a       	add	r10,lr
80009788:	5c 0b       	acr	r11
8000978a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000978e <__avr32_f64_add_opH_nan_or_inf>:
8000978e:	b5 cb       	cbr	r11,0x14
80009790:	f7 ea 10 0e 	or	lr,r11,r10
80009794:	c1 01       	brne	800097b4 <__avr32_f64_add_return_nan>
80009796:	e0 46 07 ff 	cp.w	r6,2047
8000979a:	c0 30       	breq	800097a0 <__avr32_f64_add_opL_nan_or_inf>
8000979c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800097a0 <__avr32_f64_add_opL_nan_or_inf>:
800097a0:	b5 c9       	cbr	r9,0x14
800097a2:	f3 e8 10 0e 	or	lr,r9,r8
800097a6:	c0 71       	brne	800097b4 <__avr32_f64_add_return_nan>
800097a8:	30 0a       	mov	r10,0
800097aa:	fc 1b 7f f0 	movh	r11,0x7ff0
800097ae:	18 4b       	or	r11,r12
800097b0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800097b4 <__avr32_f64_add_return_nan>:
800097b4:	3f fa       	mov	r10,-1
800097b6:	3f fb       	mov	r11,-1
800097b8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800097bc <__avr32_f64_add_longshift>:
800097bc:	f1 b6 04 c0 	satu	r6,0x6
800097c0:	f0 0e 17 00 	moveq	lr,r8
800097c4:	c0 60       	breq	800097d0 <__avr32_f64_add_longshift+0x14>
800097c6:	f2 05 09 4e 	lsl	lr,r9,r5
800097ca:	58 08       	cp.w	r8,0
800097cc:	5f 18       	srne	r8
800097ce:	10 4e       	or	lr,r8
800097d0:	f2 06 0a 48 	lsr	r8,r9,r6
800097d4:	30 09       	mov	r9,0
800097d6:	cc 8b       	rjmp	80009766 <__avr32_f64_add_shift_done>

800097d8 <__avr32_f64_add_res_of>:
800097d8:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800097dc:	a1 9b       	lsr	r11,0x1
800097de:	5d 0a       	ror	r10
800097e0:	5d 0e       	ror	lr
800097e2:	2f f7       	sub	r7,-1
800097e4:	e0 47 07 ff 	cp.w	r7,2047
800097e8:	f9 ba 00 00 	moveq	r10,0
800097ec:	f9 bb 00 00 	moveq	r11,0
800097f0:	f9 be 00 00 	moveq	lr,0
800097f4:	cb fb       	rjmp	80009772 <__avr32_f64_add_res_of_done>

800097f6 <__avr32_f64_add_op2_subnormal>:
800097f6:	30 16       	mov	r6,1
800097f8:	58 07       	cp.w	r7,0
800097fa:	ca 01       	brne	8000973a <__avr32_f64_add+0x3e>
800097fc:	b5 cb       	cbr	r11,0x14
800097fe:	10 0a       	add	r10,r8
80009800:	f6 09 00 4b 	adc	r11,r11,r9
80009804:	18 4b       	or	r11,r12
80009806:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000980a:	d7 03       	nop

8000980c <__avr32_f64_to_u32>:
8000980c:	58 0b       	cp.w	r11,0
8000980e:	5e 6d       	retmi	0

80009810 <__avr32_f64_to_s32>:
80009810:	f6 0c 15 01 	lsl	r12,r11,0x1
80009814:	b5 9c       	lsr	r12,0x15
80009816:	e0 2c 03 ff 	sub	r12,1023
8000981a:	5e 3d       	retlo	0
8000981c:	f8 0c 11 1f 	rsub	r12,r12,31
80009820:	16 99       	mov	r9,r11
80009822:	ab 7b       	lsl	r11,0xb
80009824:	bf bb       	sbr	r11,0x1f
80009826:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000982a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000982e:	a1 79       	lsl	r9,0x1
80009830:	5e 2b       	reths	r11
80009832:	5c 3b       	neg	r11
80009834:	5e fb       	retal	r11

80009836 <__avr32_u32_to_f64>:
80009836:	f8 cb 00 00 	sub	r11,r12,0
8000983a:	30 0c       	mov	r12,0
8000983c:	c0 38       	rjmp	80009842 <__avr32_s32_to_f64+0x4>

8000983e <__avr32_s32_to_f64>:
8000983e:	18 9b       	mov	r11,r12
80009840:	5c 4b       	abs	r11
80009842:	30 0a       	mov	r10,0
80009844:	5e 0b       	reteq	r11
80009846:	d4 01       	pushm	lr
80009848:	e0 69 04 1e 	mov	r9,1054
8000984c:	f6 08 12 00 	clz	r8,r11
80009850:	c1 70       	breq	8000987e <__avr32_s32_to_f64+0x40>
80009852:	c0 c3       	brcs	8000986a <__avr32_s32_to_f64+0x2c>
80009854:	f0 0e 11 20 	rsub	lr,r8,32
80009858:	f6 08 09 4b 	lsl	r11,r11,r8
8000985c:	f4 0e 0a 4e 	lsr	lr,r10,lr
80009860:	1c 4b       	or	r11,lr
80009862:	f4 08 09 4a 	lsl	r10,r10,r8
80009866:	10 19       	sub	r9,r8
80009868:	c0 b8       	rjmp	8000987e <__avr32_s32_to_f64+0x40>
8000986a:	f4 08 12 00 	clz	r8,r10
8000986e:	f9 b8 03 00 	movlo	r8,0
80009872:	f7 b8 02 e0 	subhs	r8,-32
80009876:	f4 08 09 4b 	lsl	r11,r10,r8
8000987a:	30 0a       	mov	r10,0
8000987c:	10 19       	sub	r9,r8
8000987e:	58 09       	cp.w	r9,0
80009880:	e0 89 00 30 	brgt	800098e0 <__avr32_s32_to_f64+0xa2>
80009884:	5c 39       	neg	r9
80009886:	2f f9       	sub	r9,-1
80009888:	e0 49 00 36 	cp.w	r9,54
8000988c:	c0 43       	brcs	80009894 <__avr32_s32_to_f64+0x56>
8000988e:	30 0b       	mov	r11,0
80009890:	30 0a       	mov	r10,0
80009892:	c2 68       	rjmp	800098de <__avr32_s32_to_f64+0xa0>
80009894:	2f 69       	sub	r9,-10
80009896:	f2 08 11 20 	rsub	r8,r9,32
8000989a:	e0 49 00 20 	cp.w	r9,32
8000989e:	c0 b2       	brcc	800098b4 <__avr32_s32_to_f64+0x76>
800098a0:	f4 08 09 4e 	lsl	lr,r10,r8
800098a4:	f6 08 09 48 	lsl	r8,r11,r8
800098a8:	f4 09 0a 4a 	lsr	r10,r10,r9
800098ac:	f6 09 0a 4b 	lsr	r11,r11,r9
800098b0:	10 4b       	or	r11,r8
800098b2:	c0 88       	rjmp	800098c2 <__avr32_s32_to_f64+0x84>
800098b4:	f6 08 09 4e 	lsl	lr,r11,r8
800098b8:	14 4e       	or	lr,r10
800098ba:	16 9a       	mov	r10,r11
800098bc:	30 0b       	mov	r11,0
800098be:	f4 09 0a 4a 	lsr	r10,r10,r9
800098c2:	ed ba 00 00 	bld	r10,0x0
800098c6:	c0 92       	brcc	800098d8 <__avr32_s32_to_f64+0x9a>
800098c8:	1c 7e       	tst	lr,lr
800098ca:	c0 41       	brne	800098d2 <__avr32_s32_to_f64+0x94>
800098cc:	ed ba 00 01 	bld	r10,0x1
800098d0:	c0 42       	brcc	800098d8 <__avr32_s32_to_f64+0x9a>
800098d2:	2f fa       	sub	r10,-1
800098d4:	f7 bb 02 ff 	subhs	r11,-1
800098d8:	5c fc       	rol	r12
800098da:	5d 0b       	ror	r11
800098dc:	5d 0a       	ror	r10
800098de:	d8 02       	popm	pc
800098e0:	e0 68 03 ff 	mov	r8,1023
800098e4:	ed ba 00 0b 	bld	r10,0xb
800098e8:	f7 b8 00 ff 	subeq	r8,-1
800098ec:	10 0a       	add	r10,r8
800098ee:	5c 0b       	acr	r11
800098f0:	f7 b9 03 fe 	sublo	r9,-2
800098f4:	e0 49 07 ff 	cp.w	r9,2047
800098f8:	c0 55       	brlt	80009902 <__avr32_s32_to_f64+0xc4>
800098fa:	30 0a       	mov	r10,0
800098fc:	fc 1b ff e0 	movh	r11,0xffe0
80009900:	c0 c8       	rjmp	80009918 <__floatsidf_return_op1>
80009902:	ed bb 00 1f 	bld	r11,0x1f
80009906:	f7 b9 01 01 	subne	r9,1
8000990a:	ab 9a       	lsr	r10,0xb
8000990c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80009910:	a1 7b       	lsl	r11,0x1
80009912:	ab 9b       	lsr	r11,0xb
80009914:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80009918 <__floatsidf_return_op1>:
80009918:	a1 7c       	lsl	r12,0x1
8000991a:	5d 0b       	ror	r11
8000991c:	d8 02       	popm	pc

8000991e <__avr32_f64_cmp_eq>:
8000991e:	10 3a       	cp.w	r10,r8
80009920:	f2 0b 13 00 	cpc	r11,r9
80009924:	c0 80       	breq	80009934 <__avr32_f64_cmp_eq+0x16>
80009926:	a1 7b       	lsl	r11,0x1
80009928:	a1 79       	lsl	r9,0x1
8000992a:	14 4b       	or	r11,r10
8000992c:	12 4b       	or	r11,r9
8000992e:	10 4b       	or	r11,r8
80009930:	5e 0f       	reteq	1
80009932:	5e fd       	retal	0
80009934:	a1 7b       	lsl	r11,0x1
80009936:	fc 1c ff e0 	movh	r12,0xffe0
8000993a:	58 0a       	cp.w	r10,0
8000993c:	f8 0b 13 00 	cpc	r11,r12
80009940:	5e 8f       	retls	1
80009942:	5e fd       	retal	0

80009944 <__avr32_f64_cmp_ge>:
80009944:	1a de       	st.w	--sp,lr
80009946:	1a d7       	st.w	--sp,r7
80009948:	a1 7b       	lsl	r11,0x1
8000994a:	5f 3c       	srlo	r12
8000994c:	a1 79       	lsl	r9,0x1
8000994e:	5f 37       	srlo	r7
80009950:	5c fc       	rol	r12
80009952:	fc 1e ff e0 	movh	lr,0xffe0
80009956:	58 0a       	cp.w	r10,0
80009958:	fc 0b 13 00 	cpc	r11,lr
8000995c:	e0 8b 00 1d 	brhi	80009996 <__avr32_f64_cmp_ge+0x52>
80009960:	58 08       	cp.w	r8,0
80009962:	fc 09 13 00 	cpc	r9,lr
80009966:	e0 8b 00 18 	brhi	80009996 <__avr32_f64_cmp_ge+0x52>
8000996a:	58 0b       	cp.w	r11,0
8000996c:	f5 ba 00 00 	subfeq	r10,0
80009970:	c1 50       	breq	8000999a <__avr32_f64_cmp_ge+0x56>
80009972:	1b 07       	ld.w	r7,sp++
80009974:	1b 0e       	ld.w	lr,sp++
80009976:	58 3c       	cp.w	r12,3
80009978:	c0 a0       	breq	8000998c <__avr32_f64_cmp_ge+0x48>
8000997a:	58 1c       	cp.w	r12,1
8000997c:	c0 33       	brcs	80009982 <__avr32_f64_cmp_ge+0x3e>
8000997e:	5e 0f       	reteq	1
80009980:	5e 1d       	retne	0
80009982:	10 3a       	cp.w	r10,r8
80009984:	f2 0b 13 00 	cpc	r11,r9
80009988:	5e 2f       	reths	1
8000998a:	5e 3d       	retlo	0
8000998c:	14 38       	cp.w	r8,r10
8000998e:	f6 09 13 00 	cpc	r9,r11
80009992:	5e 2f       	reths	1
80009994:	5e 3d       	retlo	0
80009996:	1b 07       	ld.w	r7,sp++
80009998:	d8 0a       	popm	pc,r12=0
8000999a:	58 17       	cp.w	r7,1
8000999c:	5f 0c       	sreq	r12
8000999e:	58 09       	cp.w	r9,0
800099a0:	f5 b8 00 00 	subfeq	r8,0
800099a4:	1b 07       	ld.w	r7,sp++
800099a6:	1b 0e       	ld.w	lr,sp++
800099a8:	5e 0f       	reteq	1
800099aa:	5e fc       	retal	r12

800099ac <__avr32_f64_cmp_lt>:
800099ac:	1a de       	st.w	--sp,lr
800099ae:	1a d7       	st.w	--sp,r7
800099b0:	a1 7b       	lsl	r11,0x1
800099b2:	5f 3c       	srlo	r12
800099b4:	a1 79       	lsl	r9,0x1
800099b6:	5f 37       	srlo	r7
800099b8:	5c fc       	rol	r12
800099ba:	fc 1e ff e0 	movh	lr,0xffe0
800099be:	58 0a       	cp.w	r10,0
800099c0:	fc 0b 13 00 	cpc	r11,lr
800099c4:	e0 8b 00 1d 	brhi	800099fe <__avr32_f64_cmp_lt+0x52>
800099c8:	58 08       	cp.w	r8,0
800099ca:	fc 09 13 00 	cpc	r9,lr
800099ce:	e0 8b 00 18 	brhi	800099fe <__avr32_f64_cmp_lt+0x52>
800099d2:	58 0b       	cp.w	r11,0
800099d4:	f5 ba 00 00 	subfeq	r10,0
800099d8:	c1 50       	breq	80009a02 <__avr32_f64_cmp_lt+0x56>
800099da:	1b 07       	ld.w	r7,sp++
800099dc:	1b 0e       	ld.w	lr,sp++
800099de:	58 3c       	cp.w	r12,3
800099e0:	c0 a0       	breq	800099f4 <__avr32_f64_cmp_lt+0x48>
800099e2:	58 1c       	cp.w	r12,1
800099e4:	c0 33       	brcs	800099ea <__avr32_f64_cmp_lt+0x3e>
800099e6:	5e 0d       	reteq	0
800099e8:	5e 1f       	retne	1
800099ea:	10 3a       	cp.w	r10,r8
800099ec:	f2 0b 13 00 	cpc	r11,r9
800099f0:	5e 2d       	reths	0
800099f2:	5e 3f       	retlo	1
800099f4:	14 38       	cp.w	r8,r10
800099f6:	f6 09 13 00 	cpc	r9,r11
800099fa:	5e 2d       	reths	0
800099fc:	5e 3f       	retlo	1
800099fe:	1b 07       	ld.w	r7,sp++
80009a00:	d8 0a       	popm	pc,r12=0
80009a02:	58 17       	cp.w	r7,1
80009a04:	5f 1c       	srne	r12
80009a06:	58 09       	cp.w	r9,0
80009a08:	f5 b8 00 00 	subfeq	r8,0
80009a0c:	1b 07       	ld.w	r7,sp++
80009a0e:	1b 0e       	ld.w	lr,sp++
80009a10:	5e 0d       	reteq	0
80009a12:	5e fc       	retal	r12

80009a14 <__avr32_f64_div>:
80009a14:	eb cd 40 ff 	pushm	r0-r7,lr
80009a18:	f7 e9 20 0e 	eor	lr,r11,r9
80009a1c:	f6 07 16 14 	lsr	r7,r11,0x14
80009a20:	a9 7b       	lsl	r11,0x9
80009a22:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80009a26:	a9 7a       	lsl	r10,0x9
80009a28:	bd bb       	sbr	r11,0x1d
80009a2a:	e4 1b 3f ff 	andh	r11,0x3fff
80009a2e:	ab d7       	cbr	r7,0xb
80009a30:	e0 80 00 cc 	breq	80009bc8 <__avr32_f64_div_round_subnormal+0x54>
80009a34:	e0 47 07 ff 	cp.w	r7,2047
80009a38:	e0 84 00 b5 	brge	80009ba2 <__avr32_f64_div_round_subnormal+0x2e>
80009a3c:	f2 06 16 14 	lsr	r6,r9,0x14
80009a40:	a9 79       	lsl	r9,0x9
80009a42:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80009a46:	a9 78       	lsl	r8,0x9
80009a48:	bd b9       	sbr	r9,0x1d
80009a4a:	e4 19 3f ff 	andh	r9,0x3fff
80009a4e:	ab d6       	cbr	r6,0xb
80009a50:	e0 80 00 e2 	breq	80009c14 <__avr32_f64_div_round_subnormal+0xa0>
80009a54:	e0 46 07 ff 	cp.w	r6,2047
80009a58:	e0 84 00 b2 	brge	80009bbc <__avr32_f64_div_round_subnormal+0x48>
80009a5c:	0c 17       	sub	r7,r6
80009a5e:	fe 37 fc 01 	sub	r7,-1023
80009a62:	fc 1c 80 00 	movh	r12,0x8000
80009a66:	f8 03 16 01 	lsr	r3,r12,0x1
80009a6a:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80009a6e:	5c d4       	com	r4
80009a70:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80009a74:	e6 09 06 44 	mulu.d	r4,r3,r9
80009a78:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009a7c:	e6 05 06 44 	mulu.d	r4,r3,r5
80009a80:	ea 03 15 02 	lsl	r3,r5,0x2
80009a84:	e6 09 06 44 	mulu.d	r4,r3,r9
80009a88:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009a8c:	e6 05 06 44 	mulu.d	r4,r3,r5
80009a90:	ea 03 15 02 	lsl	r3,r5,0x2
80009a94:	e6 09 06 44 	mulu.d	r4,r3,r9
80009a98:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009a9c:	e6 05 06 44 	mulu.d	r4,r3,r5
80009aa0:	ea 03 15 02 	lsl	r3,r5,0x2
80009aa4:	e6 08 06 40 	mulu.d	r0,r3,r8
80009aa8:	e4 09 07 40 	macu.d	r0,r2,r9
80009aac:	e6 09 06 44 	mulu.d	r4,r3,r9
80009ab0:	02 04       	add	r4,r1
80009ab2:	5c 05       	acr	r5
80009ab4:	a3 65       	lsl	r5,0x2
80009ab6:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009aba:	a3 64       	lsl	r4,0x2
80009abc:	5c 34       	neg	r4
80009abe:	f8 05 01 45 	sbc	r5,r12,r5
80009ac2:	e6 04 06 40 	mulu.d	r0,r3,r4
80009ac6:	e4 05 07 40 	macu.d	r0,r2,r5
80009aca:	e6 05 06 44 	mulu.d	r4,r3,r5
80009ace:	02 04       	add	r4,r1
80009ad0:	5c 05       	acr	r5
80009ad2:	ea 03 15 02 	lsl	r3,r5,0x2
80009ad6:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009ada:	e8 02 15 02 	lsl	r2,r4,0x2
80009ade:	e6 08 06 40 	mulu.d	r0,r3,r8
80009ae2:	e4 09 07 40 	macu.d	r0,r2,r9
80009ae6:	e6 09 06 44 	mulu.d	r4,r3,r9
80009aea:	02 04       	add	r4,r1
80009aec:	5c 05       	acr	r5
80009aee:	a3 65       	lsl	r5,0x2
80009af0:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009af4:	a3 64       	lsl	r4,0x2
80009af6:	5c 34       	neg	r4
80009af8:	f8 05 01 45 	sbc	r5,r12,r5
80009afc:	e6 04 06 40 	mulu.d	r0,r3,r4
80009b00:	e4 05 07 40 	macu.d	r0,r2,r5
80009b04:	e6 05 06 44 	mulu.d	r4,r3,r5
80009b08:	02 04       	add	r4,r1
80009b0a:	5c 05       	acr	r5
80009b0c:	ea 03 15 02 	lsl	r3,r5,0x2
80009b10:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009b14:	e8 02 15 02 	lsl	r2,r4,0x2
80009b18:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009b1c:	e4 0b 07 40 	macu.d	r0,r2,r11
80009b20:	e6 0b 06 42 	mulu.d	r2,r3,r11
80009b24:	02 02       	add	r2,r1
80009b26:	5c 03       	acr	r3
80009b28:	ed b3 00 1c 	bld	r3,0x1c
80009b2c:	c0 90       	breq	80009b3e <__avr32_f64_div+0x12a>
80009b2e:	a1 72       	lsl	r2,0x1
80009b30:	5c f3       	rol	r3
80009b32:	20 17       	sub	r7,1
80009b34:	a3 9a       	lsr	r10,0x3
80009b36:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80009b3a:	a3 9b       	lsr	r11,0x3
80009b3c:	c0 58       	rjmp	80009b46 <__avr32_f64_div+0x132>
80009b3e:	a5 8a       	lsr	r10,0x4
80009b40:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80009b44:	a5 8b       	lsr	r11,0x4
80009b46:	58 07       	cp.w	r7,0
80009b48:	e0 8a 00 8b 	brle	80009c5e <__avr32_f64_div_res_subnormal>
80009b4c:	e0 12 ff 00 	andl	r2,0xff00
80009b50:	e8 12 00 80 	orl	r2,0x80
80009b54:	e6 08 06 40 	mulu.d	r0,r3,r8
80009b58:	e4 09 07 40 	macu.d	r0,r2,r9
80009b5c:	e4 08 06 44 	mulu.d	r4,r2,r8
80009b60:	e6 09 06 48 	mulu.d	r8,r3,r9
80009b64:	00 05       	add	r5,r0
80009b66:	f0 01 00 48 	adc	r8,r8,r1
80009b6a:	5c 09       	acr	r9
80009b6c:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009b70:	58 04       	cp.w	r4,0
80009b72:	5c 25       	cpc	r5

80009b74 <__avr32_f64_div_round_subnormal>:
80009b74:	f4 08 13 00 	cpc	r8,r10
80009b78:	f6 09 13 00 	cpc	r9,r11
80009b7c:	5f 36       	srlo	r6
80009b7e:	f8 06 17 00 	moveq	r6,r12
80009b82:	e4 0a 16 08 	lsr	r10,r2,0x8
80009b86:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80009b8a:	e6 0b 16 08 	lsr	r11,r3,0x8
80009b8e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009b92:	ed be 00 1f 	bld	lr,0x1f
80009b96:	ef bb 00 1f 	bst	r11,0x1f
80009b9a:	0c 0a       	add	r10,r6
80009b9c:	5c 0b       	acr	r11
80009b9e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009ba2:	e4 1b 00 0f 	andh	r11,0xf
80009ba6:	14 4b       	or	r11,r10
80009ba8:	e0 81 00 a7 	brne	80009cf6 <__avr32_f64_div_res_subnormal+0x98>
80009bac:	f2 06 16 14 	lsr	r6,r9,0x14
80009bb0:	ab d6       	cbr	r6,0xb
80009bb2:	e0 46 07 ff 	cp.w	r6,2047
80009bb6:	e0 81 00 a4 	brne	80009cfe <__avr32_f64_div_res_subnormal+0xa0>
80009bba:	c9 e8       	rjmp	80009cf6 <__avr32_f64_div_res_subnormal+0x98>
80009bbc:	e4 19 00 0f 	andh	r9,0xf
80009bc0:	10 49       	or	r9,r8
80009bc2:	e0 81 00 9a 	brne	80009cf6 <__avr32_f64_div_res_subnormal+0x98>
80009bc6:	c9 28       	rjmp	80009cea <__avr32_f64_div_res_subnormal+0x8c>
80009bc8:	a3 7b       	lsl	r11,0x3
80009bca:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80009bce:	a3 7a       	lsl	r10,0x3
80009bd0:	f5 eb 10 04 	or	r4,r10,r11
80009bd4:	e0 80 00 a0 	breq	80009d14 <__avr32_f64_div_op1_zero>
80009bd8:	f6 04 12 00 	clz	r4,r11
80009bdc:	c1 70       	breq	80009c0a <__avr32_f64_div_round_subnormal+0x96>
80009bde:	c0 c3       	brcs	80009bf6 <__avr32_f64_div_round_subnormal+0x82>
80009be0:	e8 05 11 20 	rsub	r5,r4,32
80009be4:	f6 04 09 4b 	lsl	r11,r11,r4
80009be8:	f4 05 0a 45 	lsr	r5,r10,r5
80009bec:	0a 4b       	or	r11,r5
80009bee:	f4 04 09 4a 	lsl	r10,r10,r4
80009bf2:	08 17       	sub	r7,r4
80009bf4:	c0 b8       	rjmp	80009c0a <__avr32_f64_div_round_subnormal+0x96>
80009bf6:	f4 04 12 00 	clz	r4,r10
80009bfa:	f9 b4 03 00 	movlo	r4,0
80009bfe:	f7 b4 02 e0 	subhs	r4,-32
80009c02:	f4 04 09 4b 	lsl	r11,r10,r4
80009c06:	30 0a       	mov	r10,0
80009c08:	08 17       	sub	r7,r4
80009c0a:	a3 8a       	lsr	r10,0x2
80009c0c:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009c10:	a3 8b       	lsr	r11,0x2
80009c12:	c1 1b       	rjmp	80009a34 <__avr32_f64_div+0x20>
80009c14:	a3 79       	lsl	r9,0x3
80009c16:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80009c1a:	a3 78       	lsl	r8,0x3
80009c1c:	f3 e8 10 04 	or	r4,r9,r8
80009c20:	c6 f0       	breq	80009cfe <__avr32_f64_div_res_subnormal+0xa0>
80009c22:	f2 04 12 00 	clz	r4,r9
80009c26:	c1 70       	breq	80009c54 <__avr32_f64_div_round_subnormal+0xe0>
80009c28:	c0 c3       	brcs	80009c40 <__avr32_f64_div_round_subnormal+0xcc>
80009c2a:	e8 05 11 20 	rsub	r5,r4,32
80009c2e:	f2 04 09 49 	lsl	r9,r9,r4
80009c32:	f0 05 0a 45 	lsr	r5,r8,r5
80009c36:	0a 49       	or	r9,r5
80009c38:	f0 04 09 48 	lsl	r8,r8,r4
80009c3c:	08 16       	sub	r6,r4
80009c3e:	c0 b8       	rjmp	80009c54 <__avr32_f64_div_round_subnormal+0xe0>
80009c40:	f0 04 12 00 	clz	r4,r8
80009c44:	f9 b4 03 00 	movlo	r4,0
80009c48:	f7 b4 02 e0 	subhs	r4,-32
80009c4c:	f0 04 09 49 	lsl	r9,r8,r4
80009c50:	30 08       	mov	r8,0
80009c52:	08 16       	sub	r6,r4
80009c54:	a3 88       	lsr	r8,0x2
80009c56:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80009c5a:	a3 89       	lsr	r9,0x2
80009c5c:	cf ca       	rjmp	80009a54 <__avr32_f64_div+0x40>

80009c5e <__avr32_f64_div_res_subnormal>:
80009c5e:	5c 37       	neg	r7
80009c60:	2f f7       	sub	r7,-1
80009c62:	f1 b7 04 c0 	satu	r7,0x6
80009c66:	e0 47 00 20 	cp.w	r7,32
80009c6a:	c1 54       	brge	80009c94 <__avr32_f64_div_res_subnormal+0x36>
80009c6c:	ee 06 11 20 	rsub	r6,r7,32
80009c70:	e4 07 0a 42 	lsr	r2,r2,r7
80009c74:	e6 06 09 4c 	lsl	r12,r3,r6
80009c78:	18 42       	or	r2,r12
80009c7a:	e6 07 0a 43 	lsr	r3,r3,r7
80009c7e:	f4 06 09 41 	lsl	r1,r10,r6
80009c82:	f4 07 0a 4a 	lsr	r10,r10,r7
80009c86:	f6 06 09 4c 	lsl	r12,r11,r6
80009c8a:	18 4a       	or	r10,r12
80009c8c:	f6 07 0a 4b 	lsr	r11,r11,r7
80009c90:	30 00       	mov	r0,0
80009c92:	c1 58       	rjmp	80009cbc <__avr32_f64_div_res_subnormal+0x5e>
80009c94:	ee 06 11 20 	rsub	r6,r7,32
80009c98:	f9 b0 00 00 	moveq	r0,0
80009c9c:	f9 bc 00 00 	moveq	r12,0
80009ca0:	c0 50       	breq	80009caa <__avr32_f64_div_res_subnormal+0x4c>
80009ca2:	f4 06 09 40 	lsl	r0,r10,r6
80009ca6:	f6 06 09 4c 	lsl	r12,r11,r6
80009caa:	e6 07 0a 42 	lsr	r2,r3,r7
80009cae:	30 03       	mov	r3,0
80009cb0:	f4 07 0a 41 	lsr	r1,r10,r7
80009cb4:	18 41       	or	r1,r12
80009cb6:	f6 07 0a 4a 	lsr	r10,r11,r7
80009cba:	30 0b       	mov	r11,0
80009cbc:	e0 12 ff 00 	andl	r2,0xff00
80009cc0:	e8 12 00 80 	orl	r2,0x80
80009cc4:	e6 08 06 46 	mulu.d	r6,r3,r8
80009cc8:	e4 09 07 46 	macu.d	r6,r2,r9
80009ccc:	e4 08 06 44 	mulu.d	r4,r2,r8
80009cd0:	e6 09 06 48 	mulu.d	r8,r3,r9
80009cd4:	0c 05       	add	r5,r6
80009cd6:	f0 07 00 48 	adc	r8,r8,r7
80009cda:	5c 09       	acr	r9
80009cdc:	30 07       	mov	r7,0
80009cde:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009ce2:	00 34       	cp.w	r4,r0
80009ce4:	e2 05 13 00 	cpc	r5,r1
80009ce8:	c4 6b       	rjmp	80009b74 <__avr32_f64_div_round_subnormal>
80009cea:	1c 9b       	mov	r11,lr
80009cec:	e6 1b 80 00 	andh	r11,0x8000,COH
80009cf0:	30 0a       	mov	r10,0
80009cf2:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009cf6:	3f fb       	mov	r11,-1
80009cf8:	30 0a       	mov	r10,0
80009cfa:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009cfe:	f5 eb 10 04 	or	r4,r10,r11
80009d02:	c0 90       	breq	80009d14 <__avr32_f64_div_op1_zero>
80009d04:	1c 9b       	mov	r11,lr
80009d06:	e6 1b 80 00 	andh	r11,0x8000,COH
80009d0a:	ea 1b 7f f0 	orh	r11,0x7ff0
80009d0e:	30 0a       	mov	r10,0
80009d10:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80009d14 <__avr32_f64_div_op1_zero>:
80009d14:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009d18:	ce f0       	breq	80009cf6 <__avr32_f64_div_res_subnormal+0x98>
80009d1a:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009d1e:	e0 44 07 ff 	cp.w	r4,2047
80009d22:	ce 41       	brne	80009cea <__avr32_f64_div_res_subnormal+0x8c>
80009d24:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80009d28:	ce 10       	breq	80009cea <__avr32_f64_div_res_subnormal+0x8c>
80009d2a:	ce 6b       	rjmp	80009cf6 <__avr32_f64_div_res_subnormal+0x98>

80009d2c <__avr32_umod64>:
80009d2c:	d4 31       	pushm	r0-r7,lr
80009d2e:	1a 97       	mov	r7,sp
80009d30:	20 3d       	sub	sp,12
80009d32:	10 9c       	mov	r12,r8
80009d34:	12 95       	mov	r5,r9
80009d36:	14 9e       	mov	lr,r10
80009d38:	16 91       	mov	r1,r11
80009d3a:	16 96       	mov	r6,r11
80009d3c:	58 09       	cp.w	r9,0
80009d3e:	e0 81 00 81 	brne	80009e40 <__avr32_umod64+0x114>
80009d42:	16 38       	cp.w	r8,r11
80009d44:	e0 88 00 12 	brls	80009d68 <__avr32_umod64+0x3c>
80009d48:	f0 08 12 00 	clz	r8,r8
80009d4c:	c4 e0       	breq	80009de8 <__avr32_umod64+0xbc>
80009d4e:	f6 08 09 46 	lsl	r6,r11,r8
80009d52:	f8 08 09 4c 	lsl	r12,r12,r8
80009d56:	f0 0b 11 20 	rsub	r11,r8,32
80009d5a:	f4 08 09 4e 	lsl	lr,r10,r8
80009d5e:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009d62:	f7 e6 10 06 	or	r6,r11,r6
80009d66:	c4 18       	rjmp	80009de8 <__avr32_umod64+0xbc>
80009d68:	58 08       	cp.w	r8,0
80009d6a:	c0 51       	brne	80009d74 <__avr32_umod64+0x48>
80009d6c:	30 19       	mov	r9,1
80009d6e:	f2 08 0d 08 	divu	r8,r9,r8
80009d72:	10 9c       	mov	r12,r8
80009d74:	f8 08 12 00 	clz	r8,r12
80009d78:	c0 31       	brne	80009d7e <__avr32_umod64+0x52>
80009d7a:	18 16       	sub	r6,r12
80009d7c:	c3 68       	rjmp	80009de8 <__avr32_umod64+0xbc>
80009d7e:	f0 03 11 20 	rsub	r3,r8,32
80009d82:	f4 03 0a 4b 	lsr	r11,r10,r3
80009d86:	f8 08 09 4c 	lsl	r12,r12,r8
80009d8a:	ec 08 09 49 	lsl	r9,r6,r8
80009d8e:	ec 03 0a 43 	lsr	r3,r6,r3
80009d92:	f7 e9 10 09 	or	r9,r11,r9
80009d96:	f8 05 16 10 	lsr	r5,r12,0x10
80009d9a:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009d9e:	e6 05 0d 02 	divu	r2,r3,r5
80009da2:	f2 0e 16 10 	lsr	lr,r9,0x10
80009da6:	ec 02 02 4b 	mul	r11,r6,r2
80009daa:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009dae:	16 3e       	cp.w	lr,r11
80009db0:	c0 72       	brcc	80009dbe <__avr32_umod64+0x92>
80009db2:	18 0e       	add	lr,r12
80009db4:	18 3e       	cp.w	lr,r12
80009db6:	c0 43       	brcs	80009dbe <__avr32_umod64+0x92>
80009db8:	16 3e       	cp.w	lr,r11
80009dba:	fd dc e3 0e 	addcs	lr,lr,r12
80009dbe:	fc 0b 01 03 	sub	r3,lr,r11
80009dc2:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80009dc6:	e6 05 0d 02 	divu	r2,r3,r5
80009dca:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009dce:	a5 36       	mul	r6,r2
80009dd0:	0c 39       	cp.w	r9,r6
80009dd2:	c0 72       	brcc	80009de0 <__avr32_umod64+0xb4>
80009dd4:	18 09       	add	r9,r12
80009dd6:	18 39       	cp.w	r9,r12
80009dd8:	c0 43       	brcs	80009de0 <__avr32_umod64+0xb4>
80009dda:	0c 39       	cp.w	r9,r6
80009ddc:	f3 dc e3 09 	addcs	r9,r9,r12
80009de0:	f2 06 01 06 	sub	r6,r9,r6
80009de4:	f4 08 09 4e 	lsl	lr,r10,r8
80009de8:	f8 0a 16 10 	lsr	r10,r12,0x10
80009dec:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009df0:	ec 0a 0d 02 	divu	r2,r6,r10
80009df4:	fc 09 16 10 	lsr	r9,lr,0x10
80009df8:	ea 02 02 4b 	mul	r11,r5,r2
80009dfc:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009e00:	16 39       	cp.w	r9,r11
80009e02:	c0 72       	brcc	80009e10 <__avr32_umod64+0xe4>
80009e04:	18 09       	add	r9,r12
80009e06:	18 39       	cp.w	r9,r12
80009e08:	c0 43       	brcs	80009e10 <__avr32_umod64+0xe4>
80009e0a:	16 39       	cp.w	r9,r11
80009e0c:	f3 dc e3 09 	addcs	r9,r9,r12
80009e10:	f2 0b 01 0b 	sub	r11,r9,r11
80009e14:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009e18:	f6 0a 0d 0a 	divu	r10,r11,r10
80009e1c:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009e20:	ea 0a 02 4a 	mul	r10,r5,r10
80009e24:	14 3e       	cp.w	lr,r10
80009e26:	c0 72       	brcc	80009e34 <__avr32_umod64+0x108>
80009e28:	18 0e       	add	lr,r12
80009e2a:	18 3e       	cp.w	lr,r12
80009e2c:	c0 43       	brcs	80009e34 <__avr32_umod64+0x108>
80009e2e:	14 3e       	cp.w	lr,r10
80009e30:	fd dc e3 0e 	addcs	lr,lr,r12
80009e34:	fc 0a 01 0a 	sub	r10,lr,r10
80009e38:	30 0b       	mov	r11,0
80009e3a:	f4 08 0a 4a 	lsr	r10,r10,r8
80009e3e:	c7 b8       	rjmp	80009f34 <__avr32_umod64+0x208>
80009e40:	16 39       	cp.w	r9,r11
80009e42:	e0 8b 00 79 	brhi	80009f34 <__avr32_umod64+0x208>
80009e46:	f2 09 12 00 	clz	r9,r9
80009e4a:	c1 21       	brne	80009e6e <__avr32_umod64+0x142>
80009e4c:	10 3a       	cp.w	r10,r8
80009e4e:	5f 2b       	srhs	r11
80009e50:	0a 31       	cp.w	r1,r5
80009e52:	5f ba       	srhi	r10
80009e54:	f7 ea 10 0a 	or	r10,r11,r10
80009e58:	f2 0a 18 00 	cp.b	r10,r9
80009e5c:	c0 60       	breq	80009e68 <__avr32_umod64+0x13c>
80009e5e:	fc 08 01 0c 	sub	r12,lr,r8
80009e62:	e2 05 01 46 	sbc	r6,r1,r5
80009e66:	18 9e       	mov	lr,r12
80009e68:	0c 9b       	mov	r11,r6
80009e6a:	1c 9a       	mov	r10,lr
80009e6c:	c6 48       	rjmp	80009f34 <__avr32_umod64+0x208>
80009e6e:	ea 09 09 4c 	lsl	r12,r5,r9
80009e72:	f2 06 11 20 	rsub	r6,r9,32
80009e76:	f6 09 09 4b 	lsl	r11,r11,r9
80009e7a:	f0 09 09 42 	lsl	r2,r8,r9
80009e7e:	ef 46 ff f4 	st.w	r7[-12],r6
80009e82:	f0 06 0a 48 	lsr	r8,r8,r6
80009e86:	18 48       	or	r8,r12
80009e88:	e2 06 0a 4c 	lsr	r12,r1,r6
80009e8c:	f4 09 09 43 	lsl	r3,r10,r9
80009e90:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009e94:	f4 06 0a 4a 	lsr	r10,r10,r6
80009e98:	16 4a       	or	r10,r11
80009e9a:	f0 0b 16 10 	lsr	r11,r8,0x10
80009e9e:	f8 0b 0d 04 	divu	r4,r12,r11
80009ea2:	f4 0c 16 10 	lsr	r12,r10,0x10
80009ea6:	08 91       	mov	r1,r4
80009ea8:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009eac:	e8 0e 02 46 	mul	r6,r4,lr
80009eb0:	0c 3c       	cp.w	r12,r6
80009eb2:	c0 a2       	brcc	80009ec6 <__avr32_umod64+0x19a>
80009eb4:	20 11       	sub	r1,1
80009eb6:	10 0c       	add	r12,r8
80009eb8:	10 3c       	cp.w	r12,r8
80009eba:	c0 63       	brcs	80009ec6 <__avr32_umod64+0x19a>
80009ebc:	0c 3c       	cp.w	r12,r6
80009ebe:	f7 b1 03 01 	sublo	r1,1
80009ec2:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009ec6:	0c 1c       	sub	r12,r6
80009ec8:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009ecc:	f8 0b 0d 04 	divu	r4,r12,r11
80009ed0:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009ed4:	08 96       	mov	r6,r4
80009ed6:	e8 0e 02 4e 	mul	lr,r4,lr
80009eda:	1c 3b       	cp.w	r11,lr
80009edc:	c0 a2       	brcc	80009ef0 <__avr32_umod64+0x1c4>
80009ede:	20 16       	sub	r6,1
80009ee0:	10 0b       	add	r11,r8
80009ee2:	10 3b       	cp.w	r11,r8
80009ee4:	c0 63       	brcs	80009ef0 <__avr32_umod64+0x1c4>
80009ee6:	1c 3b       	cp.w	r11,lr
80009ee8:	f7 b6 03 01 	sublo	r6,1
80009eec:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009ef0:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009ef4:	1c 1b       	sub	r11,lr
80009ef6:	e2 02 06 40 	mulu.d	r0,r1,r2
80009efa:	00 9e       	mov	lr,r0
80009efc:	02 9c       	mov	r12,r1
80009efe:	16 3c       	cp.w	r12,r11
80009f00:	e0 8b 00 08 	brhi	80009f10 <__avr32_umod64+0x1e4>
80009f04:	5f 06       	sreq	r6
80009f06:	06 30       	cp.w	r0,r3
80009f08:	5f ba       	srhi	r10
80009f0a:	ed ea 00 0a 	and	r10,r6,r10
80009f0e:	c0 60       	breq	80009f1a <__avr32_umod64+0x1ee>
80009f10:	fc 02 01 04 	sub	r4,lr,r2
80009f14:	f8 08 01 4c 	sbc	r12,r12,r8
80009f18:	08 9e       	mov	lr,r4
80009f1a:	e6 0e 01 0a 	sub	r10,r3,lr
80009f1e:	f6 0c 01 4c 	sbc	r12,r11,r12
80009f22:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009f26:	f8 09 0a 4b 	lsr	r11,r12,r9
80009f2a:	f4 09 0a 4a 	lsr	r10,r10,r9
80009f2e:	f8 01 09 4c 	lsl	r12,r12,r1
80009f32:	18 4a       	or	r10,r12
80009f34:	2f dd       	sub	sp,-12
80009f36:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000a000 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000a000:	c0 08       	rjmp	8000a000 <_evba>
	...

8000a004 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000a004:	c0 08       	rjmp	8000a004 <_handle_TLB_Multiple_Hit>
	...

8000a008 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000a008:	c0 08       	rjmp	8000a008 <_handle_Bus_Error_Data_Fetch>
	...

8000a00c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000a00c:	c0 08       	rjmp	8000a00c <_handle_Bus_Error_Instruction_Fetch>
	...

8000a010 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000a010:	c0 08       	rjmp	8000a010 <_handle_NMI>
	...

8000a014 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000a014:	c0 08       	rjmp	8000a014 <_handle_Instruction_Address>
	...

8000a018 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000a018:	c0 08       	rjmp	8000a018 <_handle_ITLB_Protection>
	...

8000a01c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000a01c:	c0 08       	rjmp	8000a01c <_handle_Breakpoint>
	...

8000a020 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000a020:	c0 08       	rjmp	8000a020 <_handle_Illegal_Opcode>
	...

8000a024 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000a024:	c0 08       	rjmp	8000a024 <_handle_Unimplemented_Instruction>
	...

8000a028 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000a028:	c0 08       	rjmp	8000a028 <_handle_Privilege_Violation>
	...

8000a02c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000a02c:	c0 08       	rjmp	8000a02c <_handle_Floating_Point>
	...

8000a030 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000a030:	c0 08       	rjmp	8000a030 <_handle_Coprocessor_Absent>
	...

8000a034 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000a034:	c0 08       	rjmp	8000a034 <_handle_Data_Address_Read>
	...

8000a038 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000a038:	c0 08       	rjmp	8000a038 <_handle_Data_Address_Write>
	...

8000a03c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000a03c:	c0 08       	rjmp	8000a03c <_handle_DTLB_Protection_Read>
	...

8000a040 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000a040:	c0 08       	rjmp	8000a040 <_handle_DTLB_Protection_Write>
	...

8000a044 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000a044:	c0 08       	rjmp	8000a044 <_handle_DTLB_Modified>
	...

8000a050 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000a050:	c0 08       	rjmp	8000a050 <_handle_ITLB_Miss>
	...

8000a060 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000a060:	c0 08       	rjmp	8000a060 <_handle_DTLB_Miss_Read>
	...

8000a070 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000a070:	c0 08       	rjmp	8000a070 <_handle_DTLB_Miss_Write>
	...

8000a100 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000a100:	c0 08       	rjmp	8000a100 <_handle_Supervisor_Call>
8000a102:	d7 03       	nop

8000a104 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a104:	30 0c       	mov	r12,0
8000a106:	fe b0 c9 33 	rcall	8000336c <_get_interrupt_handler>
8000a10a:	58 0c       	cp.w	r12,0
8000a10c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a110:	d6 03       	rete

8000a112 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a112:	30 1c       	mov	r12,1
8000a114:	fe b0 c9 2c 	rcall	8000336c <_get_interrupt_handler>
8000a118:	58 0c       	cp.w	r12,0
8000a11a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a11e:	d6 03       	rete

8000a120 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a120:	30 2c       	mov	r12,2
8000a122:	fe b0 c9 25 	rcall	8000336c <_get_interrupt_handler>
8000a126:	58 0c       	cp.w	r12,0
8000a128:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a12c:	d6 03       	rete

8000a12e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a12e:	30 3c       	mov	r12,3
8000a130:	fe b0 c9 1e 	rcall	8000336c <_get_interrupt_handler>
8000a134:	58 0c       	cp.w	r12,0
8000a136:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a13a:	d6 03       	rete
8000a13c:	d7 03       	nop
8000a13e:	d7 03       	nop
8000a140:	d7 03       	nop
8000a142:	d7 03       	nop
8000a144:	d7 03       	nop
8000a146:	d7 03       	nop
8000a148:	d7 03       	nop
8000a14a:	d7 03       	nop
8000a14c:	d7 03       	nop
8000a14e:	d7 03       	nop
8000a150:	d7 03       	nop
8000a152:	d7 03       	nop
8000a154:	d7 03       	nop
8000a156:	d7 03       	nop
8000a158:	d7 03       	nop
8000a15a:	d7 03       	nop
8000a15c:	d7 03       	nop
8000a15e:	d7 03       	nop
8000a160:	d7 03       	nop
8000a162:	d7 03       	nop
8000a164:	d7 03       	nop
8000a166:	d7 03       	nop
8000a168:	d7 03       	nop
8000a16a:	d7 03       	nop
8000a16c:	d7 03       	nop
8000a16e:	d7 03       	nop
8000a170:	d7 03       	nop
8000a172:	d7 03       	nop
8000a174:	d7 03       	nop
8000a176:	d7 03       	nop
8000a178:	d7 03       	nop
8000a17a:	d7 03       	nop
8000a17c:	d7 03       	nop
8000a17e:	d7 03       	nop
8000a180:	d7 03       	nop
8000a182:	d7 03       	nop
8000a184:	d7 03       	nop
8000a186:	d7 03       	nop
8000a188:	d7 03       	nop
8000a18a:	d7 03       	nop
8000a18c:	d7 03       	nop
8000a18e:	d7 03       	nop
8000a190:	d7 03       	nop
8000a192:	d7 03       	nop
8000a194:	d7 03       	nop
8000a196:	d7 03       	nop
8000a198:	d7 03       	nop
8000a19a:	d7 03       	nop
8000a19c:	d7 03       	nop
8000a19e:	d7 03       	nop
8000a1a0:	d7 03       	nop
8000a1a2:	d7 03       	nop
8000a1a4:	d7 03       	nop
8000a1a6:	d7 03       	nop
8000a1a8:	d7 03       	nop
8000a1aa:	d7 03       	nop
8000a1ac:	d7 03       	nop
8000a1ae:	d7 03       	nop
8000a1b0:	d7 03       	nop
8000a1b2:	d7 03       	nop
8000a1b4:	d7 03       	nop
8000a1b6:	d7 03       	nop
8000a1b8:	d7 03       	nop
8000a1ba:	d7 03       	nop
8000a1bc:	d7 03       	nop
8000a1be:	d7 03       	nop
8000a1c0:	d7 03       	nop
8000a1c2:	d7 03       	nop
8000a1c4:	d7 03       	nop
8000a1c6:	d7 03       	nop
8000a1c8:	d7 03       	nop
8000a1ca:	d7 03       	nop
8000a1cc:	d7 03       	nop
8000a1ce:	d7 03       	nop
8000a1d0:	d7 03       	nop
8000a1d2:	d7 03       	nop
8000a1d4:	d7 03       	nop
8000a1d6:	d7 03       	nop
8000a1d8:	d7 03       	nop
8000a1da:	d7 03       	nop
8000a1dc:	d7 03       	nop
8000a1de:	d7 03       	nop
8000a1e0:	d7 03       	nop
8000a1e2:	d7 03       	nop
8000a1e4:	d7 03       	nop
8000a1e6:	d7 03       	nop
8000a1e8:	d7 03       	nop
8000a1ea:	d7 03       	nop
8000a1ec:	d7 03       	nop
8000a1ee:	d7 03       	nop
8000a1f0:	d7 03       	nop
8000a1f2:	d7 03       	nop
8000a1f4:	d7 03       	nop
8000a1f6:	d7 03       	nop
8000a1f8:	d7 03       	nop
8000a1fa:	d7 03       	nop
8000a1fc:	d7 03       	nop
8000a1fe:	d7 03       	nop
