Vivado Simulator 2018.2
Time resolution is 1 ps
Error: Failed A and B
Time: 3 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A and B
Time: 5 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A and ~B
Time: 6 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A or B
Time: 7 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A or ~B
Time: 8 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A or B
Time: 9 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A or ~B
Time: 10 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A + B
Time: 11 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A - B
Time: 12 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed B - A
Time: 13 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A < B
Time: 14 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A and B
Time: 16 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A and ~B
Time: 17 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A >= B (==)
Time: 19 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A <= B (==)
Time: 20 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A <= B (<)
Time: 21 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A == B (==)
Time: 23 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A != B (!=)
Time: 25 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A != ~B (==)
Time: 26 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A xor B
Time: 28 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A xor ~B
Time: 29 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A xor B
Time: 30 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A xor ~B
Time: 31 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed A and B
Time: 3 ns  Iteration: 0  Process: /testAlu/stim_proc  File: Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd
Error: Failed ~A and 