<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3585" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3585{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3585{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3585{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3585{left:70px;bottom:530px;letter-spacing:0.16px;}
#t5_3585{left:151px;bottom:530px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_3585{left:150px;bottom:504px;letter-spacing:0.2px;}
#t7_3585{left:70px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_3585{left:70px;bottom:462px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_3585{left:247px;bottom:469px;}
#ta_3585{left:262px;bottom:462px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3585{left:70px;bottom:445px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_3585{left:70px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_3585{left:70px;bottom:412px;letter-spacing:-0.18px;word-spacing:0.04px;}
#te_3585{left:242px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3585{left:70px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3585{left:174px;bottom:1043px;letter-spacing:-0.17px;}
#th_3585{left:228px;bottom:1043px;letter-spacing:-0.17px;}
#ti_3585{left:368px;bottom:1043px;letter-spacing:-0.11px;}
#tj_3585{left:546px;bottom:1043px;letter-spacing:-0.15px;}
#tk_3585{left:556px;bottom:1043px;letter-spacing:-0.11px;}
#tl_3585{left:368px;bottom:1027px;letter-spacing:-0.11px;}
#tm_3585{left:368px;bottom:1010px;letter-spacing:-0.1px;}
#tn_3585{left:174px;bottom:987px;letter-spacing:-0.21px;}
#to_3585{left:228px;bottom:987px;letter-spacing:-0.15px;}
#tp_3585{left:368px;bottom:987px;letter-spacing:-0.11px;}
#tq_3585{left:687px;bottom:987px;letter-spacing:-0.06px;}
#tr_3585{left:697px;bottom:987px;letter-spacing:-0.12px;}
#ts_3585{left:368px;bottom:970px;letter-spacing:-0.11px;}
#tt_3585{left:368px;bottom:953px;letter-spacing:-0.12px;}
#tu_3585{left:174px;bottom:930px;letter-spacing:-0.21px;}
#tv_3585{left:228px;bottom:930px;letter-spacing:-0.14px;}
#tw_3585{left:368px;bottom:930px;letter-spacing:-0.11px;}
#tx_3585{left:671px;bottom:930px;}
#ty_3585{left:674px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_3585{left:368px;bottom:914px;letter-spacing:-0.09px;}
#t10_3585{left:174px;bottom:891px;letter-spacing:-0.13px;}
#t11_3585{left:228px;bottom:891px;letter-spacing:-0.13px;}
#t12_3585{left:368px;bottom:891px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t13_3585{left:368px;bottom:874px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t14_3585{left:368px;bottom:857px;letter-spacing:-0.12px;}
#t15_3585{left:368px;bottom:836px;letter-spacing:-0.11px;}
#t16_3585{left:368px;bottom:819px;letter-spacing:-0.12px;}
#t17_3585{left:368px;bottom:802px;letter-spacing:-0.11px;}
#t18_3585{left:368px;bottom:785px;letter-spacing:-0.12px;}
#t19_3585{left:174px;bottom:762px;letter-spacing:-0.15px;}
#t1a_3585{left:228px;bottom:762px;letter-spacing:-0.14px;}
#t1b_3585{left:368px;bottom:762px;letter-spacing:-0.12px;}
#t1c_3585{left:74px;bottom:739px;letter-spacing:-0.11px;word-spacing:-1.37px;}
#t1d_3585{left:74px;bottom:723px;letter-spacing:-0.1px;}
#t1e_3585{left:74px;bottom:706px;letter-spacing:-0.1px;}
#t1f_3585{left:131px;bottom:712px;}
#t1g_3585{left:174px;bottom:739px;letter-spacing:-0.14px;}
#t1h_3585{left:71px;bottom:677px;letter-spacing:-0.14px;}
#t1i_3585{left:70px;bottom:658px;letter-spacing:-0.11px;}
#t1j_3585{left:70px;bottom:638px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t1k_3585{left:85px;bottom:621px;letter-spacing:-0.1px;}
#t1l_3585{left:70px;bottom:601px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_3585{left:70px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.26px;}
#t1n_3585{left:159px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.22px;}
#t1o_3585{left:75px;bottom:331px;letter-spacing:-0.13px;}
#t1p_3585{left:261px;bottom:331px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1q_3585{left:75px;bottom:308px;letter-spacing:-0.15px;}
#t1r_3585{left:261px;bottom:308px;letter-spacing:-0.12px;}
#t1s_3585{left:75px;bottom:285px;letter-spacing:-0.17px;}
#t1t_3585{left:261px;bottom:285px;letter-spacing:-0.12px;}
#t1u_3585{left:75px;bottom:262px;letter-spacing:-0.17px;}
#t1v_3585{left:261px;bottom:262px;letter-spacing:-0.11px;}
#t1w_3585{left:261px;bottom:245px;letter-spacing:-0.11px;}
#t1x_3585{left:85px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1y_3585{left:170px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1z_3585{left:74px;bottom:1066px;letter-spacing:-0.15px;}
#t20_3585{left:174px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t21_3585{left:228px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t22_3585{left:368px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_3585{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3585{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3585{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3585{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3585{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3585{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3585{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3585{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s9_3585{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3585{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3585{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sc_3585{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3585" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3585Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3585" style="-webkit-user-select: none;"><object width="935" height="1210" data="3585/3585.svg" type="image/svg+xml" id="pdf3585" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3585" class="t s1_3585">Vol. 3B </span><span id="t2_3585" class="t s1_3585">17-3 </span>
<span id="t3_3585" class="t s2_3585">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3585" class="t s3_3585">17.2 </span><span id="t5_3585" class="t s3_3585">INCREMENTAL DECODING INFORMATION: INTEL® CORE™ 2 PROCESSOR </span>
<span id="t6_3585" class="t s3_3585">FAMILY, MACHINE ERROR CODES FOR MACHINE CHECK </span>
<span id="t7_3585" class="t s4_3585">Table 17-4 provides information for interpreting additional model-specific fields for external bus errors relating to </span>
<span id="t8_3585" class="t s4_3585">processors based on Intel </span>
<span id="t9_3585" class="t s5_3585">® </span>
<span id="ta_3585" class="t s4_3585">Core™ microarchitecture, which implements the P4 bus specification. Table 17-3 lists </span>
<span id="tb_3585" class="t s4_3585">the CPUID signatures for Intel 64 processors that are covered by Table 17-4. These errors are reported in the </span>
<span id="tc_3585" class="t s4_3585">IA32_MCi_STATUS MSRs. They are reported architecturally as compound errors with a general form of </span>
<span id="td_3585" class="t s6_3585">0000 1PPT RRRR IILL </span><span id="te_3585" class="t s4_3585">in the MCA error code field. See Chapter 16 for information on the interpretation of </span>
<span id="tf_3585" class="t s4_3585">compound error codes. </span>
<span id="tg_3585" class="t s7_3585">44 </span><span id="th_3585" class="t s7_3585">AERR </span><span id="ti_3585" class="t s7_3585">This bit is asserted in IA32_MC</span><span id="tj_3585" class="t s8_3585">i_</span><span id="tk_3585" class="t s7_3585">STATUS if this component has initiated 2 failing </span>
<span id="tl_3585" class="t s7_3585">bus transactions which have failed due to Address Parity Errors AERR asserted). </span>
<span id="tm_3585" class="t s7_3585">While this bit is asserted, it cannot be overwritten. </span>
<span id="tn_3585" class="t s7_3585">45 </span><span id="to_3585" class="t s7_3585">UECC </span><span id="tp_3585" class="t s7_3585">The Uncorrectable ECC error bit is asserted in IA32_MC</span><span id="tq_3585" class="t s8_3585">i_</span><span id="tr_3585" class="t s7_3585">STATUS for uncorrected </span>
<span id="ts_3585" class="t s7_3585">ECC errors. While this bit is asserted, the ECC syndrome field will not be </span>
<span id="tt_3585" class="t s7_3585">overwritten. </span>
<span id="tu_3585" class="t s7_3585">46 </span><span id="tv_3585" class="t s7_3585">CECC </span><span id="tw_3585" class="t s7_3585">The correctable ECC error bit is asserted in IA32_MC</span><span id="tx_3585" class="t s8_3585">i</span><span id="ty_3585" class="t s7_3585">_STATUS for corrected ECC </span>
<span id="tz_3585" class="t s7_3585">errors. </span>
<span id="t10_3585" class="t s7_3585">54:47 </span><span id="t11_3585" class="t s7_3585">ECC Syndrome </span><span id="t12_3585" class="t s7_3585">The ECC syndrome field in IA32_MCi_STATUS contains the 8-bit ECC syndrome only </span>
<span id="t13_3585" class="t s7_3585">if the error was a correctable/uncorrectable ECC error and there wasn't a previous </span>
<span id="t14_3585" class="t s7_3585">valid ECC error syndrome logged in IA32_MCi_STATUS. </span>
<span id="t15_3585" class="t s7_3585">A previous valid ECC error in IA32_MCi_STATUS is indicated by </span>
<span id="t16_3585" class="t s7_3585">IA32_MCi_STATUS.bit45 uncorrectable error occurred) being asserted. After </span>
<span id="t17_3585" class="t s7_3585">processing an ECC error, machine check handling software should clear </span>
<span id="t18_3585" class="t s7_3585">IA32_MCi_STATUS.bit45 so that future ECC error syndromes can be logged. </span>
<span id="t19_3585" class="t s7_3585">56:55 </span><span id="t1a_3585" class="t s7_3585">Reserved </span><span id="t1b_3585" class="t s7_3585">Reserved </span>
<span id="t1c_3585" class="t s7_3585">Status Register </span>
<span id="t1d_3585" class="t s7_3585">Validity </span>
<span id="t1e_3585" class="t s7_3585">Indicators </span>
<span id="t1f_3585" class="t s9_3585">1 </span>
<span id="t1g_3585" class="t s7_3585">63:57 </span>
<span id="t1h_3585" class="t sa_3585">NOTES: </span>
<span id="t1i_3585" class="t s7_3585">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t1j_3585" class="t s7_3585">2. For processors with a CPUID signature of 06_0EH, a ROB time-out occurs when the 23-bit ROB time-out counter carries a 1 out of its </span>
<span id="t1k_3585" class="t s7_3585">high order bit. </span>
<span id="t1l_3585" class="t s7_3585">3. For processors with a CPUID signature of 6_06_60H and later, the PIC timer will count crystal clock cycles. </span>
<span id="t1m_3585" class="t sb_3585">Table 17-3. </span><span id="t1n_3585" class="t sb_3585">CPUID DisplayFamily_DisplayModel Signatures for Processors Based on Intel® Core™ Microarchitecture </span>
<span id="t1o_3585" class="t sc_3585">DisplayFamily_DisplayModel </span><span id="t1p_3585" class="t sc_3585">Processor Families/Processor Number Series </span>
<span id="t1q_3585" class="t sc_3585">06_1DH </span><span id="t1r_3585" class="t s7_3585">Intel® Xeon® Processor 7400 series </span>
<span id="t1s_3585" class="t sc_3585">06_17H </span><span id="t1t_3585" class="t s7_3585">Intel® Xeon® Processor 5200, 5400 series, Intel® Core™ 2 Quad processor Q9650 </span>
<span id="t1u_3585" class="t sc_3585">06_0FH </span><span id="t1v_3585" class="t s7_3585">Intel® Xeon® Processor 3000, 3200, 5100, 5300, 7300 series, Intel® Core™ 2 Quad, Intel® Core™ 2 </span>
<span id="t1w_3585" class="t s7_3585">Extreme, Intel® Core™ 2 Duo processors, Intel Pentium dual-core processors </span>
<span id="t1x_3585" class="t sb_3585">Table 17-2. </span><span id="t1y_3585" class="t sb_3585">Incremental Decoding Information: Processor Family 06H Machine Error Codes for Machine Check </span>
<span id="t1z_3585" class="t sc_3585">Type </span><span id="t20_3585" class="t sc_3585">Bit No. </span><span id="t21_3585" class="t sc_3585">Bit Function </span><span id="t22_3585" class="t sc_3585">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
