-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Mon Sep 25 14:22:01 2023
-- Host        : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_BCP_accelerator_0_0_sim_netlist.vhdl
-- Design      : design_1_BCP_accelerator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI is
  port (
    axi_rvalid_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI is
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ar_wrap_en : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_1\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_2\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_3\ : STD_LOGIC;
  signal aw_wrap_en : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_1\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_2\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_3\ : STD_LOGIC;
  signal axi_araddr1 : STD_LOGIC;
  signal axi_araddr3 : STD_LOGIC;
  signal axi_araddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_n_1 : STD_LOGIC;
  signal axi_araddr3_carry_n_2 : STD_LOGIC;
  signal axi_araddr3_carry_n_3 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_7_n_0\ : STD_LOGIC;
  signal axi_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_arlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_arlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_arlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_arready1__0\ : STD_LOGIC;
  signal \axi_arready2__14\ : STD_LOGIC;
  signal \axi_arready_i_1__0_n_0\ : STD_LOGIC;
  signal axi_arready_i_4_n_0 : STD_LOGIC;
  signal axi_arready_i_5_n_0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_arv_arr_flag : STD_LOGIC;
  signal axi_arv_arr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr1 : STD_LOGIC;
  signal axi_awaddr3 : STD_LOGIC;
  signal axi_awaddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_n_1 : STD_LOGIC;
  signal axi_awaddr3_carry_n_2 : STD_LOGIC;
  signal axi_awaddr3_carry_n_3 : STD_LOGIC;
  signal \axi_awaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal axi_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_awlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_awlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_awlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_awv_awr_flag : STD_LOGIC;
  signal axi_awv_awr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rlast0 : STD_LOGIC;
  signal axi_rlast_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal \axi_wready_i_1__0_n_0\ : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal mem_address : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in12_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in18_out : STD_LOGIC;
  signal p_0_in20_out : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_9_in : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rlast\ : STD_LOGIC;
  signal \NLW_ar_wrap_en__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_aw_wrap_en__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_araddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_awaddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of axi_araddr3_carry : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_7\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[7]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_arready_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_arready_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of axi_arv_arr_flag_i_1 : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD of axi_awaddr3_carry : label is 11;
  attribute SOFT_HLUTNM of \axi_awaddr[3]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s00_axi_rdata[0]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s00_axi_rdata[10]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s00_axi_rdata[11]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s00_axi_rdata[12]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s00_axi_rdata[13]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s00_axi_rdata[14]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s00_axi_rdata[15]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s00_axi_rdata[16]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s00_axi_rdata[17]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s00_axi_rdata[18]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s00_axi_rdata[19]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s00_axi_rdata[1]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s00_axi_rdata[20]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[21]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[22]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s00_axi_rdata[23]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s00_axi_rdata[24]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s00_axi_rdata[25]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s00_axi_rdata[26]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s00_axi_rdata[27]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s00_axi_rdata[28]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s00_axi_rdata[29]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s00_axi_rdata[2]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s00_axi_rdata[30]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s00_axi_rdata[31]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s00_axi_rdata[3]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s00_axi_rdata[4]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s00_axi_rdata[5]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s00_axi_rdata[6]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s00_axi_rdata[7]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s00_axi_rdata[8]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s00_axi_rdata[9]_INST_0\ : label is "soft_lutpair18";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rlast <= \^s00_axi_rlast\;
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(0),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => mem_address(0)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      O => mem_address(1)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => mem_address(2)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => mem_address(3)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(1),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(3),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(6),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(7),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(8),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(9),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(10),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(11),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(12),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(13),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(14),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(15),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(16),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(17),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(18),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(19),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(20),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(21),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(22),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(23),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(24),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(25),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(26),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(27),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(28),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(29),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(30),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(31),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(7),
      R => '0'
    );
\ar_wrap_en__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ar_wrap_en,
      CO(2) => \ar_wrap_en__0_carry_n_1\,
      CO(1) => \ar_wrap_en__0_carry_n_2\,
      CO(0) => \ar_wrap_en__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ar_wrap_en__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \ar_wrap_en__0_carry_i_1_n_0\,
      S(2) => \ar_wrap_en__0_carry_i_2_n_0\,
      S(1) => \ar_wrap_en__0_carry_i_3_n_0\,
      S(0) => \ar_wrap_en__0_carry_i_4_n_0\
    );
\ar_wrap_en__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      O => \ar_wrap_en__0_carry_i_1_n_0\
    );
\ar_wrap_en__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => \axi_arlen_reg_n_0_[5]\,
      I2 => \axi_arlen_reg_n_0_[4]\,
      O => \ar_wrap_en__0_carry_i_2_n_0\
    );
\ar_wrap_en__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => p_0_in_0(3),
      I4 => \axi_arlen_reg_n_0_[2]\,
      I5 => p_0_in_0(2),
      O => \ar_wrap_en__0_carry_i_3_n_0\
    );
\ar_wrap_en__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => p_0_in_0(0),
      O => \ar_wrap_en__0_carry_i_4_n_0\
    );
\aw_wrap_en__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => aw_wrap_en,
      CO(2) => \aw_wrap_en__0_carry_n_1\,
      CO(1) => \aw_wrap_en__0_carry_n_2\,
      CO(0) => \aw_wrap_en__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_aw_wrap_en__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \aw_wrap_en__0_carry_i_1_n_0\,
      S(2) => \aw_wrap_en__0_carry_i_2_n_0\,
      S(1) => \aw_wrap_en__0_carry_i_3_n_0\,
      S(0) => \aw_wrap_en__0_carry_i_4_n_0\
    );
\aw_wrap_en__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[7]\,
      O => \aw_wrap_en__0_carry_i_1_n_0\
    );
\aw_wrap_en__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => \axi_awlen_reg_n_0_[5]\,
      I2 => \axi_awlen_reg_n_0_[4]\,
      O => \aw_wrap_en__0_carry_i_2_n_0\
    );
\aw_wrap_en__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => \axi_awlen_reg_n_0_[2]\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \aw_wrap_en__0_carry_i_3_n_0\
    );
\aw_wrap_en__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \aw_wrap_en__0_carry_i_4_n_0\
    );
axi_araddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_araddr3,
      CO(2) => axi_araddr3_carry_n_1,
      CO(1) => axi_araddr3_carry_n_2,
      CO(0) => axi_araddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_araddr3_carry_i_1_n_0,
      DI(2) => axi_araddr3_carry_i_2_n_0,
      DI(1) => axi_araddr3_carry_i_3_n_0,
      DI(0) => axi_araddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_araddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_araddr3_carry_i_5_n_0,
      S(2) => axi_araddr3_carry_i_6_n_0,
      S(1) => axi_araddr3_carry_i_7_n_0,
      S(0) => axi_araddr3_carry_i_8_n_0
    );
axi_araddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      I3 => \axi_arlen_reg_n_0_[7]\,
      O => axi_araddr3_carry_i_1_n_0
    );
axi_araddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => axi_arlen_cntr_reg(5),
      I3 => \axi_arlen_reg_n_0_[5]\,
      O => axi_araddr3_carry_i_2_n_0
    );
axi_araddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => axi_arlen_cntr_reg(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      O => axi_araddr3_carry_i_3_n_0
    );
axi_araddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => \axi_arlen_reg_n_0_[1]\,
      O => axi_araddr3_carry_i_4_n_0
    );
axi_araddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => \axi_arlen_reg_n_0_[7]\,
      I3 => axi_arlen_cntr_reg(7),
      O => axi_araddr3_carry_i_5_n_0
    );
axi_araddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => axi_arlen_cntr_reg(5),
      O => axi_araddr3_carry_i_6_n_0
    );
axi_araddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => axi_arlen_cntr_reg(3),
      O => axi_araddr3_carry_i_7_n_0
    );
axi_araddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => \axi_arlen_reg_n_0_[1]\,
      I3 => axi_arlen_cntr_reg(1),
      O => axi_araddr3_carry_i_8_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => \axi_araddr[2]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => p_0_in_0(0),
      I4 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060CFC0CFCF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => axi_arburst(0),
      I3 => \axi_arlen_reg_n_0_[0]\,
      I4 => ar_wrap_en,
      I5 => p_0_in_0(0),
      O => \axi_araddr[2]_i_2_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0CFCFC0"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => \axi_araddr[3]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(3),
      I4 => axi_arburst(0),
      I5 => \axi_araddr[3]_i_3_n_0\,
      O => \axi_araddr[3]_i_2_n_0\
    );
\axi_araddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"309FCF60"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => ar_wrap_en,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => \axi_araddr[3]_i_3_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => \axi_araddr[4]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => \axi_araddr[4]_i_3_n_0\,
      I4 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888303330333000"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => axi_arburst(0),
      I2 => \axi_araddr[4]_i_4_n_0\,
      I3 => ar_wrap_en,
      I4 => \axi_araddr[4]_i_5_n_0\,
      I5 => p_0_in_0(2),
      O => \axi_araddr[4]_i_2_n_0\
    );
\axi_araddr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      O => \axi_araddr[4]_i_3_n_0\
    );
\axi_araddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => p_0_in_0(2),
      I3 => \axi_arlen_reg_n_0_[2]\,
      I4 => p_0_in_0(1),
      I5 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[4]_i_4_n_0\
    );
\axi_araddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      O => \axi_araddr[4]_i_5_n_0\
    );
\axi_araddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_arlen[7]_i_1_n_0\,
      I1 => axi_arburst(0),
      I2 => axi_arburst(1),
      I3 => s00_axi_rready,
      I4 => \^axi_rvalid_reg_0\,
      I5 => axi_araddr3,
      O => \axi_araddr[5]_i_1_n_0\
    );
\axi_araddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => \axi_araddr[5]_i_3_n_0\,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_arvalid,
      I4 => axi_arv_arr_flag,
      O => \axi_araddr[5]_i_2_n_0\
    );
\axi_araddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4040"
    )
        port map (
      I0 => axi_arburst(0),
      I1 => \axi_araddr[5]_i_4_n_0\,
      I2 => ar_wrap_en,
      I3 => axi_arburst(1),
      I4 => \axi_araddr[5]_i_5_n_0\,
      O => \axi_araddr[5]_i_3_n_0\
    );
\axi_araddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \axi_araddr[5]_i_6_n_0\,
      I1 => \axi_araddr[5]_i_7_n_0\,
      I2 => p_0_in_0(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      I4 => p_0_in_0(2),
      I5 => \axi_arlen_reg_n_0_[2]\,
      O => \axi_araddr[5]_i_4_n_0\
    );
\axi_araddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(3),
      O => \axi_araddr[5]_i_5_n_0\
    );
\axi_araddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9909"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => p_0_in_0(1),
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => p_0_in_0(0),
      O => \axi_araddr[5]_i_6_n_0\
    );
\axi_araddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[5]_i_7_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[2]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[3]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[4]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[5]_i_2_n_0\,
      Q => p_0_in_0(3),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arburst(0),
      Q => axi_arburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arburst(1),
      Q => axi_arburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_arlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => axi_arv_arr_flag,
      O => \axi_arlen[7]_i_1_n_0\
    );
\axi_arlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      O => \axi_arlen_cntr[0]_i_1_n_0\
    );
\axi_arlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      O => p_0_in(1)
    );
\axi_arlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(2),
      O => p_0_in(2)
    );
\axi_arlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_arlen_cntr_reg(1),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(2),
      I3 => axi_arlen_cntr_reg(3),
      O => p_0_in(3)
    );
\axi_arlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(2),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(3),
      I4 => axi_arlen_cntr_reg(4),
      O => p_0_in(4)
    );
\axi_arlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(0),
      I3 => axi_arlen_cntr_reg(2),
      I4 => axi_arlen_cntr_reg(4),
      I5 => axi_arlen_cntr_reg(5),
      O => p_0_in(5)
    );
\axi_arlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      O => p_0_in(6)
    );
\axi_arlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_aresetn,
      O => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_rready,
      I1 => \^axi_rvalid_reg_0\,
      I2 => axi_araddr3,
      O => axi_araddr1
    );
\axi_arlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      O => p_0_in(7)
    );
\axi_arlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(5),
      I1 => axi_arlen_cntr_reg(3),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(0),
      I4 => axi_arlen_cntr_reg(2),
      I5 => axi_arlen_cntr_reg(4),
      O => \axi_arlen_cntr[7]_i_4_n_0\
    );
\axi_arlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \axi_arlen_cntr[0]_i_1_n_0\,
      Q => axi_arlen_cntr_reg(0),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(1),
      Q => axi_arlen_cntr_reg(1),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(2),
      Q => axi_arlen_cntr_reg(2),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(3),
      Q => axi_arlen_cntr_reg(3),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(4),
      Q => axi_arlen_cntr_reg(4),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(5),
      Q => axi_arlen_cntr_reg(5),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(6),
      Q => axi_arlen_cntr_reg(6),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => p_0_in(7),
      Q => axi_arlen_cntr_reg(7),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(0),
      Q => \axi_arlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(1),
      Q => \axi_arlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(2),
      Q => \axi_arlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(3),
      Q => \axi_arlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(4),
      Q => \axi_arlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(5),
      Q => \axi_arlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(6),
      Q => \axi_arlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(7),
      Q => \axi_arlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\axi_arready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => \axi_arready1__0\,
      O => \axi_arready_i_1__0_n_0\
    );
axi_arready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \axi_arready2__14\,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg_0\,
      O => \axi_arready1__0\
    );
axi_arready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      I1 => axi_arlen_cntr_reg(7),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => axi_arlen_cntr_reg(6),
      I4 => axi_arready_i_4_n_0,
      I5 => axi_arready_i_5_n_0,
      O => \axi_arready2__14\
    );
axi_arready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => \axi_arlen_reg_n_0_[3]\,
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => axi_arlen_cntr_reg(5),
      I4 => \axi_arlen_reg_n_0_[4]\,
      I5 => axi_arlen_cntr_reg(4),
      O => axi_arready_i_4_n_0
    );
axi_arready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => axi_arlen_cntr_reg(2),
      I4 => \axi_arlen_reg_n_0_[1]\,
      I5 => axi_arlen_cntr_reg(1),
      O => axi_arready_i_5_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_arready_i_1__0_n_0\,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_arv_arr_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FF10"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => \axi_arready1__0\,
      O => axi_arv_arr_flag_i_1_n_0
    );
axi_arv_arr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arv_arr_flag_i_1_n_0,
      Q => axi_arv_arr_flag,
      R => axi_awready_i_1_n_0
    );
axi_awaddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_awaddr3,
      CO(2) => axi_awaddr3_carry_n_1,
      CO(1) => axi_awaddr3_carry_n_2,
      CO(0) => axi_awaddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_awaddr3_carry_i_1_n_0,
      DI(2) => axi_awaddr3_carry_i_2_n_0,
      DI(1) => axi_awaddr3_carry_i_3_n_0,
      DI(0) => axi_awaddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_awaddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_awaddr3_carry_i_5_n_0,
      S(2) => axi_awaddr3_carry_i_6_n_0,
      S(1) => axi_awaddr3_carry_i_7_n_0,
      S(0) => axi_awaddr3_carry_i_8_n_0
    );
axi_awaddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      I3 => \axi_awlen_reg_n_0_[7]\,
      O => axi_awaddr3_carry_i_1_n_0
    );
axi_awaddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => axi_awlen_cntr_reg(5),
      I3 => \axi_awlen_reg_n_0_[5]\,
      O => axi_awaddr3_carry_i_2_n_0
    );
axi_awaddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => axi_awlen_cntr_reg(3),
      I3 => \axi_awlen_reg_n_0_[3]\,
      O => axi_awaddr3_carry_i_3_n_0
    );
axi_awaddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => \axi_awlen_reg_n_0_[1]\,
      O => axi_awaddr3_carry_i_4_n_0
    );
axi_awaddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => \axi_awlen_reg_n_0_[7]\,
      I3 => axi_awlen_cntr_reg(7),
      O => axi_awaddr3_carry_i_5_n_0
    );
axi_awaddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => \axi_awlen_reg_n_0_[5]\,
      I3 => axi_awlen_cntr_reg(5),
      O => axi_awaddr3_carry_i_6_n_0
    );
axi_awaddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => axi_awlen_cntr_reg(3),
      O => axi_awaddr3_carry_i_7_n_0
    );
axi_awaddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => \axi_awlen_reg_n_0_[1]\,
      I3 => axi_awlen_cntr_reg(1),
      O => axi_awaddr3_carry_i_8_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => \axi_awaddr[2]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => p_9_in,
      O => p_2_in(2)
    );
\axi_awaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060CFC0CFCF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => axi_awburst(0),
      I3 => \axi_awlen_reg_n_0_[0]\,
      I4 => aw_wrap_en,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[2]_i_2_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0CFCFC0"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => \axi_awaddr[3]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => p_9_in,
      O => p_2_in(3)
    );
\axi_awaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => axi_awburst(0),
      I5 => \axi_awaddr[3]_i_3_n_0\,
      O => \axi_awaddr[3]_i_2_n_0\
    );
\axi_awaddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"309FCF60"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => aw_wrap_en,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[3]_i_3_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => \axi_awaddr[4]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr[4]_i_3_n_0\,
      I4 => p_9_in,
      O => p_2_in(4)
    );
\axi_awaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888303330333000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => axi_awburst(0),
      I2 => \axi_awaddr[4]_i_4_n_0\,
      I3 => aw_wrap_en,
      I4 => \axi_awaddr[4]_i_5_n_0\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_2_n_0\
    );
\axi_awaddr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_3_n_0\
    );
\axi_awaddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awlen_reg_n_0_[0]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awlen_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[4]_i_4_n_0\
    );
\axi_awaddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[4]_i_5_n_0\
    );
\axi_awaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => axi_awburst(0),
      I2 => axi_awburst(1),
      I3 => \^axi_wready_reg_0\,
      I4 => s00_axi_wvalid,
      I5 => axi_awaddr3,
      O => \axi_awaddr[5]_i_1_n_0\
    );
\axi_awaddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCAC"
    )
        port map (
      I0 => s00_axi_awaddr(3),
      I1 => \axi_awaddr[5]_i_3_n_0\,
      I2 => s00_axi_awvalid,
      I3 => axi_awv_awr_flag,
      I4 => \^axi_awready_reg_0\,
      O => p_2_in(5)
    );
\axi_awaddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4040"
    )
        port map (
      I0 => axi_awburst(0),
      I1 => \axi_awaddr[5]_i_4_n_0\,
      I2 => aw_wrap_en,
      I3 => axi_awburst(1),
      I4 => \axi_awaddr[5]_i_5_n_0\,
      O => \axi_awaddr[5]_i_3_n_0\
    );
\axi_awaddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \axi_awaddr[5]_i_6_n_0\,
      I1 => \axi_awaddr[5]_i_7_n_0\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => \axi_awlen_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => \axi_awlen_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_4_n_0\
    );
\axi_awaddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => \axi_awaddr[5]_i_5_n_0\
    );
\axi_awaddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9909"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_6_n_0\
    );
\axi_awaddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[5]_i_7_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(2),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(3),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(4),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(5),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awburst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => axi_awv_awr_flag,
      I2 => \^axi_awready_reg_0\,
      O => p_9_in
    );
\axi_awburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(0),
      Q => axi_awburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_awburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(1),
      Q => axi_awburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_awlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      O => \axi_awlen_cntr[0]_i_1_n_0\
    );
\axi_awlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\axi_awlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\axi_awlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_awlen_cntr_reg(1),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(2),
      I3 => axi_awlen_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\axi_awlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(2),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(3),
      I4 => axi_awlen_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\axi_awlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(3),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(0),
      I3 => axi_awlen_cntr_reg(2),
      I4 => axi_awlen_cntr_reg(4),
      I5 => axi_awlen_cntr_reg(5),
      O => \p_0_in__0\(5)
    );
\axi_awlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      O => \p_0_in__0\(6)
    );
\axi_awlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_aresetn,
      O => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => axi_awaddr3,
      O => axi_awaddr1
    );
\axi_awlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      O => \p_0_in__0\(7)
    );
\axi_awlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(5),
      I1 => axi_awlen_cntr_reg(3),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(0),
      I4 => axi_awlen_cntr_reg(2),
      I5 => axi_awlen_cntr_reg(4),
      O => \axi_awlen_cntr[7]_i_4_n_0\
    );
\axi_awlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \axi_awlen_cntr[0]_i_1_n_0\,
      Q => axi_awlen_cntr_reg(0),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(1),
      Q => axi_awlen_cntr_reg(1),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(2),
      Q => axi_awlen_cntr_reg(2),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(3),
      Q => axi_awlen_cntr_reg(3),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(4),
      Q => axi_awlen_cntr_reg(4),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(5),
      Q => axi_awlen_cntr_reg(5),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(6),
      Q => axi_awlen_cntr_reg(6),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__0\(7),
      Q => axi_awlen_cntr_reg(7),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(0),
      Q => \axi_awlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(1),
      Q => \axi_awlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(2),
      Q => \axi_awlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(3),
      Q => \axi_awlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(4),
      Q => \axi_awlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(5),
      Q => \axi_awlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(6),
      Q => \axi_awlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(7),
      Q => \axi_awlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000400040004"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => \^axi_awready_reg_0\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg_0\,
      O => axi_awready_i_2_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_2_n_0,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_awv_awr_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F4F0F4F0F4"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => \^axi_awready_reg_0\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg_0\,
      O => axi_awv_awr_flag_i_1_n_0
    );
axi_awv_awr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awv_awr_flag_i_1_n_0,
      Q => axi_awv_awr_flag,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wlast,
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => axi_awv_awr_flag,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
axi_rlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => \^s00_axi_rlast\,
      I1 => s00_axi_rready,
      I2 => axi_rlast0,
      I3 => s00_axi_aresetn,
      I4 => \axi_arlen[7]_i_1_n_0\,
      I5 => axi_araddr1,
      O => axi_rlast_i_1_n_0
    );
axi_rlast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \axi_arready2__14\,
      I1 => \^s00_axi_rlast\,
      I2 => axi_arv_arr_flag,
      O => axi_rlast0
    );
axi_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rlast_i_1_n_0,
      Q => \^s00_axi_rlast\,
      R => '0'
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg_0\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => axi_awready_i_1_n_0
    );
\axi_wready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_wlast,
      I3 => \^axi_wready_reg_0\,
      O => \axi_wready_i_1__0_n_0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_wready_i_1__0_n_0\,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\s00_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(0)
    );
\s00_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(10)
    );
\s00_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(11)
    );
\s00_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(12)
    );
\s00_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(13)
    );
\s00_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(14)
    );
\s00_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(15)
    );
\s00_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(16)
    );
\s00_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(17)
    );
\s00_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(18)
    );
\s00_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(19)
    );
\s00_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(1)
    );
\s00_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(20)
    );
\s00_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(21)
    );
\s00_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(22)
    );
\s00_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(23)
    );
\s00_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(24)
    );
\s00_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(25)
    );
\s00_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(26)
    );
\s00_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(27)
    );
\s00_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(28)
    );
\s00_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(29)
    );
\s00_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(2)
    );
\s00_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(30)
    );
\s00_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(31)
    );
\s00_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(3)
    );
\s00_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(4)
    );
\s00_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(5)
    );
\s00_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(6)
    );
\s00_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(7)
    );
\s00_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(8)
    );
\s00_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_184 : in STD_LOGIC;
    start_implication_finder_reg_i_184_0 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule is
  signal assigned_vars0 : STD_LOGIC;
  signal clause_in_use : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_72_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_72_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_180_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_181_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_28\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \implication_variable_id[1]_i_28\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_181\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_97\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of start_implication_finder_i_260 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of start_implication_finder_i_337 : label is "soft_lutpair34";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => Q(2),
      I1 => clause_in_use_reg_1,
      I2 => clause_in_use_reg_2,
      I3 => Q(0),
      I4 => Q(1),
      I5 => clause_in_use,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity,
      I1 => variable_2_polarity,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => assigned_vars0,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_72_n_0\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => assigned_vars0,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[0]_i_72_n_0\
    );
\implication_variable_id[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_72_n_0\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => assigned_vars0,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[1]_i_72_n_0\
    );
\implication_variable_id[2]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_180_n_0\
    );
\implication_variable_id[2]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => assigned_vars0,
      I3 => clause_in_use,
      O => \implication_variable_id[2]_i_181_n_0\
    );
\implication_variable_id[2]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => assigned_vars0,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_180_n_0\,
      I4 => \implication_variable_id[2]_i_181_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => assigned_vars0,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => assigned_vars0,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => assigned_vars0,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_221: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_184,
      I2 => start_implication_finder_reg_i_184_0,
      O => S(0)
    );
start_implication_finder_i_260: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use,
      I1 => assigned_vars0,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity,
      I4 => \implication_variable_id[2]_i_180_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_337: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => assigned_vars0,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__89_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__89_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => Q(2),
      I1 => clause_in_use_reg_1,
      I2 => clause_in_use_reg_2,
      I3 => Q(0),
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__4_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => assigned_vars0,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__89_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__89_n_0\,
      Q => assigned_vars0,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity,
      R => '0'
    );
\variable_3_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__89_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__89_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__4_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ is
  port (
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_297 : in STD_LOGIC;
    start_implication_finder_reg_i_297_0 : in STD_LOGIC;
    start_implication_finder_reg_i_297_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_26\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \implication_variable_id[3]_i_26_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_38\ : in STD_LOGIC;
    \implication_variable_id[4]_i_38_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_9\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_178_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_179_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_96_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_150_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_192_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal start_implication_finder_i_336_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_179\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_95\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start_implication_finder_i_262 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of start_implication_finder_i_336 : label is "soft_lutpair57";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_7\(3),
      I2 => \FSM_sequential_state[0]_i_7\(1),
      I3 => \FSM_sequential_state[0]_i_7\(2),
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => Q(0),
      I1 => \^slv_reg0_reg[7]\,
      I2 => \^slv_reg0_reg[5]\,
      I3 => Q(1),
      I4 => Q(4),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(5),
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(6),
      O => \^slv_reg0_reg[7]\
    );
\clause_in_use_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \^slv_reg0_reg[5]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_178_n_0\
    );
\implication_variable_id[2]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_179_n_0\
    );
\implication_variable_id[2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_96_n_0\,
      I2 => \implication_variable_id[4]_i_38\,
      I3 => \FSM_sequential_state[0]_i_7\(0),
      I4 => \implication_variable_id[2]_i_9\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[2]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_178_n_0\,
      I4 => \implication_variable_id[2]_i_179_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_96_n_0\
    );
\implication_variable_id[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_150_n_0\
    );
\implication_variable_id[3]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_150_n_0\,
      I2 => \implication_variable_id[3]_i_26\,
      I3 => \FSM_sequential_state[0]_i_7\(0),
      I4 => \implication_variable_id[3]_i_26_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_192_n_0\
    );
\implication_variable_id[4]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_192_n_0\,
      I2 => \implication_variable_id[4]_i_38\,
      I3 => \FSM_sequential_state[0]_i_7\(0),
      I4 => \implication_variable_id[4]_i_38_0\,
      O => \clause_count_reg[0]_rep__0\
    );
start_implication_finder_i_262: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_178_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_336_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_297,
      I4 => start_implication_finder_reg_i_297_0,
      I5 => start_implication_finder_reg_i_297_1,
      O => DI(0)
    );
start_implication_finder_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_336_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_297,
      I4 => start_implication_finder_reg_i_297_0,
      I5 => start_implication_finder_reg_i_297_1,
      O => S(0)
    );
start_implication_finder_i_336: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_336_n_0
    );
\variable_1_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__88_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__88_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^slv_reg0_reg[7]\,
      I2 => \^slv_reg0_reg[5]\,
      I3 => Q(1),
      I4 => Q(4),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__89_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__88_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__88_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__88_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__88_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__89_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ is
  port (
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_89 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \implication_variable_id[0]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_176_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_177_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__87_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_177\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_93\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of start_implication_finder_i_261 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of start_implication_finder_i_335 : label is "soft_lutpair79";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(4),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => clause_in_use_reg_1,
      I3 => \state__0\(0),
      I4 => clause_in_use_reg_2,
      I5 => Q(5),
      O => \^slv_reg0_reg[3]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[0]_i_8_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[1]_i_8\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_176_n_0\
    );
\implication_variable_id[2]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_177_n_0\
    );
\implication_variable_id[2]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_176_n_0\,
      I4 => \implication_variable_id[2]_i_177_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_261: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_176_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_335: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_89(1),
      I2 => state_reg_i_89(0),
      O => S(0)
    );
\variable_1_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__87_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__87_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(4),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__87_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__87_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__87_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__87_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__87_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__87_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_280 : in STD_LOGIC;
    start_implication_finder_reg_i_280_0 : in STD_LOGIC;
    start_implication_finder_reg_i_280_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_24\ : in STD_LOGIC;
    \implication_variable_id[3]_i_24_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_36\ : in STD_LOGIC;
    \implication_variable_id[4]_i_36_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_35\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_reg_i_79_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_50_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_19_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg_i_2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__19_n_0\ : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_158_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_159_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_76_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_140_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_182_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_326_n_0 : STD_LOGIC;
  signal state_i_94_n_0 : STD_LOGIC;
  signal state_reg_i_19_n_0 : STD_LOGIC;
  signal state_reg_i_19_n_1 : STD_LOGIC;
  signal state_reg_i_19_n_2 : STD_LOGIC;
  signal state_reg_i_19_n_3 : STD_LOGIC;
  signal state_reg_i_2_n_2 : STD_LOGIC;
  signal state_reg_i_2_n_3 : STD_LOGIC;
  signal state_reg_i_3_n_0 : STD_LOGIC;
  signal state_reg_i_3_n_1 : STD_LOGIC;
  signal state_reg_i_3_n_2 : STD_LOGIC;
  signal state_reg_i_3_n_3 : STD_LOGIC;
  signal state_reg_i_50_n_0 : STD_LOGIC;
  signal state_reg_i_50_n_1 : STD_LOGIC;
  signal state_reg_i_50_n_2 : STD_LOGIC;
  signal state_reg_i_50_n_3 : STD_LOGIC;
  signal state_reg_i_79_n_0 : STD_LOGIC;
  signal state_reg_i_79_n_1 : STD_LOGIC;
  signal state_reg_i_79_n_2 : STD_LOGIC;
  signal state_reg_i_79_n_3 : STD_LOGIC;
  signal state_reg_i_7_n_0 : STD_LOGIC;
  signal state_reg_i_7_n_1 : STD_LOGIC;
  signal state_reg_i_7_n_2 : STD_LOGIC;
  signal state_reg_i_7_n_3 : STD_LOGIC;
  signal state_reg_i_84_n_0 : STD_LOGIC;
  signal state_reg_i_84_n_1 : STD_LOGIC;
  signal state_reg_i_84_n_2 : STD_LOGIC;
  signal state_reg_i_84_n_3 : STD_LOGIC;
  signal state_reg_i_89_n_0 : STD_LOGIC;
  signal state_reg_i_89_n_1 : STD_LOGIC;
  signal state_reg_i_89_n_2 : STD_LOGIC;
  signal state_reg_i_89_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_state_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_50_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_79_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_84_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_reg_i_89_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_159\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_75\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of start_implication_finder_i_252 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of start_implication_finder_i_326 : label is "soft_lutpair39";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \clause_in_use_i_2__19_n_0\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \variable_3_id_reg[0]_1\,
      I5 => Q(5),
      O => \clause_in_use_i_2__19_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_158_n_0\
    );
\implication_variable_id[2]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_159_n_0\
    );
\implication_variable_id[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_76_n_0\,
      I2 => \implication_variable_id[4]_i_36\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[2]_i_7\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[2]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_158_n_0\,
      I4 => \implication_variable_id[2]_i_159_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\implication_variable_id[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_76_n_0\
    );
\implication_variable_id[3]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_140_n_0\
    );
\implication_variable_id[3]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_23\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[3]_i_23_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_140_n_0\,
      I2 => \implication_variable_id[3]_i_24\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[3]_i_24_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_182_n_0\
    );
\implication_variable_id[4]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[4]_i_36\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[4]_i_35\,
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_182_n_0\,
      I2 => \implication_variable_id[4]_i_36\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[4]_i_36_0\,
      O => \clause_count_reg[0]_rep__0\
    );
start_implication_finder_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_158_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_326_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_280,
      I4 => start_implication_finder_reg_i_280_0,
      I5 => start_implication_finder_reg_i_280_1,
      O => DI(0)
    );
start_implication_finder_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_326_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_280,
      I4 => start_implication_finder_reg_i_280_0,
      I5 => start_implication_finder_reg_i_280_1,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
start_implication_finder_i_326: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_326_n_0
    );
state_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => state_i_94_n_0
    );
state_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_50_n_0,
      CO(3) => state_reg_i_19_n_0,
      CO(2) => state_reg_i_19_n_1,
      CO(1) => state_reg_i_19_n_2,
      CO(0) => state_reg_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_7_0(3 downto 0)
    );
state_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_3_n_0,
      CO(3) => NLW_state_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => CO(0),
      CO(1) => state_reg_i_2_n_2,
      CO(0) => state_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => state_reg(2 downto 0)
    );
state_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_7_n_0,
      CO(3) => state_reg_i_3_n_0,
      CO(2) => state_reg_i_3_n_1,
      CO(1) => state_reg_i_3_n_2,
      CO(0) => state_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_2_0(3 downto 0)
    );
state_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_79_n_0,
      CO(3) => state_reg_i_50_n_0,
      CO(2) => state_reg_i_50_n_1,
      CO(1) => state_reg_i_50_n_2,
      CO(0) => state_reg_i_50_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_50_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_19_0(3 downto 0)
    );
state_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_19_n_0,
      CO(3) => state_reg_i_7_n_0,
      CO(2) => state_reg_i_7_n_1,
      CO(1) => state_reg_i_7_n_2,
      CO(0) => state_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_3_0(3 downto 0)
    );
state_reg_i_79: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_84_n_0,
      CO(3) => state_reg_i_79_n_0,
      CO(2) => state_reg_i_79_n_1,
      CO(1) => state_reg_i_79_n_2,
      CO(0) => state_reg_i_79_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_79_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_50_0(3 downto 0)
    );
state_reg_i_84: unisim.vcomponents.CARRY4
     port map (
      CI => state_reg_i_89_n_0,
      CO(3) => state_reg_i_84_n_0,
      CO(2) => state_reg_i_84_n_1,
      CO(1) => state_reg_i_84_n_2,
      CO(0) => state_reg_i_84_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_84_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => state_reg_i_79_0(3 downto 0)
    );
state_reg_i_89: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_reg_i_89_n_0,
      CO(2) => state_reg_i_89_n_1,
      CO(1) => state_reg_i_89_n_2,
      CO(0) => state_reg_i_89_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_reg_i_89_O_UNCONNECTED(3 downto 0),
      S(3) => state_i_94_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__78_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__78_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \clause_in_use_i_2__19_n_0\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__88_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__78_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__78_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__78_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__78_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__88_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_150 : in STD_LOGIC;
    start_implication_finder_reg_i_150_0 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_156_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_157_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__63_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_157\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_73\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of start_implication_finder_i_231 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of start_implication_finder_i_325 : label is "soft_lutpair41";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => Q(1),
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[0]_i_7_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[1]_i_7_0\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_156_n_0\
    );
\implication_variable_id[2]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_157_n_0\
    );
\implication_variable_id[2]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_156_n_0\,
      I4 => \implication_variable_id[2]_i_157_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_188: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_150,
      I2 => start_implication_finder_reg_i_150_0,
      O => S(0)
    );
start_implication_finder_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_156_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_325: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__77_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__77_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => Q(1),
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__63_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__77_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__77_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__77_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__77_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__63_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_280 : in STD_LOGIC;
    start_implication_finder_reg_i_280_0 : in STD_LOGIC;
    start_implication_finder_reg_i_280_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_24\ : in STD_LOGIC;
    \implication_variable_id[4]_i_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[3]_i_24_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_36\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_35_0\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_154_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_155_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_72_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_138_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_180_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_324_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_155\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_71\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of start_implication_finder_i_232 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of start_implication_finder_i_324 : label is "soft_lutpair43";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_154_n_0\
    );
\implication_variable_id[2]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_155_n_0\
    );
\implication_variable_id[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_72_n_0\,
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[2]_i_7_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_154_n_0\,
      I4 => \implication_variable_id[2]_i_155_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_72_n_0\
    );
\implication_variable_id[3]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_138_n_0\
    );
\implication_variable_id[3]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_23\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[3]_i_23_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_138_n_0\,
      I2 => \implication_variable_id[3]_i_24\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[3]_i_24_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_180_n_0\
    );
\implication_variable_id[4]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[4]_i_35_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_180_n_0\,
      I2 => \implication_variable_id[3]_i_24\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[4]_i_36\,
      O => \clause_count_reg[0]_rep__1_0\
    );
start_implication_finder_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_154_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_324_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_280,
      I4 => start_implication_finder_reg_i_280_0,
      I5 => start_implication_finder_reg_i_280_1,
      O => DI(0)
    );
start_implication_finder_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_324_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_280,
      I4 => start_implication_finder_reg_i_280_0,
      I5 => start_implication_finder_reg_i_280_1,
      O => S(0)
    );
start_implication_finder_i_324: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_324_n_0
    );
\variable_1_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__76_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__76_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__3_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__76_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__76_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__76_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__76_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__3_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \output_status[2]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ is
  signal \FSM_sequential_state[0]_i_59_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_60_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_20\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_60\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of start_implication_finder_i_233 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of start_implication_finder_i_323 : label is "soft_lutpair45";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_59_n_0\,
      I4 => \FSM_sequential_state[0]_i_60_n_0\,
      O => \^is_unit\(0)
    );
\FSM_sequential_state[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_59_n_0\
    );
\FSM_sequential_state[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_60_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => Q(1),
      I4 => Q(2),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \output_status[2]_i_6\(1),
      I4 => \implication_variable_id[0]_i_7_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \output_status[2]_i_6\(1),
      I4 => \implication_variable_id[1]_i_7\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\output_status[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(2),
      I2 => \output_status[2]_i_6\(3),
      O => \variable_1_assignment_reg[1]_2\
    );
start_implication_finder_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_59_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(1),
      I2 => \output_status[2]_i_6\(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__75_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__75_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => Q(1),
      I4 => Q(2),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__85_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__75_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__75_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__75_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__75_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__85_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \FSM_sequential_state[0]_i_16\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_280_0 : in STD_LOGIC;
    start_implication_finder_reg_i_280_1 : in STD_LOGIC;
    start_implication_finder_reg_i_280_2 : in STD_LOGIC;
    \implication_variable_id[3]_i_24\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \implication_variable_id[3]_i_24_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_36\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_35\ : in STD_LOGIC;
    \output_status[2]_i_4\ : in STD_LOGIC;
    \output_status[2]_i_4_0\ : in STD_LOGIC;
    \output_status[2]_i_4_1\ : in STD_LOGIC;
    \output_status[2]_i_4_2\ : in STD_LOGIC;
    \output_status[2]_i_4_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_263 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_152_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_153_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_69_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_136_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_178_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_298_n_0 : STD_LOGIC;
  signal start_implication_finder_i_302_n_0 : STD_LOGIC;
  signal start_implication_finder_i_322_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_280_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_280_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_280_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_280_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_153\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_68\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of start_implication_finder_i_230 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of start_implication_finder_i_322 : label is "soft_lutpair47";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_280 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_6\(0),
      I2 => \FSM_sequential_state[0]_i_6\(3),
      I3 => \FSM_sequential_state[0]_i_6\(2),
      O => \^variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_152_n_0\
    );
\implication_variable_id[2]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_153_n_0\
    );
\implication_variable_id[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_69_n_0\,
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \FSM_sequential_state[0]_i_6\(1),
      I4 => \implication_variable_id[2]_i_7_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_152_n_0\,
      I4 => \implication_variable_id[2]_i_153_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_69_n_0\
    );
\implication_variable_id[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_136_n_0\
    );
\implication_variable_id[3]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_23\,
      I3 => \FSM_sequential_state[0]_i_6\(1),
      I4 => \implication_variable_id[3]_i_23_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_136_n_0\,
      I2 => \implication_variable_id[3]_i_24\,
      I3 => \FSM_sequential_state[0]_i_6\(1),
      I4 => \implication_variable_id[3]_i_24_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_178_n_0\
    );
\implication_variable_id[4]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[2]_i_7\,
      I3 => \FSM_sequential_state[0]_i_6\(1),
      I4 => \implication_variable_id[4]_i_35\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_178_n_0\,
      I2 => \implication_variable_id[3]_i_24\,
      I3 => \FSM_sequential_state[0]_i_6\(1),
      I4 => \implication_variable_id[4]_i_36\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\output_status[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \output_status[2]_i_4\,
      I2 => \output_status[2]_i_4_0\,
      I3 => \output_status[2]_i_4_1\,
      I4 => \output_status[2]_i_4_2\,
      I5 => \output_status[2]_i_4_3\,
      O => \FSM_sequential_state[0]_i_16\
    );
start_implication_finder_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_152_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_322_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_280_0,
      I4 => start_implication_finder_reg_i_280_1,
      I5 => start_implication_finder_reg_i_280_2,
      O => start_implication_finder_i_298_n_0
    );
start_implication_finder_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_322_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_280_0,
      I4 => start_implication_finder_reg_i_280_1,
      I5 => start_implication_finder_reg_i_280_2,
      O => start_implication_finder_i_302_n_0
    );
start_implication_finder_i_322: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_322_n_0
    );
start_implication_finder_reg_i_280: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_263(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_280_n_1,
      CO(1) => start_implication_finder_reg_i_280_n_2,
      CO(0) => start_implication_finder_reg_i_280_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_298_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_280_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_302_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__74_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__74_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__5_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__74_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__74_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__74_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__74_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__5_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ is
  port (
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7_0\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_150_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_151_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_151\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_66\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of start_implication_finder_i_229 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of start_implication_finder_i_313 : label is "soft_lutpair49";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \^slv_reg0_reg[3]\,
      I3 => Q(4),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[0]_i_7_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => \implication_variable_id[1]_i_7\(0),
      I4 => \implication_variable_id[1]_i_7_0\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_150_n_0\
    );
\implication_variable_id[2]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_151_n_0\
    );
\implication_variable_id[2]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_150_n_0\,
      I4 => \implication_variable_id[2]_i_151_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_150_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_313: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__73_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__73_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \^slv_reg0_reg[3]\,
      I3 => Q(4),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__80_n_0\
    );
\variable_1_id[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__73_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__73_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__73_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__73_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__80_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ is
  port (
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    state_reg_i_84 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_263 : in STD_LOGIC;
    start_implication_finder_reg_i_263_0 : in STD_LOGIC;
    start_implication_finder_reg_i_263_1 : in STD_LOGIC;
    \implication_variable_id[1]_i_46\ : in STD_LOGIC;
    \implication_variable_id[1]_i_46_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_46\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_32\ : in STD_LOGIC;
    start_implication_finder_reg_i_150 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__35_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_148_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_149_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_65_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_134_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_176_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal start_implication_finder_i_228_n_0 : STD_LOGIC;
  signal start_implication_finder_i_312_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_149\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_64\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of start_implication_finder_i_228 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of start_implication_finder_i_312 : label is "soft_lutpair51";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => \clause_in_use_i_2__35_n_0\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => \^slv_reg0_reg[3]\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \clause_in_use_i_2__35_n_0\
    );
\clause_in_use_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(1),
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      O => \^slv_reg0_reg[3]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_148_n_0\
    );
\implication_variable_id[2]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \implication_variable_id[2]_i_149_n_0\
    );
\implication_variable_id[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_65_n_0\,
      I2 => \implication_variable_id[2]_i_7\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[2]_i_7_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_148_n_0\,
      I4 => \implication_variable_id[2]_i_149_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_65_n_0\
    );
\implication_variable_id[3]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_134_n_0\
    );
\implication_variable_id[3]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_20\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[3]_i_20_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_134_n_0\,
      I2 => \implication_variable_id[1]_i_46\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[1]_i_46_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_176_n_0\
    );
\implication_variable_id[4]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[2]_i_7\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[4]_i_32\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_176_n_0\,
      I2 => \implication_variable_id[1]_i_46\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[2]_i_46\,
      O => \clause_count_reg[0]_rep__1_0\
    );
start_implication_finder_i_187: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_228_n_0,
      I1 => start_implication_finder_reg_i_263,
      I2 => start_implication_finder_reg_i_150,
      O => S(0)
    );
start_implication_finder_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_148_n_0\,
      O => start_implication_finder_i_228_n_0
    );
start_implication_finder_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_312_n_0,
      I2 => start_implication_finder_i_228_n_0,
      I3 => start_implication_finder_reg_i_263,
      I4 => start_implication_finder_reg_i_263_0,
      I5 => start_implication_finder_reg_i_263_1,
      O => DI(0)
    );
start_implication_finder_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_312_n_0,
      I2 => start_implication_finder_i_228_n_0,
      I3 => start_implication_finder_reg_i_263,
      I4 => start_implication_finder_reg_i_263_0,
      I5 => start_implication_finder_reg_i_263_1,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
start_implication_finder_i_312: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_312_n_0
    );
state_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_84(1),
      I2 => state_reg_i_84(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__72_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__72_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => \clause_in_use_i_2__35_n_0\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => \^slv_reg0_reg[3]\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__19_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__72_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__72_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__72_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__72_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__19_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_146_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_147_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_147\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_62\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of start_implication_finder_i_227 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of start_implication_finder_i_311 : label is "soft_lutpair53";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(3),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(1),
      I3 => clause_in_use_reg_1,
      I4 => \state__0\(0),
      I5 => clause_in_use_reg_2,
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[0]_i_6_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_146_n_0\
    );
\implication_variable_id[2]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_147_n_0\
    );
\implication_variable_id[2]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_146_n_0\,
      I4 => \implication_variable_id[2]_i_147_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_146_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_311: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__71_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__71_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(3),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__26_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__71_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__71_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__71_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__71_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__26_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_263 : in STD_LOGIC;
    start_implication_finder_reg_i_263_0 : in STD_LOGIC;
    start_implication_finder_reg_i_263_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_25\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \implication_variable_id[3]_i_25_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_37\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_32\ : in STD_LOGIC;
    start_implication_finder_reg_i_150 : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_1\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ is
  signal \FSM_sequential_state[0]_i_23_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_144_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_145_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_61_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_148_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_190_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_225_n_0 : STD_LOGIC;
  signal start_implication_finder_i_310_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_145\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_60\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of start_implication_finder_i_225 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of start_implication_finder_i_310 : label is "soft_lutpair55";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_7_0\(0),
      I2 => \FSM_sequential_state[0]_i_7_0\(4),
      I3 => \FSM_sequential_state[0]_i_7_0\(3),
      O => \FSM_sequential_state[0]_i_23_n_0\
    );
\FSM_sequential_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_23_n_0\,
      I1 => \FSM_sequential_state[0]_i_2\,
      I2 => \FSM_sequential_state[0]_i_7_0\(1),
      I3 => \FSM_sequential_state[0]_i_7_0\(2),
      I4 => \FSM_sequential_state[0]_i_2_0\,
      I5 => \FSM_sequential_state[0]_i_2_1\,
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_144_n_0\
    );
\implication_variable_id[2]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \implication_variable_id[2]_i_145_n_0\
    );
\implication_variable_id[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_61_n_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \FSM_sequential_state[0]_i_7_0\(0),
      I4 => \implication_variable_id[2]_i_6_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_144_n_0\,
      I4 => \implication_variable_id[2]_i_145_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_61_n_0\
    );
\implication_variable_id[3]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_148_n_0\
    );
\implication_variable_id[3]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_20\,
      I3 => \FSM_sequential_state[0]_i_7_0\(0),
      I4 => \implication_variable_id[3]_i_20_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_148_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => \FSM_sequential_state[0]_i_7_0\(0),
      I4 => \implication_variable_id[3]_i_25_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_190_n_0\
    );
\implication_variable_id[4]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \FSM_sequential_state[0]_i_7_0\(0),
      I4 => \implication_variable_id[4]_i_32\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_190_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => \FSM_sequential_state[0]_i_7_0\(0),
      I4 => \implication_variable_id[4]_i_37\,
      O => \clause_count_reg[0]_rep__1_0\
    );
start_implication_finder_i_186: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_225_n_0,
      I1 => start_implication_finder_reg_i_150,
      I2 => start_implication_finder_reg_i_263,
      O => S(0)
    );
start_implication_finder_i_225: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_144_n_0\,
      O => start_implication_finder_i_225_n_0
    );
start_implication_finder_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_310_n_0,
      I2 => start_implication_finder_i_225_n_0,
      I3 => start_implication_finder_reg_i_263,
      I4 => start_implication_finder_reg_i_263_0,
      I5 => start_implication_finder_reg_i_263_1,
      O => DI(0)
    );
start_implication_finder_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_310_n_0,
      I2 => start_implication_finder_i_225_n_0,
      I3 => start_implication_finder_reg_i_263,
      I4 => start_implication_finder_reg_i_263_0,
      I5 => start_implication_finder_reg_i_263_1,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
start_implication_finder_i_310: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_310_n_0
    );
\variable_1_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__70_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__70_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__84_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__70_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__70_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__70_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__70_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__84_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ is
  port (
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_84 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_142_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_143_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__62_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_143\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_58\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of start_implication_finder_i_226 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of start_implication_finder_i_309 : label is "soft_lutpair59";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^slv_reg0_reg[8]\,
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      O => \^slv_reg0_reg[8]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[0]_i_6_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => state_reg_i_84(1),
      I4 => \implication_variable_id[1]_i_6\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_142_n_0\
    );
\implication_variable_id[2]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_143_n_0\
    );
\implication_variable_id[2]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_142_n_0\,
      I4 => \implication_variable_id[2]_i_143_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_142_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_309: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_84(1),
      I2 => state_reg_i_84(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__69_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__69_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^slv_reg0_reg[8]\,
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__62_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__69_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__69_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__69_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__69_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__62_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ is
  port (
    \FSM_sequential_state_reg[0]_rep\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_297 : in STD_LOGIC;
    start_implication_finder_reg_i_297_0 : in STD_LOGIC;
    start_implication_finder_reg_i_297_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_27\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \implication_variable_id[3]_i_27_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    \implication_variable_id[3]_i_59\ : in STD_LOGIC;
    \implication_variable_id[3]_i_59_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_85\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    clause_in_use_reg_4 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ is
  signal \^fsm_sequential_state_reg[0]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_174_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_175_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_92_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_158_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_200_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_334_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_175\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_91\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of start_implication_finder_i_259 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of start_implication_finder_i_334 : label is "soft_lutpair101";
begin
  \FSM_sequential_state_reg[0]_rep\ <= \^fsm_sequential_state_reg[0]_rep\;
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_4\(1),
      I2 => \FSM_sequential_state[0]_i_4\(2),
      I3 => \FSM_sequential_state[0]_i_4\(3),
      O => \variable_1_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => Q(3),
      I1 => clause_in_use_reg_1,
      I2 => \^fsm_sequential_state_reg[0]_rep\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_4
    );
\implication_assignment[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_174_n_0\
    );
\implication_variable_id[2]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_175_n_0\
    );
\implication_variable_id[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_92_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \FSM_sequential_state[0]_i_4\(0),
      I4 => \implication_variable_id[2]_i_8\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[2]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_174_n_0\,
      I4 => \implication_variable_id[2]_i_175_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_92_n_0\
    );
\implication_variable_id[3]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_59\,
      I3 => \FSM_sequential_state[0]_i_4\(0),
      I4 => \implication_variable_id[3]_i_59_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_158_n_0\
    );
\implication_variable_id[3]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_158_n_0\,
      I2 => \implication_variable_id[3]_i_27\,
      I3 => \FSM_sequential_state[0]_i_4\(0),
      I4 => \implication_variable_id[3]_i_27_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_200_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \FSM_sequential_state[0]_i_4\(0),
      I4 => \implication_variable_id[4]_i_39_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \FSM_sequential_state[0]_i_4\(0),
      I4 => \implication_variable_id[4]_i_85\,
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_200_n_0\
    );
start_implication_finder_i_259: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_174_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_334_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_297,
      I4 => start_implication_finder_reg_i_297_0,
      I5 => start_implication_finder_reg_i_297_1,
      O => DI(0)
    );
start_implication_finder_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_334_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_297,
      I4 => start_implication_finder_reg_i_297_0,
      I5 => start_implication_finder_reg_i_297_1,
      O => S(0)
    );
start_implication_finder_i_334: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_334_n_0
    );
\variable_1_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__86_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__86_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(3),
      I1 => clause_in_use_reg_1,
      I2 => \^fsm_sequential_state_reg[0]_rep\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__15_n_0\
    );
\variable_1_id[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => clause_in_use_reg_2,
      I1 => \state__0\(0),
      I2 => clause_in_use_reg_3,
      I3 => Q(2),
      I4 => Q(4),
      O => \^fsm_sequential_state_reg[0]_rep\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__86_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__86_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__86_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__86_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__15_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ is
  port (
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_263 : in STD_LOGIC;
    start_implication_finder_reg_i_263_0 : in STD_LOGIC;
    start_implication_finder_reg_i_263_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_25\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[3]_i_25_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_37\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_32\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_140_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_141_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_57_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_146_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_188_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal start_implication_finder_i_308_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_141\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_56\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of start_implication_finder_i_223 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of start_implication_finder_i_308 : label is "soft_lutpair61";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(2),
      I4 => Q(4),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(3),
      I3 => clause_in_use_reg_1,
      I4 => \state__0\(0),
      I5 => clause_in_use_reg_2,
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_140_n_0\
    );
\implication_variable_id[2]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_141_n_0\
    );
\implication_variable_id[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_57_n_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[2]_i_6_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_140_n_0\,
      I4 => \implication_variable_id[2]_i_141_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\implication_variable_id[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_57_n_0\
    );
\implication_variable_id[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_146_n_0\
    );
\implication_variable_id[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_20\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[3]_i_20_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_146_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[3]_i_25_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_188_n_0\
    );
\implication_variable_id[4]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[4]_i_32\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_188_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[4]_i_37\,
      O => \clause_count_reg[0]_rep__1_0\
    );
start_implication_finder_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_140_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_308_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_263,
      I4 => start_implication_finder_reg_i_263_0,
      I5 => start_implication_finder_reg_i_263_1,
      O => DI(0)
    );
start_implication_finder_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_308_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_263,
      I4 => start_implication_finder_reg_i_263_0,
      I5 => start_implication_finder_reg_i_263_1,
      O => S(0)
    );
start_implication_finder_i_308: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_308_n_0
    );
\variable_1_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__68_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__68_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(2),
      I4 => Q(4),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__60_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__68_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__68_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__68_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__68_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__60_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_84 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_138_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_139_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_139\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_54\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of start_implication_finder_i_224 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of start_implication_finder_i_307 : label is "soft_lutpair63";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(1),
      I3 => clause_in_use_reg_1,
      I4 => \state__0\(0),
      I5 => clause_in_use_reg_2,
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => state_reg_i_84(0),
      I4 => \implication_variable_id[0]_i_6_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => state_reg_i_84(0),
      I4 => \implication_variable_id[1]_i_6\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_138_n_0\
    );
\implication_variable_id[2]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_139_n_0\
    );
\implication_variable_id[2]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_138_n_0\,
      I4 => \implication_variable_id[2]_i_139_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_138_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_307: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_84(1),
      I2 => state_reg_i_84(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__67_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__67_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__29_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__67_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__67_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__67_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__67_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__29_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_263_0 : in STD_LOGIC;
    start_implication_finder_reg_i_263_1 : in STD_LOGIC;
    start_implication_finder_reg_i_263_2 : in STD_LOGIC;
    \implication_variable_id[3]_i_25\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \implication_variable_id[3]_i_25_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_37\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20\ : in STD_LOGIC;
    \implication_variable_id[3]_i_20_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_32\ : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    start_implication_finder_reg_i_150 : in STD_LOGIC;
    start_implication_finder_reg_i_234 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_implication_finder_reg_i_234_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_136_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_137_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_53_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_144_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_186_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal start_implication_finder_i_222_n_0 : STD_LOGIC;
  signal start_implication_finder_i_281_n_0 : STD_LOGIC;
  signal start_implication_finder_i_285_n_0 : STD_LOGIC;
  signal start_implication_finder_i_306_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_263_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_263_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_263_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__79_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_263_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_137\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_52\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of start_implication_finder_i_222 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of start_implication_finder_i_306 : label is "soft_lutpair65";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_263 : label is 11;
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => is_unit(0),
      I2 => is_unit(1),
      I3 => is_unit(2),
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(5),
      I3 => clause_in_use_reg_0,
      I4 => \state__0\(0),
      I5 => clause_in_use_reg_1,
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_136_n_0\
    );
\implication_variable_id[2]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \implication_variable_id[2]_i_137_n_0\
    );
\implication_variable_id[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_53_n_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[2]_i_6_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_136_n_0\,
      I4 => \implication_variable_id[2]_i_137_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\implication_variable_id[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_53_n_0\
    );
\implication_variable_id[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_144_n_0\
    );
\implication_variable_id[3]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_20\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[3]_i_20_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_144_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[3]_i_25_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_186_n_0\
    );
\implication_variable_id[4]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[4]_i_32\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_186_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[4]_i_37\,
      O => \clause_count_reg[0]_rep__1_0\
    );
start_implication_finder_i_185: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_222_n_0,
      I1 => start_implication_finder_reg_i_150,
      I2 => start_implication_finder_reg_i_263_0,
      O => S(0)
    );
start_implication_finder_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_136_n_0\,
      O => start_implication_finder_i_222_n_0
    );
start_implication_finder_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_306_n_0,
      I2 => start_implication_finder_i_222_n_0,
      I3 => start_implication_finder_reg_i_263_0,
      I4 => start_implication_finder_reg_i_263_1,
      I5 => start_implication_finder_reg_i_263_2,
      O => start_implication_finder_i_281_n_0
    );
start_implication_finder_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_306_n_0,
      I2 => start_implication_finder_i_222_n_0,
      I3 => start_implication_finder_reg_i_263_0,
      I4 => start_implication_finder_reg_i_263_1,
      I5 => start_implication_finder_reg_i_263_2,
      O => start_implication_finder_i_285_n_0
    );
start_implication_finder_i_306: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_306_n_0
    );
start_implication_finder_reg_i_263: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_234(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_263_n_1,
      CO(1) => start_implication_finder_reg_i_263_n_2,
      CO(0) => start_implication_finder_reg_i_263_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_281_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_263_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_285_n_0,
      S(2 downto 0) => start_implication_finder_reg_i_234_0(2 downto 0)
    );
\variable_1_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__66_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__66_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__79_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__66_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__66_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__66_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__66_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__79_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_6_0\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_134_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_135_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_id[4]_i_1__74_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_135\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_50\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of start_implication_finder_i_199 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of start_implication_finder_i_296 : label is "soft_lutpair67";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(5),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(6),
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[0]_i_6_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_6\,
      I3 => \implication_variable_id[1]_i_6\(0),
      I4 => \implication_variable_id[1]_i_6_0\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_134_n_0\
    );
\implication_variable_id[2]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_135_n_0\
    );
\implication_variable_id[2]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_134_n_0\,
      I4 => \implication_variable_id[2]_i_135_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
\implication_variable_id[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_134_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_296: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__65_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__65_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(5),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__74_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__65_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__65_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__65_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__65_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__74_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_234 : in STD_LOGIC;
    start_implication_finder_reg_i_234_0 : in STD_LOGIC;
    start_implication_finder_reg_i_234_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_25\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[3]_i_25_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_37\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_116 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_132_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_133_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_49_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_130_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_142_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_172_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_184_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_198_n_0 : STD_LOGIC;
  signal start_implication_finder_i_295_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_133\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_48\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of start_implication_finder_i_198 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of start_implication_finder_i_295 : label is "soft_lutpair69";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_132_n_0\
    );
\implication_variable_id[2]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \implication_variable_id[2]_i_133_n_0\
    );
\implication_variable_id[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_49_n_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[2]_i_6_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[2]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_132_n_0\,
      I4 => \implication_variable_id[2]_i_133_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_49_n_0\
    );
\implication_variable_id[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_130_n_0\
    );
\implication_variable_id[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_142_n_0\
    );
\implication_variable_id[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_130_n_0\,
      I2 => \implication_variable_id[3]_i_21\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[3]_i_21_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_142_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[3]_i_25_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_172_n_0\
    );
\implication_variable_id[4]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_184_n_0\
    );
\implication_variable_id[4]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_172_n_0\,
      I2 => \implication_variable_id[2]_i_6\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[4]_i_33_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_184_n_0\,
      I2 => \implication_variable_id[3]_i_25\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[4]_i_37\,
      O => \clause_count_reg[0]_rep__1_0\
    );
start_implication_finder_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_198_n_0,
      I1 => start_implication_finder_reg_i_234,
      I2 => start_implication_finder_reg_i_116,
      O => S(0)
    );
start_implication_finder_i_198: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_132_n_0\,
      O => start_implication_finder_i_198_n_0
    );
start_implication_finder_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_295_n_0,
      I2 => start_implication_finder_i_198_n_0,
      I3 => start_implication_finder_reg_i_234,
      I4 => start_implication_finder_reg_i_234_0,
      I5 => start_implication_finder_reg_i_234_1,
      O => DI(0)
    );
start_implication_finder_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_295_n_0,
      I2 => start_implication_finder_i_198_n_0,
      I3 => start_implication_finder_reg_i_234,
      I4 => start_implication_finder_reg_i_234_0,
      I5 => start_implication_finder_reg_i_234_1,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
start_implication_finder_i_295: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_295_n_0
    );
\variable_1_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__64_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__64_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__16_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__64_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__64_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__64_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__64_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__16_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state[0]_i_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_234 : in STD_LOGIC;
    start_implication_finder_reg_i_234_0 : in STD_LOGIC;
    start_implication_finder_reg_i_234_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ is
  signal \FSM_sequential_state[0]_i_153_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_154_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_293_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_154\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_66\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of start_implication_finder_i_200 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of start_implication_finder_i_293 : label is "soft_lutpair71";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_153_n_0\
    );
\FSM_sequential_state[0]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_154_n_0\
    );
\FSM_sequential_state[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_7\(1),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_153_n_0\,
      I4 => \FSM_sequential_state[0]_i_154_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_153_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_293_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_234,
      I4 => start_implication_finder_reg_i_234_0,
      I5 => start_implication_finder_reg_i_234_1,
      O => DI(0)
    );
start_implication_finder_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_293_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_234,
      I4 => start_implication_finder_reg_i_234_0,
      I5 => start_implication_finder_reg_i_234_1,
      O => S(0)
    );
start_implication_finder_i_293: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_293_n_0
    );
state_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_7\(1),
      I2 => \FSM_sequential_state[0]_i_7\(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__63_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__63_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__25_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__63_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__63_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__63_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__63_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__25_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_47\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_47_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_47\ : in STD_LOGIC;
    \implication_variable_id[1]_i_47_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_47\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_116 : in STD_LOGIC;
    start_implication_finder_reg_i_116_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ is
  signal \FSM_sequential_state[0]_i_157_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_158_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_169_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_169_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_245_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_128_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_170_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__78_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_158\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_72\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of start_implication_finder_i_195 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of start_implication_finder_i_294 : label is "soft_lutpair73";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_assignment_reg[0]_1\ <= \^variable_2_assignment_reg[0]_1\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_157_n_0\
    );
\FSM_sequential_state[0]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_1\,
      O => \FSM_sequential_state[0]_i_158_n_0\
    );
\FSM_sequential_state[0]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_157_n_0\,
      I4 => \FSM_sequential_state[0]_i_158_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_169_n_0\,
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[0]_i_47_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_169_n_0\
    );
\implication_variable_id[1]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_169_n_0\,
      I2 => \implication_variable_id[1]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[1]_i_47_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_169_n_0\
    );
\implication_variable_id[2]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_245_n_0\,
      I2 => \implication_variable_id[1]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[2]_i_47\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_245_n_0\
    );
\implication_variable_id[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_128_n_0\
    );
\implication_variable_id[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_128_n_0\,
      I2 => \implication_variable_id[3]_i_21\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[3]_i_21_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[4]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_170_n_0\
    );
\implication_variable_id[4]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_170_n_0\,
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[4]_i_33_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => start_implication_finder_reg_i_116,
      I2 => start_implication_finder_reg_i_116_0,
      O => S(0)
    );
start_implication_finder_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_1\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_157_n_0\,
      O => \^variable_2_assignment_reg[0]_0\
    );
start_implication_finder_i_294: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__62_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__62_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__78_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__62_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_2\,
      Q => \^variable_2_assignment_reg[0]_1\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__62_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__62_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__62_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__78_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ is
  port (
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    start_implication_finder_i_43 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_234 : in STD_LOGIC;
    start_implication_finder_reg_i_234_0 : in STD_LOGIC;
    start_implication_finder_reg_i_234_1 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    start_implication_finder_i_4 : in STD_LOGIC;
    start_implication_finder_i_4_0 : in STD_LOGIC;
    start_implication_finder_i_4_1 : in STD_LOGIC;
    start_implication_finder_i_16_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal start_implication_finder_i_291_n_0 : STD_LOGIC;
  signal start_implication_finder_i_40_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_116\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_118\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of start_implication_finder_i_196 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of start_implication_finder_i_78 : label is "soft_lutpair75";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \^variable_2_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^slv_reg0_reg[5]\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(2),
      I4 => Q(4),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => \state__0\(0),
      I5 => clause_in_use_reg_2,
      O => \^slv_reg0_reg[5]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => start_implication_finder_i_40_n_0,
      I1 => start_implication_finder_i_4,
      I2 => start_implication_finder_i_4_0,
      I3 => start_implication_finder_i_4_1,
      O => start_implication_finder_i_43
    );
start_implication_finder_i_196: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \^variable_1_polarity_reg_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_291_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_234,
      I4 => start_implication_finder_reg_i_234_0,
      I5 => start_implication_finder_reg_i_234_1,
      O => DI(0)
    );
start_implication_finder_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_291_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_234,
      I4 => start_implication_finder_reg_i_234_0,
      I5 => start_implication_finder_reg_i_234_1,
      O => S(0)
    );
start_implication_finder_i_291: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_291_n_0
    );
start_implication_finder_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_16_0(0),
      I2 => start_implication_finder_i_16_0(2),
      I3 => start_implication_finder_i_16_0(1),
      O => start_implication_finder_i_40_n_0
    );
start_implication_finder_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_polarity_reg_0\,
      I4 => \^variable_2_polarity_reg_0\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__61_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__61_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[5]\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(2),
      I4 => Q(4),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__54_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => variable_1_polarity_reg_1,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__61_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__61_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__61_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__61_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__54_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_47\ : in STD_LOGIC;
    \implication_variable_id[0]_i_47_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_47\ : in STD_LOGIC;
    \implication_variable_id[1]_i_47_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_47\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_15\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_15_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_15_1\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ is
  signal \FSM_sequential_state[0]_i_113_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_114_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_115_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_167_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_167_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_243_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_126_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_168_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_113\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_115\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of start_implication_finder_i_197 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of start_implication_finder_i_79 : label is "soft_lutpair77";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_113_n_0\
    );
\FSM_sequential_state[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_114_n_0\
    );
\FSM_sequential_state[0]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      O => \FSM_sequential_state[0]_i_115_n_0\
    );
\FSM_sequential_state[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_113_n_0\,
      I1 => \FSM_sequential_state[0]_i_114_n_0\,
      I2 => \FSM_sequential_state[0]_i_115_n_0\,
      I3 => \FSM_sequential_state[0]_i_15\,
      I4 => \FSM_sequential_state[0]_i_15_0\,
      I5 => \FSM_sequential_state[0]_i_15_1\,
      O => variable_2_polarity_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(1),
      I2 => clause_in_use_reg_1,
      I3 => Q(3),
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[0]_i_167_n_0\,
      I2 => \implication_variable_id[0]_i_47\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[0]_i_47_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_167_n_0\
    );
\implication_variable_id[1]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[1]_i_167_n_0\,
      I2 => \implication_variable_id[1]_i_47\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[1]_i_47_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_167_n_0\
    );
\implication_variable_id[2]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_243_n_0\,
      I2 => \implication_variable_id[1]_i_47\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[2]_i_47\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_243_n_0\
    );
\implication_variable_id[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_126_n_0\
    );
\implication_variable_id[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_126_n_0\,
      I2 => \implication_variable_id[3]_i_21\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[3]_i_21_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[4]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_168_n_0\
    );
\implication_variable_id[4]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_168_n_0\,
      I2 => \implication_variable_id[0]_i_47\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[4]_i_33\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_197: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_114_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_292: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_114_n_0\,
      I4 => \FSM_sequential_state[0]_i_113_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
state_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__60_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__60_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(1),
      I2 => clause_in_use_reg_1,
      I3 => Q(3),
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__18_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__60_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__60_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__60_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__60_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__18_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_116 : in STD_LOGIC;
    start_implication_finder_reg_i_116_0 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ is
  signal \FSM_sequential_state[0]_i_155_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_156_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_156\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_71\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of start_implication_finder_i_192 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of start_implication_finder_i_290 : label is "soft_lutpair81";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_155_n_0\
    );
\FSM_sequential_state[0]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_156_n_0\
    );
\FSM_sequential_state[0]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_155_n_0\,
      I4 => \FSM_sequential_state[0]_i_156_n_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_152: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_116,
      I2 => start_implication_finder_reg_i_116_0,
      O => S(0)
    );
start_implication_finder_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_155_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_290: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__59_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__59_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__24_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__59_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__59_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__59_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__59_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__24_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \output_status[2]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \implication_variable_id[0]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_172_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_173_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_173\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_89\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of start_implication_finder_i_258 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of start_implication_finder_i_333 : label is "soft_lutpair123";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(0),
      I2 => \output_status[2]_i_6\(2),
      I3 => \output_status[2]_i_6\(3),
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => Q(2),
      I1 => clause_in_use_reg_1,
      I2 => Q(0),
      I3 => Q(3),
      I4 => \^slv_reg0_reg[6]\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => \output_status[2]_i_6\(1),
      I4 => \implication_variable_id[0]_i_8_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => \output_status[2]_i_6\(1),
      I4 => \implication_variable_id[1]_i_8\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_172_n_0\
    );
\implication_variable_id[2]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_173_n_0\
    );
\implication_variable_id[2]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_172_n_0\,
      I4 => \implication_variable_id[2]_i_173_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_258: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_172_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_333: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__85_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__85_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(2),
      I1 => clause_in_use_reg_1,
      I2 => Q(0),
      I3 => Q(3),
      I4 => \^slv_reg0_reg[6]\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__83_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__85_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__85_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__85_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__85_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__83_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_234_0 : in STD_LOGIC;
    start_implication_finder_reg_i_234_1 : in STD_LOGIC;
    start_implication_finder_reg_i_234_2 : in STD_LOGIC;
    \implication_variable_id[0]_i_47\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_47_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_47\ : in STD_LOGIC;
    \implication_variable_id[1]_i_47_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_47\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21\ : in STD_LOGIC;
    \implication_variable_id[3]_i_21_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_33_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_201 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ is
  signal \FSM_sequential_state[0]_i_159_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_160_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_165_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_165_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_241_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_124_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_166_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_264_n_0 : STD_LOGIC;
  signal start_implication_finder_i_268_n_0 : STD_LOGIC;
  signal start_implication_finder_i_289_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_234_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_234_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_234_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_234_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_160\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_73\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of start_implication_finder_i_194 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of start_implication_finder_i_289 : label is "soft_lutpair83";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_234 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_159_n_0\
    );
\FSM_sequential_state[0]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_160_n_0\
    );
\FSM_sequential_state[0]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_159_n_0\,
      I4 => \FSM_sequential_state[0]_i_160_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => Q(1),
      I4 => Q(2),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_165_n_0\,
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[0]_i_47_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_165_n_0\
    );
\implication_variable_id[1]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_165_n_0\,
      I2 => \implication_variable_id[1]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[1]_i_47_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[1]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_165_n_0\
    );
\implication_variable_id[2]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_241_n_0\,
      I2 => \implication_variable_id[1]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[2]_i_47\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[2]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_241_n_0\
    );
\implication_variable_id[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_124_n_0\
    );
\implication_variable_id[3]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_124_n_0\,
      I2 => \implication_variable_id[3]_i_21\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[3]_i_21_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[4]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_166_n_0\
    );
\implication_variable_id[4]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_166_n_0\,
      I2 => \implication_variable_id[0]_i_47\,
      I3 => \implication_variable_id[4]_i_33\(0),
      I4 => \implication_variable_id[4]_i_33_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_194: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_159_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_289_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_234_0,
      I4 => start_implication_finder_reg_i_234_1,
      I5 => start_implication_finder_reg_i_234_2,
      O => start_implication_finder_i_264_n_0
    );
start_implication_finder_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_289_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_234_0,
      I4 => start_implication_finder_reg_i_234_1,
      I5 => start_implication_finder_reg_i_234_2,
      O => start_implication_finder_i_268_n_0
    );
start_implication_finder_i_289: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_289_n_0
    );
start_implication_finder_reg_i_234: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_201(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_234_n_1,
      CO(1) => start_implication_finder_reg_i_234_n_2,
      CO(0) => start_implication_finder_reg_i_234_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_264_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_234_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_268_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__58_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__58_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => Q(1),
      I4 => Q(2),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__86_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__58_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__58_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__58_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__58_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__86_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ is
  signal \FSM_sequential_state[0]_i_147_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_148_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__22_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_148\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_63\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of start_implication_finder_i_193 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of start_implication_finder_i_279 : label is "soft_lutpair85";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_147_n_0\
    );
\FSM_sequential_state[0]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_148_n_0\
    );
\FSM_sequential_state[0]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_147_n_0\,
      I4 => \FSM_sequential_state[0]_i_148_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \clause_in_use_i_2__22_n_0\,
      I3 => Q(5),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(6),
      O => \clause_in_use_i_2__22_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_193: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_147_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__57_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__57_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \clause_in_use_i_2__22_n_0\,
      I3 => Q(5),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__52_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__57_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__57_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__57_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__57_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__52_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_201 : in STD_LOGIC;
    start_implication_finder_reg_i_201_0 : in STD_LOGIC;
    start_implication_finder_reg_i_201_1 : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_19\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_39\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_39\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_39\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_19_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_31_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_31_1\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ is
  signal \FSM_sequential_state[0]_i_167_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_168_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_145_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_145_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_221_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_120_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_162_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_278_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_168\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_77\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of start_implication_finder_i_191 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of start_implication_finder_i_278 : label is "soft_lutpair87";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_167_n_0\
    );
\FSM_sequential_state[0]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_168_n_0\
    );
\FSM_sequential_state[0]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_167_n_0\,
      I4 => \FSM_sequential_state[0]_i_168_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_145_n_0\
    );
\implication_variable_id[0]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_145_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \implication_variable_id_reg[4]_i_31\(0),
      I4 => \implication_variable_id_reg[0]_i_39\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_145_n_0\
    );
\implication_variable_id[1]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_145_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \implication_variable_id_reg[4]_i_31\(0),
      I4 => \implication_variable_id_reg[1]_i_39\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_221_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \implication_variable_id_reg[4]_i_31\(0),
      I4 => \implication_variable_id_reg[2]_i_39\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_221_n_0\
    );
\implication_variable_id[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_120_n_0\
    );
\implication_variable_id[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_120_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \implication_variable_id_reg[4]_i_31\(0),
      I4 => \implication_variable_id_reg[3]_i_19_0\,
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_162_n_0\
    );
\implication_variable_id[4]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_162_n_0\,
      I2 => \implication_variable_id_reg[4]_i_31_0\,
      I3 => \implication_variable_id_reg[4]_i_31\(0),
      I4 => \implication_variable_id_reg[4]_i_31_1\,
      O => \clause_count_reg[0]_rep__0\
    );
start_implication_finder_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_167_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_278_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_201,
      I4 => start_implication_finder_reg_i_201_0,
      I5 => start_implication_finder_reg_i_201_1,
      O => DI(0)
    );
start_implication_finder_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_278_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_201,
      I4 => start_implication_finder_reg_i_201_0,
      I5 => start_implication_finder_reg_i_201_1,
      O => S(0)
    );
start_implication_finder_i_278: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_278_n_0
    );
\variable_1_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__56_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__56_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__14_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__56_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__56_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__56_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__56_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__14_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ is
  signal \FSM_sequential_state[0]_i_89_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_90_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_36\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_90\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of start_implication_finder_i_190 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of start_implication_finder_i_277 : label is "soft_lutpair89";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_89_n_0\,
      I4 => \FSM_sequential_state[0]_i_90_n_0\,
      O => is_unit(0)
    );
\FSM_sequential_state[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_89_n_0\
    );
\FSM_sequential_state[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_90_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_89_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_277: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__55_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__55_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__9_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__55_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__55_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__55_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__55_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__9_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state[0]_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_201 : in STD_LOGIC;
    start_implication_finder_reg_i_201_0 : in STD_LOGIC;
    start_implication_finder_reg_i_201_1 : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_19\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_39\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_39\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_39\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_19_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_31_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_116 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ is
  signal \FSM_sequential_state[0]_i_163_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_164_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_147_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_147_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_223_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_122_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_164_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_189_n_0 : STD_LOGIC;
  signal start_implication_finder_i_276_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_164\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_75\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of start_implication_finder_i_189 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of start_implication_finder_i_276 : label is "soft_lutpair91";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_163_n_0\
    );
\FSM_sequential_state[0]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_164_n_0\
    );
\FSM_sequential_state[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8\(2),
      I2 => \FSM_sequential_state[0]_i_8\(3),
      I3 => \FSM_sequential_state[0]_i_8\(0),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_163_n_0\,
      I4 => \FSM_sequential_state[0]_i_164_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => Q(2),
      I2 => clause_in_use_reg_1,
      I3 => Q(0),
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_147_n_0\
    );
\implication_variable_id[0]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_147_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \FSM_sequential_state[0]_i_8\(1),
      I4 => \implication_variable_id_reg[0]_i_39\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_147_n_0\
    );
\implication_variable_id[1]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_147_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \FSM_sequential_state[0]_i_8\(1),
      I4 => \implication_variable_id_reg[1]_i_39\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_223_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \FSM_sequential_state[0]_i_8\(1),
      I4 => \implication_variable_id_reg[2]_i_39\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_223_n_0\
    );
\implication_variable_id[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_122_n_0\
    );
\implication_variable_id[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_122_n_0\,
      I2 => \implication_variable_id_reg[3]_i_19\,
      I3 => \FSM_sequential_state[0]_i_8\(1),
      I4 => \implication_variable_id_reg[3]_i_19_0\,
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_164_n_0\
    );
\implication_variable_id[4]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_164_n_0\,
      I2 => \implication_variable_id_reg[4]_i_31\,
      I3 => \FSM_sequential_state[0]_i_8\(1),
      I4 => \implication_variable_id_reg[4]_i_31_0\,
      O => \clause_count_reg[0]_rep__0\
    );
start_implication_finder_i_151: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_189_n_0,
      I1 => start_implication_finder_reg_i_201,
      I2 => start_implication_finder_reg_i_116,
      O => S(0)
    );
start_implication_finder_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_163_n_0\,
      O => start_implication_finder_i_189_n_0
    );
start_implication_finder_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_276_n_0,
      I2 => start_implication_finder_i_189_n_0,
      I3 => start_implication_finder_reg_i_201,
      I4 => start_implication_finder_reg_i_201_0,
      I5 => start_implication_finder_reg_i_201_1,
      O => DI(0)
    );
start_implication_finder_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_276_n_0,
      I2 => start_implication_finder_i_189_n_0,
      I3 => start_implication_finder_reg_i_201,
      I4 => start_implication_finder_reg_i_201_0,
      I5 => start_implication_finder_reg_i_201_1,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
start_implication_finder_i_276: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_276_n_0
    );
state_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8\(1),
      I2 => \FSM_sequential_state[0]_i_8\(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__54_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__54_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => Q(2),
      I2 => clause_in_use_reg_1,
      I3 => Q(0),
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__13_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__54_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__54_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__54_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__54_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__13_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_82 : in STD_LOGIC;
    start_implication_finder_reg_i_82_0 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ is
  signal \FSM_sequential_state[0]_i_67_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_68_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_25\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_68\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of start_implication_finder_i_164 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of start_implication_finder_i_275 : label is "soft_lutpair93";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_67_n_0\,
      I4 => \FSM_sequential_state[0]_i_68_n_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_67_n_0\
    );
\FSM_sequential_state[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_68_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => clause_in_use_reg_2,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_120: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_82,
      I2 => start_implication_finder_reg_i_82_0,
      O => S(0)
    );
start_implication_finder_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_67_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_275: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__53_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__53_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => clause_in_use_reg_2,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__47_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__53_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__53_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__53_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__53_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__47_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_2\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_201 : in STD_LOGIC;
    start_implication_finder_reg_i_201_0 : in STD_LOGIC;
    start_implication_finder_reg_i_201_1 : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_18\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_38\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_38\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_38\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_18_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_30_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_30_1\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ is
  signal \FSM_sequential_state[0]_i_69_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_70_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_141_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_141_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_217_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_116_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_158_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_274_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_26\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_70\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of start_implication_finder_i_166 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of start_implication_finder_i_274 : label is "soft_lutpair95";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_69_n_0\,
      I4 => \FSM_sequential_state[0]_i_70_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_69_n_0\
    );
\FSM_sequential_state[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_70_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(2),
      I3 => clause_in_use_reg_2,
      I4 => Q(0),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_141_n_0\
    );
\implication_variable_id[0]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_141_n_0\,
      I2 => \implication_variable_id_reg[3]_i_18\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[0]_i_38\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_141_n_0\
    );
\implication_variable_id[1]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_141_n_0\,
      I2 => \implication_variable_id_reg[3]_i_18\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[1]_i_38\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_217_n_0\,
      I2 => \implication_variable_id_reg[3]_i_18\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[2]_i_38\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_217_n_0\
    );
\implication_variable_id[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_116_n_0\
    );
\implication_variable_id[3]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_116_n_0\,
      I2 => \implication_variable_id_reg[3]_i_18\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[3]_i_18_0\,
      O => \clause_count_reg[0]_rep_2\
    );
\implication_variable_id[4]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_158_n_0\
    );
\implication_variable_id[4]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_158_n_0\,
      I2 => \implication_variable_id_reg[4]_i_30_0\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[4]_i_30_1\,
      O => \clause_count_reg[0]_rep__0\
    );
start_implication_finder_i_166: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_69_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_274_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_201,
      I4 => start_implication_finder_reg_i_201_0,
      I5 => start_implication_finder_reg_i_201_1,
      O => DI(0)
    );
start_implication_finder_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_274_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_201,
      I4 => start_implication_finder_reg_i_201_0,
      I5 => start_implication_finder_reg_i_201_1,
      O => S(0)
    );
start_implication_finder_i_274: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_274_n_0
    );
\variable_1_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__52_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__52_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(2),
      I3 => clause_in_use_reg_2,
      I4 => Q(0),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__46_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__52_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__52_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__52_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__52_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__46_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_50 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_201_0 : in STD_LOGIC;
    start_implication_finder_reg_i_201_1 : in STD_LOGIC;
    start_implication_finder_reg_i_201_2 : in STD_LOGIC;
    start_implication_finder_reg_i_167 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ is
  signal \FSM_sequential_state[0]_i_151_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_152_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal start_implication_finder_i_235_n_0 : STD_LOGIC;
  signal start_implication_finder_i_239_n_0 : STD_LOGIC;
  signal start_implication_finder_i_272_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_201_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_201_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_201_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_201_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_152\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_65\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of start_implication_finder_i_165 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of start_implication_finder_i_272 : label is "soft_lutpair97";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_201 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_151_n_0\
    );
\FSM_sequential_state[0]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_152_n_0\
    );
\FSM_sequential_state[0]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_151_n_0\,
      I4 => \FSM_sequential_state[0]_i_152_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => clause_in_use_reg_2,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_151_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_272_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_201_0,
      I4 => start_implication_finder_reg_i_201_1,
      I5 => start_implication_finder_reg_i_201_2,
      O => start_implication_finder_i_235_n_0
    );
start_implication_finder_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_272_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_201_0,
      I4 => start_implication_finder_reg_i_201_1,
      I5 => start_implication_finder_reg_i_201_2,
      O => start_implication_finder_i_239_n_0
    );
start_implication_finder_i_272: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_272_n_0
    );
start_implication_finder_reg_i_201: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_167(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_201_n_1,
      CO(1) => start_implication_finder_reg_i_201_n_2,
      CO(0) => start_implication_finder_reg_i_201_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_235_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_201_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_239_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
state_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => state_reg_i_50(1),
      I2 => state_reg_i_50(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_2\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__51_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__51_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => clause_in_use_reg_2,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__45_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__51_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__51_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__51_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__51_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__45_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_38\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_38\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_38\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_38_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_30_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_18\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_30_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ is
  signal \FSM_sequential_state[0]_i_149_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_150_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_143_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_143_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_219_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_118_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_160_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_id[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_150\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_64\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of start_implication_finder_i_163 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of start_implication_finder_i_273 : label is "soft_lutpair99";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_149_n_0\
    );
\FSM_sequential_state[0]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_150_n_0\
    );
\FSM_sequential_state[0]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_149_n_0\,
      I4 => \FSM_sequential_state[0]_i_150_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_143_n_0\
    );
\implication_variable_id[0]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[0]_i_143_n_0\,
      I2 => \implication_variable_id_reg[2]_i_38\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[0]_i_38\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_143_n_0\
    );
\implication_variable_id[1]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[1]_i_143_n_0\,
      I2 => \implication_variable_id_reg[2]_i_38\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[1]_i_38\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_219_n_0\,
      I2 => \implication_variable_id_reg[2]_i_38\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[2]_i_38_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_219_n_0\
    );
\implication_variable_id[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_118_n_0\
    );
\implication_variable_id[3]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_118_n_0\,
      I2 => \implication_variable_id_reg[4]_i_30_0\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[3]_i_18\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_160_n_0\
    );
\implication_variable_id[4]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_160_n_0\,
      I2 => \implication_variable_id_reg[4]_i_30_0\,
      I3 => \implication_variable_id_reg[4]_i_30\(0),
      I4 => \implication_variable_id_reg[4]_i_30_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_149_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__50_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__50_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__0_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__50_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__50_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__50_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__50_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__0_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ is
  signal \FSM_sequential_state[0]_i_91_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_92_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_37\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_92\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of start_implication_finder_i_162 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of start_implication_finder_i_250 : label is "soft_lutpair103";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_91_n_0\,
      I4 => \FSM_sequential_state[0]_i_92_n_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_91_n_0\
    );
\FSM_sequential_state[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_92_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_91_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_250: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__49_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__49_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => clause_in_use_reg_1,
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__8_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__49_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__49_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__49_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__49_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__8_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ is
  port (
    \FSM_sequential_state_reg[1]_rep\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_89 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_297 : in STD_LOGIC;
    start_implication_finder_reg_i_297_0 : in STD_LOGIC;
    start_implication_finder_reg_i_297_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_27\ : in STD_LOGIC;
    \implication_variable_id[3]_i_27_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    \implication_variable_id[3]_i_60\ : in STD_LOGIC;
    \implication_variable_id[3]_i_60_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_86\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    start_implication_finder_reg_i_184 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ is
  signal \^fsm_sequential_state_reg[1]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_170_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_171_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_88_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_156_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_198_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_257_n_0 : STD_LOGIC;
  signal start_implication_finder_i_332_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__65_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_171\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_87\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of start_implication_finder_i_257 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of start_implication_finder_i_332 : label is "soft_lutpair145";
begin
  \FSM_sequential_state_reg[1]_rep\ <= \^fsm_sequential_state_reg[1]_rep\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_1\ <= \^variable_2_assignment_reg[0]_1\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => clause_in_use_reg_0,
      I3 => Q(0),
      I4 => \^fsm_sequential_state_reg[1]_rep\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => \state__0\(0),
      I2 => clause_in_use_reg_2,
      I3 => Q(1),
      I4 => Q(3),
      O => \^fsm_sequential_state_reg[1]_rep\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_170_n_0\
    );
\implication_variable_id[2]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_1\,
      O => \implication_variable_id[2]_i_171_n_0\
    );
\implication_variable_id[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_88_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[2]_i_8\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[2]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_170_n_0\,
      I4 => \implication_variable_id[2]_i_171_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_88_n_0\
    );
\implication_variable_id[3]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_60\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[3]_i_60_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_156_n_0\
    );
\implication_variable_id[3]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_156_n_0\,
      I2 => \implication_variable_id[3]_i_27\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[3]_i_27_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_198_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[4]_i_39_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => state_reg_i_89(1),
      I4 => \implication_variable_id[4]_i_86\,
      O => \clause_count_reg[0]_rep__0_1\
    );
\implication_variable_id[4]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_198_n_0\
    );
start_implication_finder_i_220: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_257_n_0,
      I1 => start_implication_finder_reg_i_297,
      I2 => start_implication_finder_reg_i_184,
      O => \variable_2_assignment_reg[0]_0\(0)
    );
start_implication_finder_i_257: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_1\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_170_n_0\,
      O => start_implication_finder_i_257_n_0
    );
start_implication_finder_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_332_n_0,
      I2 => start_implication_finder_i_257_n_0,
      I3 => start_implication_finder_reg_i_297,
      I4 => start_implication_finder_reg_i_297_0,
      I5 => start_implication_finder_reg_i_297_1,
      O => DI(0)
    );
start_implication_finder_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_332_n_0,
      I2 => start_implication_finder_i_257_n_0,
      I3 => start_implication_finder_reg_i_297,
      I4 => start_implication_finder_reg_i_297_0,
      I5 => start_implication_finder_reg_i_297_1,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
start_implication_finder_i_332: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_332_n_0
    );
state_i_96: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_89(1),
      I2 => state_reg_i_89(0),
      O => S(0)
    );
\variable_1_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__84_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__84_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => clause_in_use_reg_0,
      I3 => Q(0),
      I4 => \^fsm_sequential_state_reg[1]_rep\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__65_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__84_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_2\,
      Q => \^variable_2_assignment_reg[0]_1\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__84_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__84_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__84_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__65_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state[0]_i_8\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_167 : in STD_LOGIC;
    start_implication_finder_reg_i_167_0 : in STD_LOGIC;
    start_implication_finder_reg_i_167_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_37\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_37\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_37\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_37_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_17\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_29_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_82 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ is
  signal \FSM_sequential_state[0]_i_175_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_176_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_137_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_137_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_213_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_112_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_154_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_161_n_0 : STD_LOGIC;
  signal start_implication_finder_i_249_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_176\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_81\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of start_implication_finder_i_161 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of start_implication_finder_i_249 : label is "soft_lutpair105";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_175_n_0\
    );
\FSM_sequential_state[0]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_176_n_0\
    );
\FSM_sequential_state[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8\(4),
      I2 => \FSM_sequential_state[0]_i_8\(0),
      I3 => \FSM_sequential_state[0]_i_8\(1),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_175_n_0\,
      I4 => \FSM_sequential_state[0]_i_176_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_0,
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_137_n_0\
    );
\implication_variable_id[0]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_137_n_0\,
      I2 => \implication_variable_id_reg[2]_i_37\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[0]_i_37\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_137_n_0\
    );
\implication_variable_id[1]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_137_n_0\,
      I2 => \implication_variable_id_reg[2]_i_37\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[1]_i_37\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_213_n_0\,
      I2 => \implication_variable_id_reg[2]_i_37\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[2]_i_37_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_213_n_0\
    );
\implication_variable_id[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_112_n_0\
    );
\implication_variable_id[3]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_112_n_0\,
      I2 => \implication_variable_id_reg[4]_i_29\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[3]_i_17\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_154_n_0\
    );
\implication_variable_id[4]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_154_n_0\,
      I2 => \implication_variable_id_reg[4]_i_29\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[4]_i_29_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_119: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_161_n_0,
      I1 => start_implication_finder_reg_i_167,
      I2 => start_implication_finder_reg_i_82,
      O => S(0)
    );
start_implication_finder_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_175_n_0\,
      O => start_implication_finder_i_161_n_0
    );
start_implication_finder_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_249_n_0,
      I2 => start_implication_finder_i_161_n_0,
      I3 => start_implication_finder_reg_i_167,
      I4 => start_implication_finder_reg_i_167_0,
      I5 => start_implication_finder_reg_i_167_1,
      O => DI(0)
    );
start_implication_finder_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_249_n_0,
      I2 => start_implication_finder_i_161_n_0,
      I3 => start_implication_finder_reg_i_167,
      I4 => start_implication_finder_reg_i_167_0,
      I5 => start_implication_finder_reg_i_167_1,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
start_implication_finder_i_249: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_249_n_0
    );
state_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8\(3),
      I2 => \FSM_sequential_state[0]_i_8\(2),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__48_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__48_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_0,
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__12_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__48_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__48_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__48_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__48_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__12_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_82 : in STD_LOGIC;
    start_implication_finder_reg_i_82_0 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ is
  signal \FSM_sequential_state[0]_i_171_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_172_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__31_n_0\ : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_172\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_79\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of start_implication_finder_i_158 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of start_implication_finder_i_248 : label is "soft_lutpair107";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_171_n_0\
    );
\FSM_sequential_state[0]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_172_n_0\
    );
\FSM_sequential_state[0]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_171_n_0\,
      I4 => \FSM_sequential_state[0]_i_172_n_0\,
      O => is_unit(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \clause_in_use_i_2__31_n_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \clause_in_use_i_2__31_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_82,
      I2 => start_implication_finder_reg_i_82_0,
      O => S(0)
    );
start_implication_finder_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_171_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__47_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__47_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__31_n_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__7_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__47_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__47_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__47_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__47_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__7_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_167 : in STD_LOGIC;
    start_implication_finder_reg_i_167_0 : in STD_LOGIC;
    start_implication_finder_reg_i_167_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_37\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_37\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_37\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_37_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_29_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_17\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_29_1\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ is
  signal \FSM_sequential_state[0]_i_173_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_174_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_139_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_139_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_215_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_114_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_156_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_247_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_174\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_80\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of start_implication_finder_i_159 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of start_implication_finder_i_247 : label is "soft_lutpair109";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_173_n_0\
    );
\FSM_sequential_state[0]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_174_n_0\
    );
\FSM_sequential_state[0]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_173_n_0\,
      I4 => \FSM_sequential_state[0]_i_174_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_139_n_0\
    );
\implication_variable_id[0]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_139_n_0\,
      I2 => \implication_variable_id_reg[2]_i_37\,
      I3 => \implication_variable_id_reg[4]_i_29\(0),
      I4 => \implication_variable_id_reg[0]_i_37\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_139_n_0\
    );
\implication_variable_id[1]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_139_n_0\,
      I2 => \implication_variable_id_reg[2]_i_37\,
      I3 => \implication_variable_id_reg[4]_i_29\(0),
      I4 => \implication_variable_id_reg[1]_i_37\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_215_n_0\,
      I2 => \implication_variable_id_reg[2]_i_37\,
      I3 => \implication_variable_id_reg[4]_i_29\(0),
      I4 => \implication_variable_id_reg[2]_i_37_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_215_n_0\
    );
\implication_variable_id[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_114_n_0\
    );
\implication_variable_id[3]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_114_n_0\,
      I2 => \implication_variable_id_reg[4]_i_29_0\,
      I3 => \implication_variable_id_reg[4]_i_29\(0),
      I4 => \implication_variable_id_reg[3]_i_17\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_156_n_0\
    );
\implication_variable_id[4]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_156_n_0\,
      I2 => \implication_variable_id_reg[4]_i_29_0\,
      I3 => \implication_variable_id_reg[4]_i_29\(0),
      I4 => \implication_variable_id_reg[4]_i_29_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_159: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_173_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_247_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_167,
      I4 => start_implication_finder_reg_i_167_0,
      I5 => start_implication_finder_reg_i_167_1,
      O => DI(0)
    );
start_implication_finder_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_247_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_167,
      I4 => start_implication_finder_reg_i_167_0,
      I5 => start_implication_finder_reg_i_167_1,
      O => S(0)
    );
start_implication_finder_i_247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_247_n_0
    );
\variable_1_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__46_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__46_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__6_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__46_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__46_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__46_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__46_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__6_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_3__42\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_3__42_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__45_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__45_1\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__45_2\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ is
  signal \FSM_sequential_state[0]_i_165_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_166_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__29_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_166\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_76\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of start_implication_finder_i_160 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of start_implication_finder_i_246 : label is "soft_lutpair111";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
\FSM_sequential_state[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_165_n_0\
    );
\FSM_sequential_state[0]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_166_n_0\
    );
\FSM_sequential_state[0]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_165_n_0\,
      I4 => \FSM_sequential_state[0]_i_166_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(2),
      I2 => Q(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \variable_3_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \variable_3_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \variable_3_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \variable_3_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \variable_3_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_165_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_246: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__45_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__45_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(2),
      I2 => Q(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__44_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__45_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__45_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__45_n_0\
    );
\variable_3_assignment[1]_i_4__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_assignment[1]_i_3__42\,
      I2 => \variable_3_assignment[1]_i_5__29_n_0\,
      I3 => \variable_3_assignment[1]_i_3__42_0\,
      I4 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id_reg[4]_0\
    );
\variable_3_assignment[1]_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_assignment[1]_i_4__45_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_3_assignment[1]_i_4__45_1\,
      I4 => \variable_3_assignment[1]_i_4__45_2\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_assignment[1]_i_5__29_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__45_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__44_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_167 : in STD_LOGIC;
    start_implication_finder_reg_i_167_0 : in STD_LOGIC;
    start_implication_finder_reg_i_167_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_36\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_36\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_36\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_36_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_28_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_16\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_28_1\ : in STD_LOGIC;
    \output_status[2]_i_8\ : in STD_LOGIC;
    \output_status[2]_i_8_0\ : in STD_LOGIC;
    \output_status[2]_i_8_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ is
  signal \FSM_sequential_state[0]_i_129_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_130_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_133_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_133_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_209_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_108_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_150_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \output_status[2]_i_13_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal start_implication_finder_i_245_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_130\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_52\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \output_status[2]_i_13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of start_implication_finder_i_157 : label is "soft_lutpair114";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_129_n_0\
    );
\FSM_sequential_state[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_130_n_0\
    );
\FSM_sequential_state[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_129_n_0\,
      I4 => \FSM_sequential_state[0]_i_130_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(3),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_133_n_0\
    );
\implication_variable_id[0]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_133_n_0\,
      I2 => \implication_variable_id_reg[2]_i_36\,
      I3 => \implication_variable_id_reg[4]_i_28\(0),
      I4 => \implication_variable_id_reg[0]_i_36\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_133_n_0\
    );
\implication_variable_id[1]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_133_n_0\,
      I2 => \implication_variable_id_reg[2]_i_36\,
      I3 => \implication_variable_id_reg[4]_i_28\(0),
      I4 => \implication_variable_id_reg[1]_i_36\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_209_n_0\,
      I2 => \implication_variable_id_reg[2]_i_36\,
      I3 => \implication_variable_id_reg[4]_i_28\(0),
      I4 => \implication_variable_id_reg[2]_i_36_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_209_n_0\
    );
\implication_variable_id[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_108_n_0\
    );
\implication_variable_id[3]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_108_n_0\,
      I2 => \implication_variable_id_reg[4]_i_28_0\,
      I3 => \implication_variable_id_reg[4]_i_28\(0),
      I4 => \implication_variable_id_reg[3]_i_16\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_150_n_0\
    );
\implication_variable_id[4]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_150_n_0\,
      I2 => \implication_variable_id_reg[4]_i_28_0\,
      I3 => \implication_variable_id_reg[4]_i_28\(0),
      I4 => \implication_variable_id_reg[4]_i_28_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\output_status[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_130_n_0\,
      I1 => \FSM_sequential_state[0]_i_129_n_0\,
      I2 => \output_status[2]_i_13_n_0\,
      I3 => \output_status[2]_i_8\,
      I4 => \output_status[2]_i_8_0\,
      I5 => \output_status[2]_i_8_1\,
      O => variable_2_polarity_reg_0
    );
\output_status[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \output_status[2]_i_13_n_0\
    );
start_implication_finder_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_129_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_245_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_167,
      I4 => start_implication_finder_reg_i_167_0,
      I5 => start_implication_finder_reg_i_167_1,
      O => DI(0)
    );
start_implication_finder_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_245_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_167,
      I4 => start_implication_finder_reg_i_167_0,
      I5 => start_implication_finder_reg_i_167_1,
      O => S(0)
    );
start_implication_finder_i_245: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_245_n_0
    );
\variable_1_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__44_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__44_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__2_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__44_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__44_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__44_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__44_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__2_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_4\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_i_2_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_132\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_53\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \output_status[2]_i_12\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of start_implication_finder_i_156 : label is "soft_lutpair116";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \^variable_2_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_polarity_reg_0\,
      I4 => \^variable_2_polarity_reg_0\,
      O => is_unit(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => clause_in_use_i_2_n_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(5),
      O => clause_in_use_i_2_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
\output_status[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_156: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \^variable_1_polarity_reg_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_244: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_1\
    );
\variable_1_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_1_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_3\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__43_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__43_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => clause_in_use_i_2_n_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_2\,
      I1 => \variable_3_assignment_reg[1]_3\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__43_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__43_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_2\,
      I1 => \variable_3_assignment_reg[1]_3\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_4\,
      O => \variable_3_assignment[1]_i_1__43_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__43_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    variable_1_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state[0]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_167_0 : in STD_LOGIC;
    start_implication_finder_reg_i_167_1 : in STD_LOGIC;
    start_implication_finder_reg_i_167_2 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_36\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_36\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_36\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_36_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_28\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_16\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_28_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_3__39\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_3__39_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__42_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__42_1\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__42_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_82 : in STD_LOGIC;
    start_implication_finder_reg_i_133 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_implication_finder_reg_i_133_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_135_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_135_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_211_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_110_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_152_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_155_n_0 : STD_LOGIC;
  signal start_implication_finder_i_202_n_0 : STD_LOGIC;
  signal start_implication_finder_i_206_n_0 : STD_LOGIC;
  signal start_implication_finder_i_243_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_167_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_167_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_167_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__26_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_167_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_128\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_51\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \output_status[2]_i_14\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of start_implication_finder_i_155 : label is "soft_lutpair118";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_167 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
\FSM_sequential_state[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \^clause_in_use_reg_0\
    );
\FSM_sequential_state[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_5\(0),
      I2 => \FSM_sequential_state[0]_i_5\(1),
      I3 => \FSM_sequential_state[0]_i_5\(2),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_polarity_reg_0\,
      I4 => \^clause_in_use_reg_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \variable_3_id_reg_n_0_[0]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_135_n_0\
    );
\implication_variable_id[0]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_135_n_0\,
      I2 => \implication_variable_id_reg[2]_i_36\,
      I3 => \FSM_sequential_state[0]_i_5\(1),
      I4 => \implication_variable_id_reg[0]_i_36\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \variable_3_id_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_135_n_0\
    );
\implication_variable_id[1]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_135_n_0\,
      I2 => \implication_variable_id_reg[2]_i_36\,
      I3 => \FSM_sequential_state[0]_i_5\(1),
      I4 => \implication_variable_id_reg[1]_i_36\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_211_n_0\,
      I2 => \implication_variable_id_reg[2]_i_36\,
      I3 => \FSM_sequential_state[0]_i_5\(1),
      I4 => \implication_variable_id_reg[2]_i_36_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \variable_3_id_reg_n_0_[2]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_211_n_0\
    );
\implication_variable_id[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \variable_3_id_reg_n_0_[3]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_110_n_0\
    );
\implication_variable_id[3]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_110_n_0\,
      I2 => \implication_variable_id_reg[4]_i_28\,
      I3 => \FSM_sequential_state[0]_i_5\(1),
      I4 => \implication_variable_id_reg[3]_i_16\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \variable_3_id_reg_n_0_[4]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_152_n_0\
    );
\implication_variable_id[4]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_152_n_0\,
      I2 => \implication_variable_id_reg[4]_i_28\,
      I3 => \FSM_sequential_state[0]_i_5\(1),
      I4 => \implication_variable_id_reg[4]_i_28_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\output_status[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_117: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_155_n_0,
      I1 => start_implication_finder_reg_i_167_0,
      I2 => start_implication_finder_reg_i_82,
      O => S(0)
    );
start_implication_finder_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \^variable_1_polarity_reg_0\,
      O => start_implication_finder_i_155_n_0
    );
start_implication_finder_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_243_n_0,
      I2 => start_implication_finder_i_155_n_0,
      I3 => start_implication_finder_reg_i_167_0,
      I4 => start_implication_finder_reg_i_167_1,
      I5 => start_implication_finder_reg_i_167_2,
      O => start_implication_finder_i_202_n_0
    );
start_implication_finder_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_243_n_0,
      I2 => start_implication_finder_i_155_n_0,
      I3 => start_implication_finder_reg_i_167_0,
      I4 => start_implication_finder_reg_i_167_1,
      I5 => start_implication_finder_reg_i_167_2,
      O => start_implication_finder_i_206_n_0
    );
start_implication_finder_i_243: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_243_n_0
    );
start_implication_finder_reg_i_167: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_133(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_167_n_1,
      CO(1) => start_implication_finder_reg_i_167_n_2,
      CO(0) => start_implication_finder_reg_i_167_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_202_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_167_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_206_n_0,
      S(2 downto 0) => start_implication_finder_reg_i_133_0(2 downto 0)
    );
state_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_5\(1),
      I2 => \FSM_sequential_state[0]_i_5\(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__42_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__42_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__1_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__42_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__42_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__42_n_0\
    );
\variable_3_assignment[1]_i_4__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_assignment[1]_i_3__39\,
      I2 => \variable_3_assignment[1]_i_5__26_n_0\,
      I3 => \variable_3_assignment[1]_i_3__39_0\,
      I4 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id_reg[4]_0\
    );
\variable_3_assignment[1]_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_3_assignment[1]_i_4__42_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_3_assignment[1]_i_4__42_1\,
      I4 => \variable_3_assignment[1]_i_4__42_2\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_assignment[1]_i_5__26_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__42_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__1_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_44 : in STD_LOGIC;
    start_implication_finder_reg_i_44_0 : in STD_LOGIC;
    clause_in_use_reg_4 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ is
  signal \FSM_sequential_state[0]_i_93_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_94_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_38\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_94\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of start_implication_finder_i_130 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of start_implication_finder_i_217 : label is "soft_lutpair119";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_93_n_0\,
      I4 => \FSM_sequential_state[0]_i_94_n_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_93_n_0\
    );
\FSM_sequential_state[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_94_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => clause_in_use_reg_2,
      I3 => \state__0\(0),
      I4 => clause_in_use_reg_3,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_4
    );
\implication_assignment[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_93_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_217: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_44,
      I2 => start_implication_finder_reg_i_44_0,
      O => S(0)
    );
\variable_1_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => clause_in_use_reg_3,
      I1 => clause_in_use_reg_2,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__41_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__41_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => clause_in_use_reg_2,
      I3 => \state__0\(0),
      I4 => clause_in_use_reg_3,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__20_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => clause_in_use_reg_3,
      I1 => clause_in_use_reg_2,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__41_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__41_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => clause_in_use_reg_3,
      I1 => clause_in_use_reg_2,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_1\,
      O => \variable_3_assignment[1]_i_1__41_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__41_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__20_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_133 : in STD_LOGIC;
    start_implication_finder_reg_i_133_0 : in STD_LOGIC;
    start_implication_finder_reg_i_133_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_43_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_27_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_15\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_27_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ is
  signal \FSM_sequential_state[0]_i_87_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_88_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__24_n_0\ : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_161_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_161_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_237_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_104_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_146_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_216_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_35\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_88\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of start_implication_finder_i_131 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of start_implication_finder_i_216 : label is "soft_lutpair121";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_87_n_0\,
      I4 => \FSM_sequential_state[0]_i_88_n_0\,
      O => \^is_unit\(0)
    );
\FSM_sequential_state[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_87_n_0\
    );
\FSM_sequential_state[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_88_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \clause_in_use_i_2__24_n_0\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(5),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(4),
      O => \clause_in_use_i_2__24_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_161_n_0\,
      I2 => \implication_variable_id_reg[2]_i_43\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[0]_i_43\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_161_n_0\
    );
\implication_variable_id[1]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_161_n_0\,
      I2 => \implication_variable_id_reg[2]_i_43\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[1]_i_43\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_161_n_0\
    );
\implication_variable_id[2]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_237_n_0\,
      I2 => \implication_variable_id_reg[2]_i_43\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[2]_i_43_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_237_n_0\
    );
\implication_variable_id[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_104_n_0\
    );
\implication_variable_id[3]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_104_n_0\,
      I2 => \implication_variable_id_reg[4]_i_27_0\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[3]_i_15\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_146_n_0\
    );
\implication_variable_id[4]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_146_n_0\,
      I2 => \implication_variable_id_reg[4]_i_27_0\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[4]_i_27_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_87_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_216_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_133,
      I4 => start_implication_finder_reg_i_133_0,
      I5 => start_implication_finder_reg_i_133_1,
      O => DI(0)
    );
start_implication_finder_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_216_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_133,
      I4 => start_implication_finder_reg_i_133_0,
      I5 => start_implication_finder_reg_i_133_1,
      O => S(0)
    );
start_implication_finder_i_216: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_216_n_0
    );
\variable_1_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__40_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__40_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__24_n_0\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(5),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__51_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__40_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__40_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__40_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__40_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__51_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ is
  port (
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ is
  signal \FSM_sequential_state[0]_i_177_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_178_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_178\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_82\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of start_implication_finder_i_132 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of start_implication_finder_i_215 : label is "soft_lutpair125";
begin
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_177_n_0\
    );
\FSM_sequential_state[0]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_178_n_0\
    );
\FSM_sequential_state[0]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_177_n_0\,
      I4 => \FSM_sequential_state[0]_i_178_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(0),
      I5 => Q(2),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_177_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_215: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__39_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__39_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__30_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__39_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__39_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__39_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__39_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__30_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_297_0 : in STD_LOGIC;
    start_implication_finder_reg_i_297_1 : in STD_LOGIC;
    start_implication_finder_reg_i_297_2 : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[0]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_66_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_66_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_168_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_169_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal start_implication_finder_i_314_n_0 : STD_LOGIC;
  signal start_implication_finder_i_318_n_0 : STD_LOGIC;
  signal start_implication_finder_i_330_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_297_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_297_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_297_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__64_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_297_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_169\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_85\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of start_implication_finder_i_255 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of start_implication_finder_i_330 : label is "soft_lutpair167";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_297 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_66_n_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[0]_i_8_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[0]_i_66_n_0\
    );
\implication_variable_id[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_66_n_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => is_unit(0),
      I4 => \implication_variable_id[1]_i_8\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[1]_i_66_n_0\
    );
\implication_variable_id[2]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_168_n_0\
    );
\implication_variable_id[2]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_169_n_0\
    );
\implication_variable_id[2]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_168_n_0\,
      I4 => \implication_variable_id[2]_i_169_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\implication_variable_id[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_169_n_0\,
      I1 => \implication_variable_id[2]_i_168_n_0\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      I5 => \implication_variable_id[0]_i_66_n_0\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101000"
    )
        port map (
      I0 => \implication_variable_id[2]_i_169_n_0\,
      I1 => \implication_variable_id[2]_i_168_n_0\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_1_assignment_reg_n_0_[1]\,
      I5 => \implication_variable_id[1]_i_66_n_0\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[4]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_168_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_330_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_297_0,
      I4 => start_implication_finder_reg_i_297_1,
      I5 => start_implication_finder_reg_i_297_2,
      O => start_implication_finder_i_314_n_0
    );
start_implication_finder_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_330_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_297_0,
      I4 => start_implication_finder_reg_i_297_1,
      I5 => start_implication_finder_reg_i_297_2,
      O => start_implication_finder_i_318_n_0
    );
start_implication_finder_i_330: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_330_n_0
    );
start_implication_finder_reg_i_297: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \variable_1_assignment_reg[1]_1\(0),
      CO(2) => start_implication_finder_reg_i_297_n_1,
      CO(1) => start_implication_finder_reg_i_297_n_2,
      CO(0) => start_implication_finder_reg_i_297_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_314_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_297_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_318_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__83_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__83_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__64_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__83_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__83_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__83_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__83_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__64_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_133 : in STD_LOGIC;
    start_implication_finder_reg_i_133_0 : in STD_LOGIC;
    start_implication_finder_reg_i_133_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_43_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_27_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_15\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_27_1\ : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    start_implication_finder_reg_i_44 : in STD_LOGIC;
    start_implication_finder_reg_i_44_0 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ is
  signal \FSM_sequential_state[0]_i_85_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_86_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_163_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_163_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_239_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_106_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_148_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal start_implication_finder_i_127_n_0 : STD_LOGIC;
  signal start_implication_finder_i_214_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_34\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_86\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of start_implication_finder_i_127 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of start_implication_finder_i_214 : label is "soft_lutpair127";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_85_n_0\,
      I4 => \FSM_sequential_state[0]_i_86_n_0\,
      O => \^is_unit\(0)
    );
\FSM_sequential_state[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_85_n_0\
    );
\FSM_sequential_state[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_86_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^slv_reg0_reg[2]\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => clause_in_use_reg_0,
      I4 => \state__0\(0),
      I5 => clause_in_use_reg_1,
      O => \^slv_reg0_reg[2]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_163_n_0\,
      I2 => \implication_variable_id_reg[2]_i_43\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[0]_i_43\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_163_n_0\
    );
\implication_variable_id[1]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_163_n_0\,
      I2 => \implication_variable_id_reg[2]_i_43\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[1]_i_43\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_163_n_0\
    );
\implication_variable_id[2]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_239_n_0\,
      I2 => \implication_variable_id_reg[2]_i_43\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[2]_i_43_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_239_n_0\
    );
\implication_variable_id[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_106_n_0\
    );
\implication_variable_id[3]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_106_n_0\,
      I2 => \implication_variable_id_reg[4]_i_27_0\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[3]_i_15\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_148_n_0\
    );
\implication_variable_id[4]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_148_n_0\,
      I2 => \implication_variable_id_reg[4]_i_27_0\,
      I3 => \implication_variable_id_reg[4]_i_27\(0),
      I4 => \implication_variable_id_reg[4]_i_27_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_85_n_0\,
      O => start_implication_finder_i_127_n_0
    );
start_implication_finder_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_214_n_0,
      I2 => start_implication_finder_i_127_n_0,
      I3 => start_implication_finder_reg_i_133,
      I4 => start_implication_finder_reg_i_133_0,
      I5 => start_implication_finder_reg_i_133_1,
      O => DI(0)
    );
start_implication_finder_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_214_n_0,
      I2 => start_implication_finder_i_127_n_0,
      I3 => start_implication_finder_reg_i_133,
      I4 => start_implication_finder_reg_i_133_0,
      I5 => start_implication_finder_reg_i_133_1,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
start_implication_finder_i_214: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_214_n_0
    );
start_implication_finder_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_127_n_0,
      I1 => start_implication_finder_reg_i_44,
      I2 => start_implication_finder_reg_i_44_0,
      O => S(0)
    );
\variable_1_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__38_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__38_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^slv_reg0_reg[2]\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__56_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__38_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__38_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__38_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__38_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__56_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ is
  signal \FSM_sequential_state[0]_i_125_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_126_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_126\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_50\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of start_implication_finder_i_129 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of start_implication_finder_i_213 : label is "soft_lutpair129";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_125_n_0\
    );
\FSM_sequential_state[0]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_126_n_0\
    );
\FSM_sequential_state[0]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_125_n_0\,
      I4 => \FSM_sequential_state[0]_i_126_n_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_125_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_213: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__37_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__37_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__43_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__37_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__37_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__37_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__37_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__43_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ is
  port (
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_133 : in STD_LOGIC;
    start_implication_finder_reg_i_133_0 : in STD_LOGIC;
    start_implication_finder_reg_i_133_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_42_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_26\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_14\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_26_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ is
  signal \FSM_sequential_state[0]_i_139_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_140_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_157_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_157_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_233_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_100_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_142_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal start_implication_finder_i_212_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_140\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_57\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of start_implication_finder_i_128 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of start_implication_finder_i_212 : label is "soft_lutpair131";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_139_n_0\
    );
\FSM_sequential_state[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_140_n_0\
    );
\FSM_sequential_state[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_139_n_0\,
      I4 => \FSM_sequential_state[0]_i_140_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => \^slv_reg0_reg[5]\,
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(0),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => clause_in_use_reg_1,
      I3 => \state__0\(0),
      I4 => clause_in_use_reg_2,
      O => \^slv_reg0_reg[4]\
    );
\clause_in_use_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      O => \^slv_reg0_reg[5]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_157_n_0\
    );
\implication_variable_id[0]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_157_n_0\,
      I2 => \implication_variable_id_reg[2]_i_42\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[0]_i_42\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_157_n_0\
    );
\implication_variable_id[1]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_157_n_0\,
      I2 => \implication_variable_id_reg[2]_i_42\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[1]_i_42\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_233_n_0\,
      I2 => \implication_variable_id_reg[2]_i_42\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[2]_i_42_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_233_n_0\
    );
\implication_variable_id[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_100_n_0\
    );
\implication_variable_id[3]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_100_n_0\,
      I2 => \implication_variable_id_reg[4]_i_26\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[3]_i_14\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_142_n_0\
    );
\implication_variable_id[4]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_142_n_0\,
      I2 => \implication_variable_id_reg[4]_i_26\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[4]_i_26_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_139_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_212_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_133,
      I4 => start_implication_finder_reg_i_133_0,
      I5 => start_implication_finder_reg_i_133_1,
      O => DI(0)
    );
start_implication_finder_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_212_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_133,
      I4 => start_implication_finder_reg_i_133_0,
      I5 => start_implication_finder_reg_i_133_1,
      O => S(0)
    );
start_implication_finder_i_212: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_212_n_0
    );
state_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__36_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__36_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => \^slv_reg0_reg[5]\,
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(0),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__48_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__36_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__36_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__36_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__36_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__48_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_133_0 : in STD_LOGIC;
    start_implication_finder_reg_i_133_1 : in STD_LOGIC;
    start_implication_finder_reg_i_133_2 : in STD_LOGIC;
    start_implication_finder_reg_i_99 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ is
  signal \FSM_sequential_state[0]_i_145_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_146_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__34_n_0\ : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal start_implication_finder_i_168_n_0 : STD_LOGIC;
  signal start_implication_finder_i_172_n_0 : STD_LOGIC;
  signal start_implication_finder_i_210_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_133_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_133_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_133_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_133_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_146\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_62\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of start_implication_finder_i_126 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of start_implication_finder_i_210 : label is "soft_lutpair133";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_133 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_145_n_0\
    );
\FSM_sequential_state[0]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_146_n_0\
    );
\FSM_sequential_state[0]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_145_n_0\,
      I4 => \FSM_sequential_state[0]_i_146_n_0\,
      O => is_unit(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => \clause_in_use_i_2__34_n_0\,
      I3 => clause_in_use_reg_1,
      I4 => Q(3),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(5),
      O => \clause_in_use_i_2__34_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_145_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_210_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_133_0,
      I4 => start_implication_finder_reg_i_133_1,
      I5 => start_implication_finder_reg_i_133_2,
      O => start_implication_finder_i_168_n_0
    );
start_implication_finder_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_210_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_133_0,
      I4 => start_implication_finder_reg_i_133_1,
      I5 => start_implication_finder_reg_i_133_2,
      O => start_implication_finder_i_172_n_0
    );
start_implication_finder_i_210: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_210_n_0
    );
start_implication_finder_reg_i_133: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_99(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_133_n_1,
      CO(1) => start_implication_finder_reg_i_133_n_2,
      CO(0) => start_implication_finder_reg_i_133_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_168_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_133_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_172_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__35_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__35_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => \clause_in_use_i_2__34_n_0\,
      I3 => clause_in_use_reg_1,
      I4 => Q(3),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__55_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__35_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__35_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__35_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__35_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__55_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_42\ : in STD_LOGIC;
    \output_status[2]_i_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \implication_variable_id_reg[0]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_42_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_26\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_14\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_26_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_44 : in STD_LOGIC;
    start_implication_finder_reg_i_44_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ is
  signal \FSM_sequential_state[0]_i_143_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_144_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__28_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_159_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_159_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_235_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_102_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_144_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_144\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_61\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of start_implication_finder_i_124 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of start_implication_finder_i_211 : label is "soft_lutpair135";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_assignment_reg[0]_1\ <= \^variable_2_assignment_reg[0]_1\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_143_n_0\
    );
\FSM_sequential_state[0]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_1\,
      O => \FSM_sequential_state[0]_i_144_n_0\
    );
\FSM_sequential_state[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(2),
      I2 => \output_status[2]_i_6\(0),
      I3 => \output_status[2]_i_6\(1),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_143_n_0\,
      I4 => \FSM_sequential_state[0]_i_144_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \clause_in_use_i_2__28_n_0\,
      I3 => Q(5),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(4),
      O => \clause_in_use_i_2__28_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_159_n_0\,
      I2 => \implication_variable_id_reg[2]_i_42\,
      I3 => \output_status[2]_i_6\(2),
      I4 => \implication_variable_id_reg[0]_i_42\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_159_n_0\
    );
\implication_variable_id[1]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_159_n_0\,
      I2 => \implication_variable_id_reg[2]_i_42\,
      I3 => \output_status[2]_i_6\(2),
      I4 => \implication_variable_id_reg[1]_i_42\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[1]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_159_n_0\
    );
\implication_variable_id[2]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_235_n_0\,
      I2 => \implication_variable_id_reg[2]_i_42\,
      I3 => \output_status[2]_i_6\(2),
      I4 => \implication_variable_id_reg[2]_i_42_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_235_n_0\
    );
\implication_variable_id[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_102_n_0\
    );
\implication_variable_id[3]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_102_n_0\,
      I2 => \implication_variable_id_reg[4]_i_26\,
      I3 => \output_status[2]_i_6\(2),
      I4 => \implication_variable_id_reg[3]_i_14\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_144_n_0\
    );
\implication_variable_id[4]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_144_n_0\,
      I2 => \implication_variable_id_reg[4]_i_26\,
      I3 => \output_status[2]_i_6\(2),
      I4 => \implication_variable_id_reg[4]_i_26_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_1\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_143_n_0\,
      O => \^variable_2_assignment_reg[0]_0\
    );
start_implication_finder_i_211: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => start_implication_finder_reg_i_44,
      I2 => start_implication_finder_reg_i_44_0,
      O => S(0)
    );
\variable_1_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__34_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__34_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \clause_in_use_i_2__28_n_0\,
      I3 => Q(5),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__50_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__34_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_2\,
      Q => \^variable_2_assignment_reg[0]_1\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__34_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__34_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__34_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__50_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \output_status[2]_i_6\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \output_status[2]_i_6_0\ : in STD_LOGIC;
    \output_status[2]_i_6_1\ : in STD_LOGIC;
    clause_in_use_reg_4 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ is
  signal \FSM_sequential_state[0]_i_141_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_142_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_142\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_58\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of start_implication_finder_i_125 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of start_implication_finder_i_183 : label is "soft_lutpair137";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_141_n_0\
    );
\FSM_sequential_state[0]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_142_n_0\
    );
\FSM_sequential_state[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_141_n_0\,
      I4 => \FSM_sequential_state[0]_i_142_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => Q(0),
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => clause_in_use_reg_3,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_4
    );
\implication_assignment[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
\output_status[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(0),
      I2 => \output_status[2]_i_6\(3),
      I3 => \output_status[2]_i_6\(4),
      I4 => \output_status[2]_i_6_0\,
      I5 => \output_status[2]_i_6_1\,
      O => \variable_1_assignment_reg[1]_2\
    );
start_implication_finder_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_141_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_183: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(2),
      I2 => \output_status[2]_i_6\(1),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__33_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__33_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => Q(0),
      I1 => clause_in_use_reg_1,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_2,
      I4 => clause_in_use_reg_3,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__49_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__33_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__33_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__33_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__33_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__49_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ is
  port (
    \FSM_sequential_state_reg[0]_rep\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_99 : in STD_LOGIC;
    start_implication_finder_reg_i_99_0 : in STD_LOGIC;
    start_implication_finder_reg_i_99_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_41\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_41_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_25\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_13\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_25_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ is
  signal \FSM_sequential_state[0]_i_137_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_138_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_153_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_153_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_229_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_96_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_138_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_182_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_138\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_56\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of start_implication_finder_i_123 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of start_implication_finder_i_182 : label is "soft_lutpair139";
begin
  \FSM_sequential_state_reg[0]_rep\ <= \^fsm_sequential_state_reg[0]_rep\;
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_137_n_0\
    );
\FSM_sequential_state[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_138_n_0\
    );
\FSM_sequential_state[0]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_137_n_0\,
      I4 => \FSM_sequential_state[0]_i_138_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(6),
      I4 => \^fsm_sequential_state_reg[0]_rep\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => \state__0\(0),
      I2 => clause_in_use_reg_2,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(2),
      O => \^fsm_sequential_state_reg[0]_rep\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_153_n_0\
    );
\implication_variable_id[0]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_153_n_0\,
      I2 => \implication_variable_id_reg[2]_i_41\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[0]_i_41\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_153_n_0\
    );
\implication_variable_id[1]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_153_n_0\,
      I2 => \implication_variable_id_reg[2]_i_41\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[1]_i_41\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_229_n_0\,
      I2 => \implication_variable_id_reg[2]_i_41\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[2]_i_41_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_229_n_0\
    );
\implication_variable_id[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_96_n_0\,
      I2 => \implication_variable_id_reg[4]_i_25\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[3]_i_13\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_96_n_0\
    );
\implication_variable_id[4]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_138_n_0\
    );
\implication_variable_id[4]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_138_n_0\,
      I2 => \implication_variable_id_reg[4]_i_25\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[4]_i_25_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_137_n_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_182_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_99,
      I4 => start_implication_finder_reg_i_99_0,
      I5 => start_implication_finder_reg_i_99_1,
      O => DI(0)
    );
start_implication_finder_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_182_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_99,
      I4 => start_implication_finder_reg_i_99_0,
      I5 => start_implication_finder_reg_i_99_1,
      O => S(0)
    );
start_implication_finder_i_182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_182_n_0
    );
\variable_1_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__32_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__32_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(6),
      I4 => \^fsm_sequential_state_reg[0]_rep\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__42_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__32_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__32_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__32_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__32_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__42_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ is
  signal \FSM_sequential_state[0]_i_135_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_136_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_id[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_136\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_55\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of start_implication_finder_i_122 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of start_implication_finder_i_181 : label is "soft_lutpair141";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\(0) <= \^variable_1_assignment_reg[1]_2\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_135_n_0\
    );
\FSM_sequential_state[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_136_n_0\
    );
\FSM_sequential_state[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\(0),
      I1 => is_unit(2),
      I2 => is_unit(0),
      I3 => is_unit(1),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_135_n_0\,
      I4 => \FSM_sequential_state[0]_i_136_n_0\,
      O => \^variable_1_assignment_reg[1]_2\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_135_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__31_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__31_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__41_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__31_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__31_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__31_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__31_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__41_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_99 : in STD_LOGIC;
    start_implication_finder_reg_i_99_0 : in STD_LOGIC;
    start_implication_finder_reg_i_99_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_41_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_25\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_13\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_25_0\ : in STD_LOGIC;
    \output_status[2]_i_8\ : in STD_LOGIC;
    \output_status[2]_i_8_0\ : in STD_LOGIC;
    \output_status[2]_i_8_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_44 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ is
  signal \FSM_sequential_state[0]_i_133_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_134_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__26_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_155_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_155_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_231_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_98_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_140_n_0\ : STD_LOGIC;
  signal \output_status[2]_i_11_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_121_n_0 : STD_LOGIC;
  signal start_implication_finder_i_180_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_134\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_54\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \output_status[2]_i_11\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of start_implication_finder_i_121 : label is "soft_lutpair144";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_133_n_0\
    );
\FSM_sequential_state[0]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_134_n_0\
    );
\FSM_sequential_state[0]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_133_n_0\,
      I4 => \FSM_sequential_state[0]_i_134_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(6),
      I2 => Q(4),
      I3 => \clause_in_use_i_2__26_n_0\,
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(2),
      O => \clause_in_use_i_2__26_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_155_n_0\
    );
\implication_variable_id[0]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[0]_i_155_n_0\,
      I2 => \implication_variable_id_reg[2]_i_41\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[0]_i_41\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_155_n_0\
    );
\implication_variable_id[1]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[1]_i_155_n_0\,
      I2 => \implication_variable_id_reg[2]_i_41\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[1]_i_41\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_231_n_0\,
      I2 => \implication_variable_id_reg[2]_i_41\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[2]_i_41_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_231_n_0\
    );
\implication_variable_id[3]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_98_n_0\,
      I2 => \implication_variable_id_reg[4]_i_25\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[3]_i_13\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_98_n_0\
    );
\implication_variable_id[4]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_140_n_0\
    );
\implication_variable_id[4]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_140_n_0\,
      I2 => \implication_variable_id_reg[4]_i_25\,
      I3 => state_reg_i_19(1),
      I4 => \implication_variable_id_reg[4]_i_25_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\output_status[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \output_status[2]_i_11_n_0\
    );
\output_status[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_134_n_0\,
      I1 => \FSM_sequential_state[0]_i_133_n_0\,
      I2 => \output_status[2]_i_11_n_0\,
      I3 => \output_status[2]_i_8\,
      I4 => \output_status[2]_i_8_0\,
      I5 => \output_status[2]_i_8_1\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_133_n_0\,
      O => start_implication_finder_i_121_n_0
    );
start_implication_finder_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_180_n_0,
      I2 => start_implication_finder_i_121_n_0,
      I3 => start_implication_finder_reg_i_99,
      I4 => start_implication_finder_reg_i_99_0,
      I5 => start_implication_finder_reg_i_99_1,
      O => DI(0)
    );
start_implication_finder_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_180_n_0,
      I2 => start_implication_finder_i_121_n_0,
      I3 => start_implication_finder_reg_i_99,
      I4 => start_implication_finder_reg_i_99_0,
      I5 => start_implication_finder_reg_i_99_1,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
start_implication_finder_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_180_n_0
    );
start_implication_finder_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_121_n_0,
      I1 => start_implication_finder_reg_i_99,
      I2 => start_implication_finder_reg_i_44,
      O => S(0)
    );
state_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => state_reg_i_19(1),
      I2 => state_reg_i_19(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__30_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__30_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(6),
      I2 => Q(4),
      I3 => \clause_in_use_i_2__26_n_0\,
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__40_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_1\(5),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__30_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__30_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__30_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__30_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__40_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state[0]_i_19\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_1\ : in STD_LOGIC;
    \output_status[2]_i_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_4 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ is
  signal \FSM_sequential_state[0]_i_119_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_120_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_120\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_47\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of start_implication_finder_i_179 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of start_implication_finder_i_97 : label is "soft_lutpair148";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_119_n_0\
    );
\FSM_sequential_state[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_120_n_0\
    );
\FSM_sequential_state[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \output_status[2]_i_6\(1),
      I2 => \output_status[2]_i_6\(2),
      I3 => \output_status[2]_i_6\(0),
      O => \^variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_119_n_0\,
      I4 => \FSM_sequential_state[0]_i_120_n_0\,
      O => \^is_unit\(0)
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \FSM_sequential_state[0]_i_2\,
      I2 => \FSM_sequential_state[0]_i_2_0\,
      I3 => \FSM_sequential_state[0]_i_2_1\,
      O => \FSM_sequential_state[0]_i_19\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => clause_in_use_reg_2,
      I3 => \state__0\(0),
      I4 => clause_in_use_reg_3,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_4
    );
\implication_assignment[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_119_n_0\,
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__29_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__29_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => clause_in_use_reg_2,
      I3 => \state__0\(0),
      I4 => clause_in_use_reg_3,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__21_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__29_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__29_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__29_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__29_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__21_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ is
  port (
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_27\ : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[3]_i_27_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_22\ : in STD_LOGIC;
    implication_variable_ids : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id_reg[4]_i_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[3]_i_22_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_34_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_184 : in STD_LOGIC;
    start_implication_finder_reg_i_184_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_166_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_167_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_84_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_154_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_196_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_id[4]_i_1__82_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_167\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_83\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of start_implication_finder_i_254 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of start_implication_finder_i_331 : label is "soft_lutpair189";
begin
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_assignment_reg[0]_1\ <= \^variable_2_assignment_reg[0]_1\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \^slv_reg0_reg[3]\,
      I3 => Q(2),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^slv_reg0_reg[3]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_166_n_0\
    );
\implication_variable_id[2]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_1\,
      O => \implication_variable_id[2]_i_167_n_0\
    );
\implication_variable_id[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_84_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \implication_variable_id[2]_i_8\(0),
      I4 => \implication_variable_id[2]_i_8_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[2]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_166_n_0\,
      I4 => \implication_variable_id[2]_i_167_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
\implication_variable_id[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_84_n_0\
    );
\implication_variable_id[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_154_n_0\
    );
\implication_variable_id[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id_reg[3]_i_22\,
      I3 => implication_variable_ids(0),
      I4 => \implication_variable_id_reg[4]_i_34\(0),
      I5 => \implication_variable_id_reg[3]_i_22_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_154_n_0\,
      I2 => \implication_variable_id[3]_i_27\,
      I3 => \implication_variable_id[2]_i_8\(0),
      I4 => \implication_variable_id[3]_i_27_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_196_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \implication_variable_id[2]_i_8\(0),
      I4 => \implication_variable_id[4]_i_39_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_196_n_0\
    );
\implication_variable_id[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => implication_variable_ids(1),
      I4 => \implication_variable_id_reg[4]_i_34\(0),
      I5 => \implication_variable_id_reg[4]_i_34_0\,
      O => \clause_count_reg[0]_rep__0_1\
    );
start_implication_finder_i_219: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => start_implication_finder_reg_i_184,
      I2 => start_implication_finder_reg_i_184_0,
      O => S(0)
    );
start_implication_finder_i_254: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_1\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_166_n_0\,
      O => \^variable_2_assignment_reg[0]_0\
    );
start_implication_finder_i_331: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__82_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__82_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \^slv_reg0_reg[3]\,
      I3 => Q(2),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__82_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__82_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_2\,
      Q => \^variable_2_assignment_reg[0]_1\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__82_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__82_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__82_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__82_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ is
  port (
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_99 : in STD_LOGIC;
    start_implication_finder_reg_i_99_0 : in STD_LOGIC;
    start_implication_finder_reg_i_99_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_40\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_40_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_24\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_12\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_24_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ is
  signal \FSM_sequential_state[0]_i_121_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_122_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_149_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_149_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_225_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_92_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_134_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal start_implication_finder_i_178_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_122\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_48\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of start_implication_finder_i_178 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of start_implication_finder_i_98 : label is "soft_lutpair150";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_121_n_0\
    );
\FSM_sequential_state[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_122_n_0\
    );
\FSM_sequential_state[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_121_n_0\,
      I4 => \FSM_sequential_state[0]_i_122_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(5),
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(6),
      I4 => clause_in_use_reg_1,
      O => \^slv_reg0_reg[4]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_149_n_0\
    );
\implication_variable_id[0]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_149_n_0\,
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[0]_i_40\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_149_n_0\
    );
\implication_variable_id[1]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_149_n_0\,
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[1]_i_40\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_225_n_0\,
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[2]_i_40_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_225_n_0\
    );
\implication_variable_id[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_92_n_0\,
      I2 => \implication_variable_id_reg[4]_i_24\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[3]_i_12\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_92_n_0\
    );
\implication_variable_id[4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_134_n_0\
    );
\implication_variable_id[4]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_134_n_0\,
      I2 => \implication_variable_id_reg[4]_i_24\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[4]_i_24_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_178_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_99,
      I4 => start_implication_finder_reg_i_99_0,
      I5 => start_implication_finder_reg_i_99_1,
      O => DI(0)
    );
start_implication_finder_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_178_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_99,
      I4 => start_implication_finder_reg_i_99_0,
      I5 => start_implication_finder_reg_i_99_1,
      O => S(0)
    );
start_implication_finder_i_178: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_178_n_0
    );
start_implication_finder_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_121_n_0\,
      O => \^clause_in_use_reg_0\
    );
\variable_1_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__28_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__28_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(5),
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__39_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__28_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__28_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__28_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__28_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__39_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_99_0 : in STD_LOGIC;
    start_implication_finder_reg_i_99_1 : in STD_LOGIC;
    start_implication_finder_reg_i_99_2 : in STD_LOGIC;
    start_implication_finder_reg_i_17 : in STD_LOGIC;
    start_implication_finder_reg_i_17_0 : in STD_LOGIC;
    start_implication_finder_reg_i_61 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_implication_finder_reg_i_61_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ is
  signal \FSM_sequential_state[0]_i_123_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_124_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal start_implication_finder_i_134_n_0 : STD_LOGIC;
  signal start_implication_finder_i_138_n_0 : STD_LOGIC;
  signal start_implication_finder_i_176_n_0 : STD_LOGIC;
  signal start_implication_finder_i_96_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_99_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_99_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_99_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_99_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_124\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_49\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of start_implication_finder_i_176 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of start_implication_finder_i_96 : label is "soft_lutpair152";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_99 : label is 11;
begin
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_123_n_0\
    );
\FSM_sequential_state[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_124_n_0\
    );
\FSM_sequential_state[0]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_123_n_0\,
      I4 => \FSM_sequential_state[0]_i_124_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => clause_in_use_reg_0,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_1,
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(6),
      I5 => Q(0),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_176_n_0,
      I2 => start_implication_finder_i_96_n_0,
      I3 => start_implication_finder_reg_i_99_0,
      I4 => start_implication_finder_reg_i_99_1,
      I5 => start_implication_finder_reg_i_99_2,
      O => start_implication_finder_i_134_n_0
    );
start_implication_finder_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_176_n_0,
      I2 => start_implication_finder_i_96_n_0,
      I3 => start_implication_finder_reg_i_99_0,
      I4 => start_implication_finder_reg_i_99_1,
      I5 => start_implication_finder_reg_i_99_2,
      O => start_implication_finder_i_138_n_0
    );
start_implication_finder_i_176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_176_n_0
    );
start_implication_finder_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_96_n_0,
      I1 => start_implication_finder_reg_i_17,
      I2 => start_implication_finder_reg_i_17_0,
      O => S(0)
    );
start_implication_finder_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_123_n_0\,
      O => start_implication_finder_i_96_n_0
    );
start_implication_finder_reg_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_61(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_99_n_1,
      CO(1) => start_implication_finder_reg_i_99_n_2,
      CO(0) => start_implication_finder_reg_i_99_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_134_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_99_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_138_n_0,
      S(2 downto 0) => start_implication_finder_reg_i_61_0(2 downto 0)
    );
state_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__27_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__27_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => clause_in_use_reg_0,
      I2 => \state__0\(0),
      I3 => clause_in_use_reg_1,
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__31_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__27_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__27_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__27_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__27_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__31_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_40_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_24_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_12\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_24_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ is
  signal \FSM_sequential_state[0]_i_83_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_84_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_151_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_151_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_227_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_94_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_136_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_id[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_33\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_84\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of start_implication_finder_i_177 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of start_implication_finder_i_94 : label is "soft_lutpair154";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_83_n_0\,
      I4 => \FSM_sequential_state[0]_i_84_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_83_n_0\
    );
\FSM_sequential_state[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_84_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_151_n_0\
    );
\implication_variable_id[0]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[0]_i_151_n_0\,
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => \implication_variable_id_reg[4]_i_24\(0),
      I4 => \implication_variable_id_reg[0]_i_40\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_151_n_0\
    );
\implication_variable_id[1]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[1]_i_151_n_0\,
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => \implication_variable_id_reg[4]_i_24\(0),
      I4 => \implication_variable_id_reg[1]_i_40\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_227_n_0\,
      I2 => \implication_variable_id_reg[2]_i_40\,
      I3 => \implication_variable_id_reg[4]_i_24\(0),
      I4 => \implication_variable_id_reg[2]_i_40_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_227_n_0\
    );
\implication_variable_id[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_94_n_0\,
      I2 => \implication_variable_id_reg[4]_i_24_0\,
      I3 => \implication_variable_id_reg[4]_i_24\(0),
      I4 => \implication_variable_id_reg[3]_i_12\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_94_n_0\
    );
\implication_variable_id[4]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_136_n_0\
    );
\implication_variable_id[4]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_136_n_0\,
      I2 => \implication_variable_id_reg[4]_i_24_0\,
      I3 => \implication_variable_id_reg[4]_i_24\(0),
      I4 => \implication_variable_id_reg[4]_i_24_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
start_implication_finder_i_177: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_83_n_0\,
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__26_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__26_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__38_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__26_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__26_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__26_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__26_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__38_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state[0]_i_10\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_i_4 : in STD_LOGIC;
    start_implication_finder_i_4_0 : in STD_LOGIC;
    start_implication_finder_i_4_1 : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ is
  signal \FSM_sequential_state[0]_i_95_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_96_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_39\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_96\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of start_implication_finder_i_149 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of start_implication_finder_i_95 : label is "soft_lutpair156";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_4\(2),
      I2 => \FSM_sequential_state[0]_i_4\(0),
      I3 => \FSM_sequential_state[0]_i_4\(1),
      O => \^variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_95_n_0\,
      I4 => \FSM_sequential_state[0]_i_96_n_0\,
      O => \^is_unit\(0)
    );
\FSM_sequential_state[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_95_n_0\
    );
\FSM_sequential_state[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_96_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => clause_in_use_reg_2,
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => start_implication_finder_i_4,
      I2 => start_implication_finder_i_4_0,
      I3 => start_implication_finder_i_4_1,
      O => \FSM_sequential_state[0]_i_10\
    );
start_implication_finder_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_95_n_0\,
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__25_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__25_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => clause_in_use_reg_2,
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__72_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__25_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__25_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__25_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__25_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__72_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state[0]_i_8\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_61 : in STD_LOGIC;
    start_implication_finder_reg_i_61_0 : in STD_LOGIC;
    start_implication_finder_reg_i_61_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_32_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_17 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ is
  signal \FSM_sequential_state[0]_i_169_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_170_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_118_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_118_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_194_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_183_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_225_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_148_n_0 : STD_LOGIC;
  signal start_implication_finder_i_93_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__71_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_170\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_78\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of start_implication_finder_i_148 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of start_implication_finder_i_93 : label is "soft_lutpair158";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_169_n_0\
    );
\FSM_sequential_state[0]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_170_n_0\
    );
\FSM_sequential_state[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8\(0),
      I2 => \FSM_sequential_state[0]_i_8\(4),
      I3 => \FSM_sequential_state[0]_i_8\(1),
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_169_n_0\,
      I4 => \FSM_sequential_state[0]_i_170_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_118_n_0\
    );
\implication_variable_id[0]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_118_n_0\,
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[0]_i_32\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_118_n_0\
    );
\implication_variable_id[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_118_n_0\,
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[1]_i_32\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_194_n_0\,
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[2]_i_32_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_194_n_0\
    );
\implication_variable_id[3]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_183_n_0\
    );
\implication_variable_id[3]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_183_n_0\,
      I2 => \implication_variable_id_reg[4]_i_46\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[3]_i_34\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_225_n_0\,
      I2 => \implication_variable_id_reg[4]_i_46\,
      I3 => \FSM_sequential_state[0]_i_8\(3),
      I4 => \implication_variable_id_reg[4]_i_46_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_225_n_0\
    );
start_implication_finder_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_148_n_0,
      I2 => start_implication_finder_i_93_n_0,
      I3 => start_implication_finder_reg_i_61,
      I4 => start_implication_finder_reg_i_61_0,
      I5 => start_implication_finder_reg_i_61_1,
      O => DI(0)
    );
start_implication_finder_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_148_n_0,
      I2 => start_implication_finder_i_93_n_0,
      I3 => start_implication_finder_reg_i_61,
      I4 => start_implication_finder_reg_i_61_0,
      I5 => start_implication_finder_reg_i_61_1,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
start_implication_finder_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_148_n_0
    );
start_implication_finder_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_93_n_0,
      I1 => start_implication_finder_reg_i_17,
      I2 => start_implication_finder_reg_i_61,
      O => S(0)
    );
start_implication_finder_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_169_n_0\,
      O => start_implication_finder_i_93_n_0
    );
state_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8\(3),
      I2 => \FSM_sequential_state[0]_i_8\(2),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__24_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__24_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__71_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__24_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__24_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__24_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__24_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__71_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ is
  port (
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ is
  signal \FSM_sequential_state[0]_i_161_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_162_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_162\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_74\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of start_implication_finder_i_147 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of start_implication_finder_i_92 : label is "soft_lutpair160";
begin
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_161_n_0\
    );
\FSM_sequential_state[0]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_162_n_0\
    );
\FSM_sequential_state[0]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_161_n_0\,
      I4 => \FSM_sequential_state[0]_i_162_n_0\,
      O => is_unit(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => \^slv_reg0_reg[8]\,
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \variable_3_assignment_reg[1]_1\,
      I3 => \state__0\(0),
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \^slv_reg0_reg[8]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_161_n_0\,
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__23_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__23_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => clause_in_use_reg_1,
      I3 => \^slv_reg0_reg[8]\,
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__73_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__23_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__23_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__23_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__23_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__73_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_61 : in STD_LOGIC;
    start_implication_finder_reg_i_61_0 : in STD_LOGIC;
    start_implication_finder_reg_i_61_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_32_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_46_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_17 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ is
  signal \FSM_sequential_state[0]_i_97_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_98_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_120_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_120_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_196_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_185_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_227_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_146_n_0 : STD_LOGIC;
  signal start_implication_finder_i_90_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__59_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_40\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_98\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of start_implication_finder_i_146 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of start_implication_finder_i_90 : label is "soft_lutpair162";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_97_n_0\,
      I4 => \FSM_sequential_state[0]_i_98_n_0\,
      O => \^is_unit\(0)
    );
\FSM_sequential_state[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_97_n_0\
    );
\FSM_sequential_state[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_98_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_120_n_0\
    );
\implication_variable_id[0]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_120_n_0\,
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \implication_variable_id_reg[0]_i_32\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_120_n_0\
    );
\implication_variable_id[1]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_120_n_0\,
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \implication_variable_id_reg[1]_i_32\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_196_n_0\,
      I2 => \implication_variable_id_reg[2]_i_32\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \implication_variable_id_reg[2]_i_32_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_196_n_0\
    );
\implication_variable_id[3]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_185_n_0\
    );
\implication_variable_id[3]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_185_n_0\,
      I2 => \implication_variable_id_reg[4]_i_46_0\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \implication_variable_id_reg[3]_i_34\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_227_n_0\,
      I2 => \implication_variable_id_reg[4]_i_46_0\,
      I3 => \implication_variable_id_reg[4]_i_46\(0),
      I4 => \implication_variable_id_reg[4]_i_46_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_227_n_0\
    );
start_implication_finder_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_146_n_0,
      I2 => start_implication_finder_i_90_n_0,
      I3 => start_implication_finder_reg_i_61,
      I4 => start_implication_finder_reg_i_61_0,
      I5 => start_implication_finder_reg_i_61_1,
      O => DI(0)
    );
start_implication_finder_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_146_n_0,
      I2 => start_implication_finder_i_90_n_0,
      I3 => start_implication_finder_reg_i_61,
      I4 => start_implication_finder_reg_i_61_0,
      I5 => start_implication_finder_reg_i_61_1,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
start_implication_finder_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_146_n_0
    );
start_implication_finder_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_90_n_0,
      I1 => start_implication_finder_reg_i_17,
      I2 => start_implication_finder_reg_i_61,
      O => S(0)
    );
start_implication_finder_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_97_n_0\,
      O => start_implication_finder_i_90_n_0
    );
\variable_1_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__22_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__22_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__59_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__22_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__22_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__22_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__22_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__59_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ is
  port (
    \FSM_sequential_state_reg[1]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    start_implication_finder_i_16 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ is
  signal \FSM_sequential_state[0]_i_105_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_106_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__21_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__66_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_106\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_44\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of start_implication_finder_i_145 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of start_implication_finder_i_91 : label is "soft_lutpair164";
begin
  \FSM_sequential_state_reg[1]_rep\ <= \^fsm_sequential_state_reg[1]_rep\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_105_n_0\
    );
\FSM_sequential_state[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_106_n_0\
    );
\FSM_sequential_state[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_105_n_0\,
      I4 => \FSM_sequential_state[0]_i_106_n_0\,
      O => \^is_unit\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \clause_in_use_i_2__21_n_0\,
      I1 => Q(2),
      I2 => Q(6),
      I3 => \^fsm_sequential_state_reg[1]_rep\,
      I4 => Q(5),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(4),
      O => \clause_in_use_i_2__21_n_0\
    );
clause_in_use_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \state__0\(0),
      I2 => \variable_3_assignment_reg[1]_2\,
      O => \^fsm_sequential_state_reg[1]_rep\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_16(2),
      I2 => start_implication_finder_i_16(3),
      I3 => start_implication_finder_i_16(4),
      O => \variable_1_assignment_reg[1]_2\
    );
start_implication_finder_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_105_n_0\,
      O => clause_in_use_reg_0
    );
state_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_16(1),
      I2 => start_implication_finder_i_16(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__21_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__21_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \clause_in_use_i_2__21_n_0\,
      I1 => Q(2),
      I2 => Q(6),
      I3 => \^fsm_sequential_state_reg[1]_rep\,
      I4 => Q(5),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__66_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__21_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__21_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__21_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__21_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__66_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_61 : in STD_LOGIC;
    start_implication_finder_reg_i_61_0 : in STD_LOGIC;
    start_implication_finder_reg_i_61_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_31\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_31_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_45\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_45_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_17 : in STD_LOGIC;
    start_implication_finder_reg_i_17_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ is
  signal \FSM_sequential_state[0]_i_103_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_104_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_114_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_114_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_190_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_179_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_221_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_144_n_0 : STD_LOGIC;
  signal start_implication_finder_i_87_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__58_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_104\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_43\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of start_implication_finder_i_144 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of start_implication_finder_i_87 : label is "soft_lutpair166";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_103_n_0\
    );
\FSM_sequential_state[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_104_n_0\
    );
\FSM_sequential_state[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_103_n_0\,
      I4 => \FSM_sequential_state[0]_i_104_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_114_n_0\
    );
\implication_variable_id[0]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_114_n_0\,
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[0]_i_31\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_114_n_0\
    );
\implication_variable_id[1]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_114_n_0\,
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[1]_i_31\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_190_n_0\,
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[2]_i_31_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_190_n_0\
    );
\implication_variable_id[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_179_n_0\
    );
\implication_variable_id[3]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_179_n_0\,
      I2 => \implication_variable_id_reg[4]_i_45\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[3]_i_33\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_221_n_0\,
      I2 => \implication_variable_id_reg[4]_i_45\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[4]_i_45_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_221_n_0\
    );
start_implication_finder_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_144_n_0,
      I2 => start_implication_finder_i_87_n_0,
      I3 => start_implication_finder_reg_i_61,
      I4 => start_implication_finder_reg_i_61_0,
      I5 => start_implication_finder_reg_i_61_1,
      O => DI(0)
    );
start_implication_finder_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_144_n_0,
      I2 => start_implication_finder_i_87_n_0,
      I3 => start_implication_finder_reg_i_61,
      I4 => start_implication_finder_reg_i_61_0,
      I5 => start_implication_finder_reg_i_61_1,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
start_implication_finder_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_144_n_0
    );
start_implication_finder_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_87_n_0,
      I1 => start_implication_finder_reg_i_17,
      I2 => start_implication_finder_reg_i_17_0,
      O => S(0)
    );
start_implication_finder_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_103_n_0\,
      O => start_implication_finder_i_87_n_0
    );
\variable_1_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__20_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__20_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__58_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__20_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__20_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__20_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__20_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__58_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_15\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_15_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_15_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ is
  signal \FSM_sequential_state[0]_i_107_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_108_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_109_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_107\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_109\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of start_implication_finder_i_81 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of start_implication_finder_i_89 : label is "soft_lutpair170";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \FSM_sequential_state[0]_i_107_n_0\
    );
\FSM_sequential_state[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[0]_i_108_n_0\
    );
\FSM_sequential_state[0]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      O => \FSM_sequential_state[0]_i_109_n_0\
    );
\FSM_sequential_state[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_107_n_0\,
      I1 => \FSM_sequential_state[0]_i_108_n_0\,
      I2 => \FSM_sequential_state[0]_i_109_n_0\,
      I3 => \FSM_sequential_state[0]_i_15\,
      I4 => \FSM_sequential_state[0]_i_15_0\,
      I5 => \FSM_sequential_state[0]_i_15_1\,
      O => variable_2_polarity_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[0]_i_108_n_0\,
      I4 => \FSM_sequential_state[0]_i_107_n_0\,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
start_implication_finder_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \FSM_sequential_state[0]_i_108_n_0\,
      O => clause_in_use_reg_0
    );
state_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__19_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__19_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__28_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__19_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__19_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__19_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__19_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__28_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_8\ : in STD_LOGIC;
    \implication_variable_id[0]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_8\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_164_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_165_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_165\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_81\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of start_implication_finder_i_256 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of start_implication_finder_i_329 : label is "soft_lutpair211";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[0]_i_8_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_8\,
      I3 => is_unit(1),
      I4 => \implication_variable_id[1]_i_8\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_164_n_0\
    );
\implication_variable_id[2]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_165_n_0\
    );
\implication_variable_id[2]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_164_n_0\,
      I4 => \implication_variable_id[2]_i_165_n_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
\implication_variable_id[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_256: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_164_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => S(0)
    );
\variable_1_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__81_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__81_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__81_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \state__0\(0),
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__81_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__81_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__81_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__81_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__81_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    variable_1_polarity_reg_0 : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_61_0 : in STD_LOGIC;
    start_implication_finder_reg_i_61_1 : in STD_LOGIC;
    start_implication_finder_reg_i_61_2 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_31_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_45_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_45_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_116_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_116_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_192_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_181_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_223_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_100_n_0 : STD_LOGIC;
  signal start_implication_finder_i_104_n_0 : STD_LOGIC;
  signal start_implication_finder_i_142_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_61_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_61_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_61_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_61_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_110\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_112\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of start_implication_finder_i_80 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of start_implication_finder_i_88 : label is "soft_lutpair172";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_61 : label is 11;
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \^variable_2_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[0]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_116_n_0\
    );
\implication_variable_id[0]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_116_n_0\,
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \implication_variable_id_reg[0]_i_31\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_116_n_0\
    );
\implication_variable_id[1]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_116_n_0\,
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \implication_variable_id_reg[1]_i_31\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_192_n_0\,
      I2 => \implication_variable_id_reg[2]_i_31\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \implication_variable_id_reg[2]_i_31_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_192_n_0\
    );
\implication_variable_id[3]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_181_n_0\
    );
\implication_variable_id[3]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_181_n_0\,
      I2 => \implication_variable_id_reg[4]_i_45_0\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \implication_variable_id_reg[3]_i_33\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_223_n_0\,
      I2 => \implication_variable_id_reg[4]_i_45_0\,
      I3 => \implication_variable_id_reg[4]_i_45\(0),
      I4 => \implication_variable_id_reg[4]_i_45_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_223_n_0\
    );
start_implication_finder_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_142_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_61_0,
      I4 => start_implication_finder_reg_i_61_1,
      I5 => start_implication_finder_reg_i_61_2,
      O => start_implication_finder_i_100_n_0
    );
start_implication_finder_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_142_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_61_0,
      I4 => start_implication_finder_reg_i_61_1,
      I5 => start_implication_finder_reg_i_61_2,
      O => start_implication_finder_i_104_n_0
    );
start_implication_finder_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_142_n_0
    );
start_implication_finder_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_polarity_reg_0\,
      I4 => \^variable_2_polarity_reg_0\,
      O => \^is_unit\(0)
    );
start_implication_finder_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \^variable_1_polarity_reg_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_reg_i_61: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_29(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_61_n_1,
      CO(1) => start_implication_finder_reg_i_61_n_2,
      CO(0) => start_implication_finder_reg_i_61_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_100_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_61_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_104_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
\variable_1_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__18_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__18_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__77_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => variable_1_polarity_reg_1,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__18_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__18_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__18_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__18_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__77_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state[0]_i_32\ : out STD_LOGIC;
    write_status_reg1 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_29 : in STD_LOGIC;
    start_implication_finder_reg_i_29_0 : in STD_LOGIC;
    start_implication_finder_reg_i_29_1 : in STD_LOGIC;
    \output_status_reg[2]\ : in STD_LOGIC;
    \output_status_reg[2]_0\ : in STD_LOGIC;
    \output_status_reg[2]_1\ : in STD_LOGIC;
    \output_status_reg[2]_2\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_implication_finder_reg : in STD_LOGIC;
    start_implication_finder_reg_0 : in STD_LOGIC;
    start_implication_finder_reg_1 : in STD_LOGIC;
    start_implication_finder_reg_2 : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_1\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_8_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ is
  signal \FSM_sequential_state[0]_i_29_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state[0]_i_32\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_114_n_0 : STD_LOGIC;
  signal state_i_77_n_0 : STD_LOGIC;
  signal state_i_78_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__69_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_114 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of start_implication_finder_i_59 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of state_i_35 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of state_i_78 : label is "soft_lutpair174";
begin
  \FSM_sequential_state[0]_i_32\ <= \^fsm_sequential_state[0]_i_32\;
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_8_0\(1),
      I2 => \FSM_sequential_state[0]_i_8_0\(0),
      I3 => \FSM_sequential_state[0]_i_8_0\(2),
      O => \FSM_sequential_state[0]_i_29_n_0\
    );
\FSM_sequential_state[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_29_n_0\,
      I1 => \FSM_sequential_state[0]_i_2\,
      I2 => \FSM_sequential_state[0]_i_2_0\,
      I3 => \FSM_sequential_state[0]_i_2_1\,
      O => \^fsm_sequential_state[0]_i_32\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => clause_in_use_reg_2,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
\output_status[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \output_status_reg[2]\,
      I1 => \^fsm_sequential_state[0]_i_32\,
      I2 => \output_status_reg[2]_0\,
      I3 => \output_status_reg[2]_1\,
      I4 => \output_status_reg[2]_2\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]\
    );
start_implication_finder_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_114_n_0
    );
start_implication_finder_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_sequential_state[0]_i_32\,
      I1 => \output_status_reg[2]_0\,
      I2 => start_implication_finder_reg,
      I3 => start_implication_finder_reg_0,
      I4 => start_implication_finder_reg_1,
      I5 => start_implication_finder_reg_2,
      O => write_status_reg1
    );
start_implication_finder_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_77_n_0,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_114_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_29,
      I4 => start_implication_finder_reg_i_29_0,
      I5 => start_implication_finder_reg_i_29_1,
      O => DI(0)
    );
start_implication_finder_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_114_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_29,
      I4 => start_implication_finder_reg_i_29_0,
      I5 => start_implication_finder_reg_i_29_1,
      O => S(0)
    );
state_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_77_n_0,
      I4 => state_i_78_n_0,
      O => \^is_unit\(0)
    );
state_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_77_n_0
    );
state_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_78_n_0
    );
\variable_1_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__17_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__17_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => clause_in_use_reg_2,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__69_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__17_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__17_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__17_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__17_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__69_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ is
  port (
    \FSM_sequential_state_reg[1]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_30\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_30_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_44\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_44_0\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ is
  signal \^fsm_sequential_state_reg[1]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_110_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_110_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_186_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_175_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_217_n_0\ : STD_LOGIC;
  signal state_i_75_n_0 : STD_LOGIC;
  signal state_i_76_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_id[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_115 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of start_implication_finder_i_60 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of state_i_34 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of state_i_76 : label is "soft_lutpair176";
begin
  \FSM_sequential_state_reg[1]_rep\ <= \^fsm_sequential_state_reg[1]_rep\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(3),
      I4 => \^fsm_sequential_state_reg[1]_rep\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => \state__0\(0),
      I2 => clause_in_use_reg_2,
      I3 => Q(1),
      I4 => Q(5),
      I5 => Q(0),
      O => \^fsm_sequential_state_reg[1]_rep\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_110_n_0\
    );
\implication_variable_id[0]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[0]_i_110_n_0\,
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[0]_i_30\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_110_n_0\
    );
\implication_variable_id[1]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[1]_i_110_n_0\,
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[1]_i_30\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_186_n_0\,
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[2]_i_30_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_186_n_0\
    );
\implication_variable_id[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_175_n_0\
    );
\implication_variable_id[3]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_175_n_0\,
      I2 => \implication_variable_id_reg[4]_i_44\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[3]_i_32\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_217_n_0\,
      I2 => \implication_variable_id_reg[4]_i_44\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[4]_i_44_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_217_n_0\
    );
start_implication_finder_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_75_n_0,
      O => clause_in_use_reg_0
    );
state_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_75_n_0,
      I4 => state_i_76_n_0,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
state_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_75_n_0
    );
state_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_76_n_0
    );
\variable_1_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__16_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__16_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(3),
      I4 => \^fsm_sequential_state_reg[1]_rep\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__17_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__16_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__16_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__16_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__16_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__17_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_3__14\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_3__14_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__15_0\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__15_1\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__15_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_6 : in STD_LOGIC;
    start_implication_finder_reg_i_6_0 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal state_i_73_n_0 : STD_LOGIC;
  signal state_i_74_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__8_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_113 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of start_implication_finder_i_58 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of state_i_33 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of state_i_74 : label is "soft_lutpair178";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \variable_3_id_reg_n_0_[0]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \variable_3_id_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \variable_3_id_reg_n_0_[2]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \variable_3_id_reg_n_0_[3]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \variable_3_id_reg_n_0_[4]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_6,
      I2 => start_implication_finder_reg_i_6_0,
      O => S(0)
    );
start_implication_finder_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_73_n_0,
      O => \^clause_in_use_reg_0\
    );
state_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
state_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_73_n_0,
      I4 => state_i_74_n_0,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
state_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_73_n_0
    );
state_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_74_n_0
    );
\variable_1_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__15_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__15_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__53_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__15_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__15_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__15_n_0\
    );
\variable_3_assignment[1]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_assignment[1]_i_3__14\,
      I2 => \variable_3_assignment[1]_i_5__8_n_0\,
      I3 => \variable_3_assignment[1]_i_3__14_0\,
      I4 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id_reg[4]_0\
    );
\variable_3_assignment[1]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_3_assignment[1]_i_4__15_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_3_assignment[1]_i_4__15_1\,
      I4 => \variable_3_assignment[1]_i_4__15_2\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_assignment[1]_i_5__8_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__15_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__53_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_29 : in STD_LOGIC;
    start_implication_finder_reg_i_29_0 : in STD_LOGIC;
    start_implication_finder_reg_i_29_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_30_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_44_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_32\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_44_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_112_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_112_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_188_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_177_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_219_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_112_n_0 : STD_LOGIC;
  signal state_i_71_n_0 : STD_LOGIC;
  signal state_i_72_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_112 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of start_implication_finder_i_57 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of state_i_32 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of state_i_72 : label is "soft_lutpair180";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_112_n_0\
    );
\implication_variable_id[0]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_112_n_0\,
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \implication_variable_id_reg[0]_i_30\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_112_n_0\
    );
\implication_variable_id[1]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_112_n_0\,
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \implication_variable_id_reg[1]_i_30\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_188_n_0\,
      I2 => \implication_variable_id_reg[2]_i_30\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \implication_variable_id_reg[2]_i_30_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_188_n_0\
    );
\implication_variable_id[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_177_n_0\
    );
\implication_variable_id[3]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_177_n_0\,
      I2 => \implication_variable_id_reg[4]_i_44_0\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \implication_variable_id_reg[3]_i_32\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_219_n_0\,
      I2 => \implication_variable_id_reg[4]_i_44_0\,
      I3 => \implication_variable_id_reg[4]_i_44\(0),
      I4 => \implication_variable_id_reg[4]_i_44_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_219_n_0\
    );
start_implication_finder_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_112_n_0
    );
start_implication_finder_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_71_n_0,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_112_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_29,
      I4 => start_implication_finder_reg_i_29_0,
      I5 => start_implication_finder_reg_i_29_1,
      O => DI(0)
    );
start_implication_finder_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_112_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_29,
      I4 => start_implication_finder_reg_i_29_0,
      I5 => start_implication_finder_reg_i_29_1,
      O => S(0)
    );
state_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_71_n_0,
      I4 => state_i_72_n_0,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
state_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_71_n_0
    );
state_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_72_n_0
    );
\variable_1_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__14_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__14_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__76_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__14_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__14_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__14_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__14_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__76_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ is
  port (
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal state_i_69_n_0 : STD_LOGIC;
  signal state_i_70_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_111 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of start_implication_finder_i_56 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of state_i_31 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of state_i_70 : label is "soft_lutpair182";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_4\(2),
      I2 => \FSM_sequential_state[0]_i_4\(1),
      I3 => \FSM_sequential_state[0]_i_4\(0),
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \^slv_reg0_reg[8]\,
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(3),
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      O => \^slv_reg0_reg[8]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_69_n_0,
      O => clause_in_use_reg_0
    );
state_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_69_n_0,
      I4 => state_i_70_n_0,
      O => \^is_unit\(0)
    );
state_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_69_n_0
    );
state_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_70_n_0
    );
\variable_1_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__13_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__13_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^slv_reg0_reg[8]\,
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(3),
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__37_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__13_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__13_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__13_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__13_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__37_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_29 : in STD_LOGIC;
    start_implication_finder_reg_i_29_0 : in STD_LOGIC;
    start_implication_finder_reg_i_29_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_29_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_6 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_106_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_106_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_182_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_171_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_213_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_110_n_0 : STD_LOGIC;
  signal start_implication_finder_i_55_n_0 : STD_LOGIC;
  signal state_i_67_n_0 : STD_LOGIC;
  signal state_i_68_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_110 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of start_implication_finder_i_55 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of state_i_30 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of state_i_68 : label is "soft_lutpair184";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_4\(0),
      I2 => \FSM_sequential_state[0]_i_4_0\,
      I3 => \FSM_sequential_state[0]_i_4_1\,
      I4 => \FSM_sequential_state[0]_i_4\(3),
      I5 => \FSM_sequential_state[0]_i_4\(4),
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_106_n_0\
    );
\implication_variable_id[0]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_106_n_0\,
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \FSM_sequential_state[0]_i_4\(2),
      I4 => \implication_variable_id_reg[0]_i_29\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_106_n_0\
    );
\implication_variable_id[1]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_106_n_0\,
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \FSM_sequential_state[0]_i_4\(2),
      I4 => \implication_variable_id_reg[1]_i_29\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_182_n_0\
    );
\implication_variable_id[2]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_182_n_0\,
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \FSM_sequential_state[0]_i_4\(2),
      I4 => \implication_variable_id_reg[2]_i_29_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_171_n_0\
    );
\implication_variable_id[3]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_171_n_0\,
      I2 => \implication_variable_id_reg[4]_i_43\,
      I3 => \FSM_sequential_state[0]_i_4\(2),
      I4 => \implication_variable_id_reg[3]_i_31\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_213_n_0\,
      I2 => \implication_variable_id_reg[4]_i_43\,
      I3 => \FSM_sequential_state[0]_i_4\(2),
      I4 => \implication_variable_id_reg[4]_i_43_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_213_n_0\
    );
start_implication_finder_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_110_n_0
    );
start_implication_finder_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_55_n_0,
      I1 => start_implication_finder_reg_i_29,
      I2 => start_implication_finder_reg_i_6,
      O => S(0)
    );
start_implication_finder_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => state_i_67_n_0,
      O => start_implication_finder_i_55_n_0
    );
start_implication_finder_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_110_n_0,
      I2 => start_implication_finder_i_55_n_0,
      I3 => start_implication_finder_reg_i_29,
      I4 => start_implication_finder_reg_i_29_0,
      I5 => start_implication_finder_reg_i_29_1,
      O => DI(0)
    );
start_implication_finder_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_110_n_0,
      I2 => start_implication_finder_i_55_n_0,
      I3 => start_implication_finder_reg_i_29,
      I4 => start_implication_finder_reg_i_29_0,
      I5 => start_implication_finder_reg_i_29_1,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
state_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \FSM_sequential_state[0]_i_4\(2),
      I2 => \FSM_sequential_state[0]_i_4\(1),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
state_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_67_n_0,
      I4 => state_i_68_n_0,
      O => \^is_unit\(0)
    );
state_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_67_n_0
    );
state_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => state_i_68_n_0
    );
\variable_1_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__12_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__12_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__36_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__12_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__12_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__12_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__12_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__36_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ is
  port (
    \FSM_sequential_state_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_implication_finder_reg_i_6 : in STD_LOGIC;
    start_implication_finder_reg_i_6_0 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ is
  signal \^fsm_sequential_state_reg[0]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal state_i_65_n_0 : STD_LOGIC;
  signal state_i_66_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_109 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of start_implication_finder_i_52 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of state_i_29 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of state_i_66 : label is "soft_lutpair186";
begin
  \FSM_sequential_state_reg[0]_rep\ <= \^fsm_sequential_state_reg[0]_rep\;
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => clause_in_use_reg_1,
      I4 => \^fsm_sequential_state_reg[0]_rep\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_2\,
      I1 => \state__0\(0),
      I2 => \variable_3_assignment_reg[1]_1\,
      I3 => Q(1),
      I4 => Q(4),
      O => \^fsm_sequential_state_reg[0]_rep\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_6,
      I2 => start_implication_finder_reg_i_6_0,
      O => S(0)
    );
start_implication_finder_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_65_n_0,
      O => \^clause_in_use_reg_0\
    );
state_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_65_n_0,
      I4 => state_i_66_n_0,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
state_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_65_n_0
    );
state_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_66_n_0
    );
\variable_1_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__11_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__11_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => clause_in_use_reg_1,
      I4 => \^fsm_sequential_state_reg[0]_rep\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__35_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__11_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__11_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__11_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__11_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__35_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_29_0 : in STD_LOGIC;
    start_implication_finder_reg_i_29_1 : in STD_LOGIC;
    start_implication_finder_reg_i_29_2 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_29_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_31\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_43_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_108_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_108_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_184_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_173_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_215_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_108_n_0 : STD_LOGIC;
  signal start_implication_finder_i_62_n_0 : STD_LOGIC;
  signal start_implication_finder_i_66_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_29_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_29_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_29_n_3 : STD_LOGIC;
  signal state_i_63_n_0 : STD_LOGIC;
  signal state_i_64_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__68_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_108 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of start_implication_finder_i_54 : label is "soft_lutpair188";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_29 : label is 11;
  attribute SOFT_HLUTNM of state_i_28 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of state_i_64 : label is "soft_lutpair188";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_2,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_108_n_0\
    );
\implication_variable_id[0]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_108_n_0\,
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \implication_variable_id_reg[0]_i_29\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_108_n_0\
    );
\implication_variable_id[1]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_108_n_0\,
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \implication_variable_id_reg[1]_i_29\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_184_n_0\,
      I2 => \implication_variable_id_reg[2]_i_29\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \implication_variable_id_reg[2]_i_29_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_184_n_0\
    );
\implication_variable_id[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_173_n_0\
    );
\implication_variable_id[3]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_173_n_0\,
      I2 => \implication_variable_id_reg[4]_i_43_0\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \implication_variable_id_reg[3]_i_31\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_215_n_0\,
      I2 => \implication_variable_id_reg[4]_i_43_0\,
      I3 => \implication_variable_id_reg[4]_i_43\(0),
      I4 => \implication_variable_id_reg[4]_i_43_1\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_215_n_0\
    );
start_implication_finder_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_108_n_0
    );
start_implication_finder_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_63_n_0,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_108_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_29_0,
      I4 => start_implication_finder_reg_i_29_1,
      I5 => start_implication_finder_reg_i_29_2,
      O => start_implication_finder_i_62_n_0
    );
start_implication_finder_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_108_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_29_0,
      I4 => start_implication_finder_reg_i_29_1,
      I5 => start_implication_finder_reg_i_29_2,
      O => start_implication_finder_i_66_n_0
    );
start_implication_finder_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_10(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_29_n_1,
      CO(1) => start_implication_finder_reg_i_29_n_2,
      CO(0) => start_implication_finder_reg_i_29_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_62_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_29_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_66_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
state_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_63_n_0,
      I4 => state_i_64_n_0,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
state_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_63_n_0
    );
state_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_64_n_0
    );
\variable_1_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__10_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__10_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => clause_in_use_reg_1,
      I4 => clause_in_use_reg_2,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__68_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__10_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__10_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__10_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__10_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__68_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal state_i_61_n_0 : STD_LOGIC;
  signal state_i_62_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__67_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_53 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of start_implication_finder_i_77 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of state_i_27 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of state_i_62 : label is "soft_lutpair192";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(2),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_61_n_0,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_61_n_0,
      I4 => state_i_62_n_0,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
state_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_61_n_0
    );
state_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_62_n_0
    );
state_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__9_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__9_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => clause_in_use_reg_2,
      I4 => Q(2),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__67_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__9_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__9_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__9_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__9_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__67_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_1\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_implication_finder_reg : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    clause_in_use_reg_0 : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_280 : in STD_LOGIC;
    start_implication_finder_reg_i_280_0 : in STD_LOGIC;
    start_implication_finder_reg_i_280_1 : in STD_LOGIC;
    \implication_variable_id[3]_i_27\ : in STD_LOGIC;
    \implication_variable_id[4]_i_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id[3]_i_27_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39\ : in STD_LOGIC;
    \implication_variable_id[4]_i_39_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_8\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23\ : in STD_LOGIC;
    \implication_variable_id[3]_i_23_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_35_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_184_0 : in STD_LOGIC;
    start_implication_finder_reg_i_184_1 : in STD_LOGIC;
    start_implication_finder_reg_i_150_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_implication_finder_reg_i_116_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_reg_i_82_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_reg_i_44_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_reg_i_17_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_reg_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_reg_i_2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_implication_finder_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_status_reg1 : in STD_LOGIC;
    start_implication_finder_reg_2 : in STD_LOGIC;
    start_implication_finder_reg_3 : in STD_LOGIC;
    start_implication_finder_reg_4 : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_162_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_163_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_80_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_152_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_194_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_218_n_0 : STD_LOGIC;
  signal start_implication_finder_i_251_n_0 : STD_LOGIC;
  signal start_implication_finder_i_328_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_116_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_116_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_116_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_116_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_150_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_150_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_150_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_150_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_17_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_17_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_17_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_17_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_184_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_184_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_184_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_184_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_2_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_2_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_44_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_44_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_44_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_44_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_6_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_6_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_6_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_6_n_3 : STD_LOGIC;
  signal start_implication_finder_reg_i_82_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_82_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_82_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_82_n_3 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_116_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_150_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_184_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_start_implication_finder_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start_implication_finder_reg_i_82_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_163\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_79\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of start_implication_finder_i_251 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of start_implication_finder_i_328 : label is "soft_lutpair214";
begin
  CO(0) <= \^co\(0);
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => clause_in_use_reg_1,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_162_n_0\
    );
\implication_variable_id[2]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => \implication_variable_id[2]_i_163_n_0\
    );
\implication_variable_id[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_80_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[2]_i_8\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[2]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_162_n_0\,
      I4 => \implication_variable_id[2]_i_163_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[2]_i_80_n_0\
    );
\implication_variable_id[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[3]_i_152_n_0\
    );
\implication_variable_id[3]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[3]_i_23\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[3]_i_23_0\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[3]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_152_n_0\,
      I2 => \implication_variable_id[3]_i_27\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[3]_i_27_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[4]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_194_n_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[4]_i_39_0\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[4]_i_194_n_0\
    );
\implication_variable_id[4]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[4]_i_39\,
      I3 => \implication_variable_id[4]_i_35\(0),
      I4 => \implication_variable_id[4]_i_35_0\,
      O => \clause_count_reg[0]_rep__0_1\
    );
start_implication_finder_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => start_implication_finder_reg_1(0),
      I2 => write_status_reg1,
      I3 => start_implication_finder_reg_2,
      I4 => start_implication_finder_reg_3,
      I5 => start_implication_finder_reg_4,
      O => start_implication_finder_reg
    );
start_implication_finder_i_218: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_251_n_0,
      I1 => start_implication_finder_reg_i_184_0,
      I2 => start_implication_finder_reg_i_184_1,
      O => start_implication_finder_i_218_n_0
    );
start_implication_finder_i_251: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => \implication_variable_id[2]_i_162_n_0\,
      O => start_implication_finder_i_251_n_0
    );
start_implication_finder_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_328_n_0,
      I2 => start_implication_finder_i_251_n_0,
      I3 => start_implication_finder_reg_i_280,
      I4 => start_implication_finder_reg_i_280_0,
      I5 => start_implication_finder_reg_i_280_1,
      O => DI(0)
    );
start_implication_finder_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_328_n_0,
      I2 => start_implication_finder_i_251_n_0,
      I3 => start_implication_finder_reg_i_280,
      I4 => start_implication_finder_reg_i_280_0,
      I5 => start_implication_finder_reg_i_280_1,
      O => S(0)
    );
start_implication_finder_i_328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_328_n_0
    );
start_implication_finder_reg_i_116: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_150_n_0,
      CO(3) => start_implication_finder_reg_i_116_n_0,
      CO(2) => start_implication_finder_reg_i_116_n_1,
      CO(1) => start_implication_finder_reg_i_116_n_2,
      CO(0) => start_implication_finder_reg_i_116_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_116_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => start_implication_finder_reg_i_82_0(3 downto 0)
    );
start_implication_finder_reg_i_150: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_184_n_0,
      CO(3) => start_implication_finder_reg_i_150_n_0,
      CO(2) => start_implication_finder_reg_i_150_n_1,
      CO(1) => start_implication_finder_reg_i_150_n_2,
      CO(0) => start_implication_finder_reg_i_150_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_150_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => start_implication_finder_reg_i_116_0(3 downto 0)
    );
start_implication_finder_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_44_n_0,
      CO(3) => start_implication_finder_reg_i_17_n_0,
      CO(2) => start_implication_finder_reg_i_17_n_1,
      CO(1) => start_implication_finder_reg_i_17_n_2,
      CO(0) => start_implication_finder_reg_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => start_implication_finder_reg_i_6_0(3 downto 0)
    );
start_implication_finder_reg_i_184: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => start_implication_finder_reg_i_184_n_0,
      CO(2) => start_implication_finder_reg_i_184_n_1,
      CO(1) => start_implication_finder_reg_i_184_n_2,
      CO(0) => start_implication_finder_reg_i_184_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_184_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_218_n_0,
      S(2 downto 0) => start_implication_finder_reg_i_150_0(2 downto 0)
    );
start_implication_finder_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_6_n_0,
      CO(3) => NLW_start_implication_finder_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => start_implication_finder_reg_i_2_n_2,
      CO(0) => start_implication_finder_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => start_implication_finder_reg_0(2 downto 0)
    );
start_implication_finder_reg_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_82_n_0,
      CO(3) => start_implication_finder_reg_i_44_n_0,
      CO(2) => start_implication_finder_reg_i_44_n_1,
      CO(1) => start_implication_finder_reg_i_44_n_2,
      CO(0) => start_implication_finder_reg_i_44_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_44_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => start_implication_finder_reg_i_17_0(3 downto 0)
    );
start_implication_finder_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_17_n_0,
      CO(3) => start_implication_finder_reg_i_6_n_0,
      CO(2) => start_implication_finder_reg_i_6_n_1,
      CO(1) => start_implication_finder_reg_i_6_n_2,
      CO(0) => start_implication_finder_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => start_implication_finder_reg_i_2_0(3 downto 0)
    );
start_implication_finder_reg_i_82: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_116_n_0,
      CO(3) => start_implication_finder_reg_i_82_n_0,
      CO(2) => start_implication_finder_reg_i_82_n_1,
      CO(1) => start_implication_finder_reg_i_82_n_2,
      CO(0) => start_implication_finder_reg_i_82_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_start_implication_finder_reg_i_82_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => start_implication_finder_reg_i_44_0(3 downto 0)
    );
\variable_1_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__80_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__80_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => clause_in_use_reg_0,
      I1 => clause_in_use_reg_1,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__11_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__80_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__80_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__80_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__80_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__11_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_10 : in STD_LOGIC;
    start_implication_finder_reg_i_10_0 : in STD_LOGIC;
    start_implication_finder_reg_i_10_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_35\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \implication_variable_id_reg[0]_i_35\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_35\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_35_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_42_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_6 : in STD_LOGIC;
    start_implication_finder_reg_i_6_0 : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_4_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_129_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_129_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_205_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_167_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_209_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_49_n_0 : STD_LOGIC;
  signal start_implication_finder_i_76_n_0 : STD_LOGIC;
  signal state_i_59_n_0 : STD_LOGIC;
  signal state_i_60_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_49 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of start_implication_finder_i_76 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of state_i_26 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of state_i_60 : label is "soft_lutpair194";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => is_unit(2),
      I2 => is_unit(1),
      I3 => is_unit(0),
      I4 => \FSM_sequential_state[0]_i_4\,
      I5 => \FSM_sequential_state[0]_i_4_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_129_n_0\
    );
\implication_variable_id[0]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_129_n_0\,
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[0]_i_35\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_129_n_0\
    );
\implication_variable_id[1]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_129_n_0\,
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[1]_i_35\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_205_n_0\,
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[2]_i_35_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_205_n_0\
    );
\implication_variable_id[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_167_n_0\
    );
\implication_variable_id[3]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_167_n_0\,
      I2 => \implication_variable_id_reg[4]_i_42\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[3]_i_30\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_209_n_0\,
      I2 => \implication_variable_id_reg[4]_i_42\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[4]_i_42_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_209_n_0\
    );
start_implication_finder_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_49_n_0,
      I1 => start_implication_finder_reg_i_6,
      I2 => start_implication_finder_reg_i_6_0,
      O => S(0)
    );
start_implication_finder_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_76_n_0,
      I2 => start_implication_finder_i_49_n_0,
      I3 => start_implication_finder_reg_i_10,
      I4 => start_implication_finder_reg_i_10_0,
      I5 => start_implication_finder_reg_i_10_1,
      O => DI(0)
    );
start_implication_finder_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_76_n_0,
      I2 => start_implication_finder_i_49_n_0,
      I3 => start_implication_finder_reg_i_10,
      I4 => start_implication_finder_reg_i_10_0,
      I5 => start_implication_finder_reg_i_10_1,
      O => \variable_1_assignment_reg[1]_2\(0)
    );
start_implication_finder_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => state_i_59_n_0,
      O => start_implication_finder_i_49_n_0
    );
start_implication_finder_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_76_n_0
    );
state_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_59_n_0,
      I4 => state_i_60_n_0,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
state_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_59_n_0
    );
state_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => state_i_60_n_0
    );
\variable_1_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__8_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__8_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__57_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__8_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__8_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__8_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__8_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__57_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    state_reg_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_14\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_14_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_14_1\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ is
  signal \FSM_sequential_state[0]_i_101_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state_i_55_n_0 : STD_LOGIC;
  signal state_i_56_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_101\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of start_implication_finder_i_51 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of state_i_24 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of state_i_56 : label is "soft_lutpair196";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      O => \FSM_sequential_state[0]_i_101_n_0\
    );
\FSM_sequential_state[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => state_i_56_n_0,
      I1 => state_i_55_n_0,
      I2 => \FSM_sequential_state[0]_i_101_n_0\,
      I3 => \FSM_sequential_state[0]_i_14\,
      I4 => \FSM_sequential_state[0]_i_14_0\,
      I5 => \FSM_sequential_state[0]_i_14_1\,
      O => variable_2_polarity_reg_0
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_55_n_0,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_55_n_0,
      I4 => state_i_56_n_0,
      O => \^is_unit\(0)
    );
state_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_55_n_0
    );
state_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_56_n_0
    );
state_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => state_reg_i_3(1),
      I2 => state_reg_i_3(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_1\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__7_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__7_n_0\,
      Q => \^variable_1_assignment_reg[1]_1\,
      R => '0'
    );
\variable_1_id[4]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__27_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__7_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__7_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__7_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__7_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__27_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    variable_1_polarity_reg_0 : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_10 : in STD_LOGIC;
    start_implication_finder_reg_i_10_0 : in STD_LOGIC;
    start_implication_finder_reg_i_10_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_35\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_i_35\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_35\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_35_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_42\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_30\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_42_0\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_131_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_131_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_207_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_169_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_211_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_74_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__75_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_102\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of start_implication_finder_i_50 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of state_i_25 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of state_i_58 : label is "soft_lutpair198";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_131_n_0\
    );
\implication_variable_id[0]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_131_n_0\,
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[0]_i_35\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_131_n_0\
    );
\implication_variable_id[1]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_131_n_0\,
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[1]_i_35\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_207_n_0\,
      I2 => \implication_variable_id_reg[2]_i_35\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[2]_i_35_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_207_n_0\
    );
\implication_variable_id[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_169_n_0\
    );
\implication_variable_id[3]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_169_n_0\,
      I2 => \implication_variable_id_reg[4]_i_42\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[3]_i_30\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_211_n_0\,
      I2 => \implication_variable_id_reg[4]_i_42\,
      I3 => is_unit(0),
      I4 => \implication_variable_id_reg[4]_i_42_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_211_n_0\
    );
start_implication_finder_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_74_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_10,
      I4 => start_implication_finder_reg_i_10_0,
      I5 => start_implication_finder_reg_i_10_1,
      O => DI(0)
    );
start_implication_finder_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_74_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_10,
      I4 => start_implication_finder_reg_i_10_0,
      I5 => start_implication_finder_reg_i_10_1,
      O => S(0)
    );
start_implication_finder_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \^variable_1_polarity_reg_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_74_n_0
    );
state_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_polarity_reg_0\,
      I4 => \^variable_2_polarity_reg_0\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
state_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_polarity_reg_0\
    );
state_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \^variable_2_polarity_reg_0\
    );
\variable_1_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__6_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__6_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__75_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => variable_1_polarity_reg_1,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__6_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__6_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__6_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__6_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__75_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__14_n_0\ : STD_LOGIC;
  signal \clause_in_use_i_3__2_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal state_i_48_n_0 : STD_LOGIC;
  signal state_i_49_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_27 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of start_implication_finder_i_73 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of state_i_18 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of state_i_49 : label is "soft_lutpair200";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__14_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(6),
      I5 => \clause_in_use_i_3__2_n_0\,
      O => \clause_in_use_i_2__14_n_0\
    );
\clause_in_use_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(5),
      O => \clause_in_use_i_3__2_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_48_n_0,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_48_n_0,
      I4 => state_i_49_n_0,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
state_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_48_n_0
    );
state_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_49_n_0
    );
\variable_1_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__5_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__5_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__14_n_0\,
      I1 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__61_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__5_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__5_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__5_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__5_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__61_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ is
  port (
    \FSM_sequential_state_reg[0]_rep\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    variable_1_polarity_reg_0 : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : in STD_LOGIC;
    start_implication_finder_reg_i_10 : in STD_LOGIC;
    start_implication_finder_reg_i_10_0 : in STD_LOGIC;
    start_implication_finder_reg_i_10_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_34\ : in STD_LOGIC;
    start_implication_finder_i_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \implication_variable_id_reg[0]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_34_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_41_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_2 : in STD_LOGIC;
    clause_in_use_reg_3 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ is
  signal \^fsm_sequential_state_reg[0]_rep\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_125_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_125_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_201_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_163_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_205_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_72_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_100\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of start_implication_finder_i_28 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of state_i_17 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of state_i_47 : label is "soft_lutpair202";
begin
  \FSM_sequential_state_reg[0]_rep\ <= \^fsm_sequential_state_reg[0]_rep\;
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(6),
      I4 => \^fsm_sequential_state_reg[0]_rep\,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => clause_in_use_reg_1,
      I1 => \state__0\(0),
      I2 => clause_in_use_reg_2,
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(5),
      O => \^fsm_sequential_state_reg[0]_rep\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_3
    );
\implication_assignment[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_125_n_0\
    );
\implication_variable_id[0]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[0]_i_125_n_0\,
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => start_implication_finder_i_16(2),
      I4 => \implication_variable_id_reg[0]_i_34\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_125_n_0\
    );
\implication_variable_id[1]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[1]_i_125_n_0\,
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => start_implication_finder_i_16(2),
      I4 => \implication_variable_id_reg[1]_i_34\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[2]_i_201_n_0\,
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => start_implication_finder_i_16(2),
      I4 => \implication_variable_id_reg[2]_i_34_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_201_n_0\
    );
\implication_variable_id[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_163_n_0\
    );
\implication_variable_id[3]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[3]_i_163_n_0\,
      I2 => \implication_variable_id_reg[4]_i_41\,
      I3 => start_implication_finder_i_16(2),
      I4 => \implication_variable_id_reg[3]_i_29\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \implication_variable_id[4]_i_205_n_0\,
      I2 => \implication_variable_id_reg[4]_i_41\,
      I3 => start_implication_finder_i_16(2),
      I4 => \implication_variable_id_reg[4]_i_41_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_205_n_0\
    );
start_implication_finder_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \^variable_1_polarity_reg_0\,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_72_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_10,
      I4 => start_implication_finder_reg_i_10_0,
      I5 => start_implication_finder_reg_i_10_1,
      O => DI(0)
    );
start_implication_finder_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_72_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_10,
      I4 => start_implication_finder_reg_i_10_0,
      I5 => start_implication_finder_reg_i_10_1,
      O => S(0)
    );
start_implication_finder_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_16(3),
      I2 => start_implication_finder_i_16(0),
      I3 => start_implication_finder_i_16(1),
      O => \variable_1_assignment_reg[1]_0\
    );
start_implication_finder_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_72_n_0
    );
state_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_polarity_reg_0\,
      I4 => \^variable_2_polarity_reg_0\,
      O => \^is_unit\(0)
    );
state_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_polarity_reg_0\
    );
state_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \^variable_2_polarity_reg_0\
    );
\variable_1_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_1\,
      O => \variable_1_assignment[1]_i_1__4_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__4_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(6),
      I4 => \^fsm_sequential_state_reg[0]_rep\,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__33_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => variable_1_polarity_reg_1,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__4_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__4_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__4_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__4_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__33_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_implication_finder_reg_i_2 : in STD_LOGIC;
    start_implication_finder_reg_i_2_0 : in STD_LOGIC;
    \FSM_sequential_state[0]_i_14\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_14_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_14_1\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ is
  signal \FSM_sequential_state[0]_i_99_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__5_n_0\ : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal state_i_44_n_0 : STD_LOGIC;
  signal state_i_45_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_99\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of start_implication_finder_i_26 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of state_i_16 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of state_i_45 : label is "soft_lutpair204";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => state_i_45_n_0,
      I1 => state_i_44_n_0,
      I2 => \FSM_sequential_state[0]_i_99_n_0\,
      I3 => \FSM_sequential_state[0]_i_14\,
      I4 => \FSM_sequential_state[0]_i_14_0\,
      I5 => \FSM_sequential_state[0]_i_14_1\,
      O => variable_2_polarity_reg_0
    );
\FSM_sequential_state[0]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      O => \FSM_sequential_state[0]_i_99_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \clause_in_use_i_2__5_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(1),
      O => \clause_in_use_i_2__5_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_44_n_0,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
start_implication_finder_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^clause_in_use_reg_0\,
      I1 => start_implication_finder_reg_i_2,
      I2 => start_implication_finder_reg_i_2_0,
      O => S(0)
    );
state_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_44_n_0,
      I4 => state_i_45_n_0,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
state_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_44_n_0
    );
state_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_45_n_0
    );
state_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(0),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_2\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__3_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__3_n_0\,
      Q => \^variable_1_assignment_reg[1]_2\,
      R => '0'
    );
\variable_1_id[4]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clause_in_use_i_2__5_n_0\,
      I1 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__34_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__3_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__3_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__3_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__3_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__34_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    start_implication_finder_reg_i_10_0 : in STD_LOGIC;
    start_implication_finder_reg_i_10_1 : in STD_LOGIC;
    start_implication_finder_reg_i_10_2 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_34\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \implication_variable_id_reg[0]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_34\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_34_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_41\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_29\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_41_0\ : in STD_LOGIC;
    start_implication_finder_reg_i_2 : in STD_LOGIC;
    start_implication_finder_reg_i_2_0 : in STD_LOGIC;
    start_implication_finder_reg_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_implication_finder_reg_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_127_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_127_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_203_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_165_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_207_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal start_implication_finder_i_23_n_0 : STD_LOGIC;
  signal start_implication_finder_i_30_n_0 : STD_LOGIC;
  signal start_implication_finder_i_34_n_0 : STD_LOGIC;
  signal start_implication_finder_i_70_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_10_n_1 : STD_LOGIC;
  signal start_implication_finder_reg_i_10_n_2 : STD_LOGIC;
  signal start_implication_finder_reg_i_10_n_3 : STD_LOGIC;
  signal state_i_42_n_0 : STD_LOGIC;
  signal state_i_43_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__70_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_23 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of start_implication_finder_i_70 : label is "soft_lutpair205";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_10 : label is 11;
  attribute SOFT_HLUTNM of state_i_15 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of state_i_43 : label is "soft_lutpair206";
begin
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      O => \^slv_reg0_reg[6]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_127_n_0\
    );
\implication_variable_id[0]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[0]_i_127_n_0\,
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => is_unit(3),
      I4 => \implication_variable_id_reg[0]_i_34\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_127_n_0\
    );
\implication_variable_id[1]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[1]_i_127_n_0\,
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => is_unit(3),
      I4 => \implication_variable_id_reg[1]_i_34\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[2]_i_203_n_0\,
      I2 => \implication_variable_id_reg[2]_i_34\,
      I3 => is_unit(3),
      I4 => \implication_variable_id_reg[2]_i_34_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_203_n_0\
    );
\implication_variable_id[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_165_n_0\
    );
\implication_variable_id[3]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[3]_i_165_n_0\,
      I2 => \implication_variable_id_reg[4]_i_41\,
      I3 => is_unit(3),
      I4 => \implication_variable_id_reg[3]_i_29\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => \implication_variable_id[4]_i_207_n_0\,
      I2 => \implication_variable_id_reg[4]_i_41\,
      I3 => is_unit(3),
      I4 => \implication_variable_id_reg[4]_i_41_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_207_n_0\
    );
start_implication_finder_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF90FF"
    )
        port map (
      I0 => \^variable_2_assignment_reg[0]_0\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => state_i_42_n_0,
      O => start_implication_finder_i_23_n_0
    );
start_implication_finder_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_70_n_0,
      I2 => start_implication_finder_i_23_n_0,
      I3 => start_implication_finder_reg_i_10_0,
      I4 => start_implication_finder_reg_i_10_1,
      I5 => start_implication_finder_reg_i_10_2,
      O => start_implication_finder_i_30_n_0
    );
start_implication_finder_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_70_n_0,
      I2 => start_implication_finder_i_23_n_0,
      I3 => start_implication_finder_reg_i_10_0,
      I4 => start_implication_finder_reg_i_10_1,
      I5 => start_implication_finder_reg_i_10_2,
      O => start_implication_finder_i_34_n_0
    );
start_implication_finder_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      I1 => is_unit(2),
      I2 => is_unit(1),
      I3 => is_unit(0),
      O => \variable_1_assignment_reg[1]_1\
    );
start_implication_finder_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_70_n_0
    );
start_implication_finder_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => start_implication_finder_i_23_n_0,
      I1 => start_implication_finder_reg_i_2,
      I2 => start_implication_finder_reg_i_2_0,
      O => S(0)
    );
start_implication_finder_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg_i_3(0),
      CO(3) => CO(0),
      CO(2) => start_implication_finder_reg_i_10_n_1,
      CO(1) => start_implication_finder_reg_i_10_n_2,
      CO(0) => start_implication_finder_reg_i_10_n_3,
      CYINIT => '0',
      DI(3) => start_implication_finder_i_30_n_0,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => start_implication_finder_i_34_n_0,
      S(2 downto 0) => start_implication_finder_reg_i_3_0(2 downto 0)
    );
state_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_42_n_0,
      I4 => state_i_43_n_0,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
state_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_42_n_0
    );
state_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => \^variable_2_assignment_reg[0]_0\,
      O => state_i_43_n_0
    );
\variable_1_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__2_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__2_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__70_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__2_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__2_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__2_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__2_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__70_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \clause_in_use_i_2__30_n_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal state_i_40_n_0 : STD_LOGIC;
  signal state_i_41_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_24 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of start_implication_finder_i_39 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of state_i_14 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of state_i_41 : label is "soft_lutpair208";
begin
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \clause_in_use_i_2__30_n_0\,
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(6),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => \clause_in_use_i_2__30_n_0\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[1]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[2]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
\implication_variable_id[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \variable_2_id_reg[3]_0\
    );
\implication_variable_id[4]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \variable_2_id_reg[4]_0\
    );
start_implication_finder_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_40_n_0,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
state_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_40_n_0,
      I4 => state_i_41_n_0,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
state_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_40_n_0
    );
state_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_41_n_0
    );
\variable_1_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__1_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__1_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \clause_in_use_i_2__30_n_0\,
      I3 => Q(1),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__22_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__1_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__1_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__22_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_3\ : in STD_LOGIC;
    start_implication_finder_reg_i_3 : in STD_LOGIC;
    start_implication_finder_reg_i_3_0 : in STD_LOGIC;
    start_implication_finder_reg_i_3_1 : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_33\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_33_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_28\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_40_0\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2\ : in STD_LOGIC;
    \FSM_sequential_state[0]_i_2_0\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ is
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_122_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_122_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_198_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_160_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_202_n_0\ : STD_LOGIC;
  signal start_implication_finder_i_38_n_0 : STD_LOGIC;
  signal state_i_38_n_0 : STD_LOGIC;
  signal state_i_39_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_25 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of start_implication_finder_i_38 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of state_i_13 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of state_i_39 : label is "soft_lutpair210";
begin
  clause_in_use_reg_0 <= \^clause_in_use_reg_0\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_1\(0) <= \^variable_1_assignment_reg[1]_1\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(2),
      I2 => is_unit(0),
      I3 => \FSM_sequential_state[0]_i_2\,
      I4 => \FSM_sequential_state[0]_i_2_0\,
      O => \variable_1_assignment_reg[1]_2\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_122_n_0\
    );
\implication_variable_id[0]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[0]_i_122_n_0\,
      I2 => \implication_variable_id_reg[2]_i_33\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[0]_i_33\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[1]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_122_n_0\
    );
\implication_variable_id[1]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[1]_i_122_n_0\,
      I2 => \implication_variable_id_reg[2]_i_33\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[1]_i_33\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[2]_i_198_n_0\,
      I2 => \implication_variable_id_reg[2]_i_33\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[2]_i_33_0\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[2]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_198_n_0\
    );
\implication_variable_id[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_160_n_0\
    );
\implication_variable_id[3]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[3]_i_160_n_0\,
      I2 => \implication_variable_id_reg[4]_i_40\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[3]_i_28\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => \implication_variable_id[4]_i_202_n_0\,
      I2 => \implication_variable_id_reg[4]_i_40\,
      I3 => is_unit(2),
      I4 => \implication_variable_id_reg[4]_i_40_0\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_0\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_202_n_0\
    );
start_implication_finder_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_38_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_3,
      I4 => start_implication_finder_reg_i_3_0,
      I5 => start_implication_finder_reg_i_3_1,
      O => DI(0)
    );
start_implication_finder_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => start_implication_finder_i_38_n_0,
      I2 => \^clause_in_use_reg_0\,
      I3 => start_implication_finder_reg_i_3,
      I4 => start_implication_finder_reg_i_3_0,
      I5 => start_implication_finder_reg_i_3_1,
      O => S(0)
    );
start_implication_finder_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => state_i_38_n_0,
      O => \^clause_in_use_reg_0\
    );
start_implication_finder_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => start_implication_finder_i_38_n_0
    );
state_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => state_i_38_n_0,
      I4 => state_i_39_n_0,
      O => \^variable_1_assignment_reg[1]_1\(0)
    );
state_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_38_n_0
    );
state_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => state_i_39_n_0
    );
state_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\(0),
      I1 => is_unit(2),
      I2 => is_unit(1),
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\variable_1_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_3\,
      O => \variable_1_assignment[1]_i_1__0_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__0_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => clause_in_use_reg_1,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__32_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__0_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__0_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1__0_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__0_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__32_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ is
  port (
    \FSM_sequential_state_reg[1]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clause_in_use_reg_0 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_40\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_33\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \output_status_reg[0]\ : in STD_LOGIC;
    \output_status_reg[0]_0\ : in STD_LOGIC;
    \output_status_reg[0]_1\ : in STD_LOGIC;
    top_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_implication_finder_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_implication_finder_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal conflict_o : STD_LOGIC;
  signal \implication_variable_id[0]_i_124_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_124_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_200_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_162_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_204_n_0\ : STD_LOGIC;
  signal output_status : STD_LOGIC_VECTOR ( 0 to 0 );
  signal start_implication_finder_i_13_n_0 : STD_LOGIC;
  signal start_implication_finder_i_22_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_i_3_n_3 : STD_LOGIC;
  signal state_i_36_n_0 : STD_LOGIC;
  signal state_i_37_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_start_implication_finder_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_start_implication_finder_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start_implication_finder_i_22 : label is "soft_lutpair213";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of start_implication_finder_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM of state_i_37 : label is "soft_lutpair213";
begin
  CO(0) <= \^co\(0);
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\(0) <= \^variable_1_assignment_reg[1]_0\(0);
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[4]_0\(4 downto 0) <= \^variable_2_id_reg[4]_0\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => clause_in_use_reg_0,
      I5 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_1
    );
\implication_assignment[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F5FFFFF3F5FFF"
    )
        port map (
      I0 => \^variable_3_id_reg[4]_0\(0),
      I1 => \^variable_2_id_reg[4]_0\(0),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \implication_variable_id[0]_i_124_n_0\
    );
\implication_variable_id[0]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \implication_variable_id[0]_i_124_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      O => \clause_count_reg[0]_rep_1\
    );
\implication_variable_id[1]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F5FFFFF3F5FFF"
    )
        port map (
      I0 => \^variable_3_id_reg[4]_0\(1),
      I1 => \^variable_2_id_reg[4]_0\(1),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \implication_variable_id[1]_i_124_n_0\
    );
\implication_variable_id[1]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \implication_variable_id[1]_i_124_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      O => \clause_count_reg[0]_rep_0\
    );
\implication_variable_id[2]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \implication_variable_id[2]_i_200_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\(0),
      I2 => \implication_variable_id_reg[2]_i_33\,
      O => \clause_count_reg[0]_rep\
    );
\implication_variable_id[2]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F5FFFFF3F5FFF"
    )
        port map (
      I0 => \^variable_3_id_reg[4]_0\(2),
      I1 => \^variable_2_id_reg[4]_0\(2),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \implication_variable_id[2]_i_200_n_0\
    );
\implication_variable_id[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F5FFFFF3F5FFF"
    )
        port map (
      I0 => \^variable_3_id_reg[4]_0\(3),
      I1 => \^variable_2_id_reg[4]_0\(3),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \implication_variable_id[3]_i_162_n_0\
    );
\implication_variable_id[3]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \implication_variable_id[3]_i_162_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\(0),
      I2 => \implication_variable_id_reg[4]_i_40\,
      O => \clause_count_reg[0]_rep__0_0\
    );
\implication_variable_id[4]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \implication_variable_id[4]_i_204_n_0\,
      I1 => \^variable_1_assignment_reg[1]_0\(0),
      I2 => \implication_variable_id_reg[4]_i_40\,
      O => \clause_count_reg[0]_rep__0\
    );
\implication_variable_id[4]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F5FFFFF3F5FFF"
    )
        port map (
      I0 => \^variable_3_id_reg[4]_0\(4),
      I1 => \^variable_2_id_reg[4]_0\(4),
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \implication_variable_id[4]_i_204_n_0\
    );
\output_status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => output_status(0),
      I1 => s01_axi_aresetn,
      I2 => \output_status_reg[0]\,
      I3 => \output_status_reg[0]_0\,
      I4 => \output_status_reg[0]_1\,
      I5 => top_status(0),
      O => s01_axi_aresetn_0
    );
\output_status[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7377"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \^co\(0),
      O => output_status(0)
    );
start_implication_finder_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => start_implication_finder_i_22_n_0,
      I1 => \variable_3_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      O => conflict_o
    );
start_implication_finder_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => start_implication_finder_i_22_n_0,
      O => start_implication_finder_i_13_n_0
    );
start_implication_finder_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007D00"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => variable_2_polarity_reg_n_0,
      I3 => clause_in_use_reg_n_0,
      I4 => state_i_36_n_0,
      O => start_implication_finder_i_22_n_0
    );
start_implication_finder_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_implication_finder_i_22_n_0,
      O => S(0)
    );
start_implication_finder_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => start_implication_finder_reg(0),
      CO(3 downto 2) => NLW_start_implication_finder_reg_i_3_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => start_implication_finder_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => conflict_o,
      DI(0) => DI(0),
      O(3 downto 0) => NLW_start_implication_finder_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => start_implication_finder_i_13_n_0,
      S(0) => start_implication_finder_reg_0(0)
    );
state_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404000"
    )
        port map (
      I0 => state_i_36_n_0,
      I1 => state_i_37_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^variable_1_assignment_reg[1]_0\(0)
    );
state_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => state_i_36_n_0
    );
state_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => state_i_37_n_0
    );
state_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\(0),
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\variable_1_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1_n_0\
    );
\variable_1_assignment[1]_i_3__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \state__0\(2),
      I2 => \variable_3_assignment_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]_rep\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[4]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => clause_in_use_reg_0,
      I5 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__23_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_1\(1),
      Q => \^variable_2_id_reg[4]_0\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_1\(2),
      Q => \^variable_2_id_reg[4]_0\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_1\(3),
      Q => \^variable_2_id_reg[4]_0\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_1\(4),
      Q => \^variable_2_id_reg[4]_0\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_1\(5),
      Q => \^variable_2_id_reg[4]_0\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_2_id_reg[4]_1\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_0\,
      I1 => \variable_3_assignment_reg[1]_1\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_2\,
      O => \variable_3_assignment[1]_i_1_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__23_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ is
  port (
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1\ : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_id_reg[3]_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_state[0]_i_15\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_id_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_id_reg[2]_0\ : out STD_LOGIC;
    \variable_2_id_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[0]_0\ : out STD_LOGIC;
    implication_assignments : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_id_reg[4]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[1]_3\ : in STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_1_assignment_reg[1]_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_7\ : in STD_LOGIC;
    start_implication_finder_i_15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \implication_variable_id[0]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_7\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]_rep__1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    clause_in_use_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_rep__1_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_rep__1_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_rep__1_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_rep__1_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_rep__1_4\ : in STD_LOGIC;
    \output_status[2]_i_4\ : in STD_LOGIC;
    \output_status[2]_i_4_0\ : in STD_LOGIC;
    \output_status[2]_i_4_1\ : in STD_LOGIC;
    \output_status[2]_i_4_2\ : in STD_LOGIC;
    \output_status[2]_i_4_3\ : in STD_LOGIC;
    clause_in_use_reg_2 : in STD_LOGIC;
    \variable_1_id_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ is
  signal \^fsm_sequential_state[0]_i_15\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \implication_variable_id[2]_i_160_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_161_n_0\ : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[0]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \^variable_1_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_2_id_reg[3]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_0\ : STD_LOGIC;
  signal \^variable_2_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \^variable_3_assignment_reg[0]_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^variable_3_id_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_161\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_77\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of start_implication_finder_i_253 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of start_implication_finder_i_327 : label is "soft_lutpair37";
begin
  \FSM_sequential_state[0]_i_15\ <= \^fsm_sequential_state[0]_i_15\;
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
  \variable_1_assignment_reg[0]_0\ <= \^variable_1_assignment_reg[0]_0\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_1\ <= \^variable_1_assignment_reg[1]_1\;
  \variable_1_id_reg[4]_0\(4 downto 0) <= \^variable_1_id_reg[4]_0\(4 downto 0);
  \variable_2_assignment_reg[0]_0\ <= \^variable_2_assignment_reg[0]_0\;
  \variable_2_id_reg[3]_0\ <= \^variable_2_id_reg[3]_0\;
  \variable_2_id_reg[4]_0\ <= \^variable_2_id_reg[4]_0\;
  \variable_2_id_reg[4]_1\(4 downto 0) <= \^variable_2_id_reg[4]_1\(4 downto 0);
  \variable_3_assignment_reg[0]_0\ <= \^variable_3_assignment_reg[0]_0\;
  \variable_3_id_reg[4]_0\(4 downto 0) <= \^variable_3_id_reg[4]_0\(4 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0067FFFF00BB0000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[0]_rep__1\,
      I2 => \FSM_sequential_state[0]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[0]\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_15(0),
      I2 => start_implication_finder_i_15(2),
      I3 => start_implication_finder_i_15(1),
      O => \^variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \^fsm_sequential_state[0]_i_15\,
      I1 => \FSM_sequential_state_reg[0]_rep__1_0\,
      I2 => \FSM_sequential_state_reg[0]_rep__1_1\,
      I3 => \FSM_sequential_state_reg[0]_rep__1_2\,
      I4 => \FSM_sequential_state_reg[0]_rep__1_3\,
      I5 => \FSM_sequential_state_reg[0]_rep__1_4\,
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_1\,
      I1 => \output_status[2]_i_4\,
      I2 => \output_status[2]_i_4_0\,
      I3 => \output_status[2]_i_4_1\,
      I4 => \output_status[2]_i_4_2\,
      I5 => \output_status[2]_i_4_3\,
      O => \^fsm_sequential_state[0]_i_15\
    );
\FSM_sequential_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0067FFFF00BB0000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[0]_rep__1\,
      I2 => \FSM_sequential_state[0]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[0]\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0067FFFF00BB0000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[0]_rep__1\,
      I2 => \FSM_sequential_state[0]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[0]\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]_1\
    );
\FSM_sequential_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0067FFFF00BB0000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[0]_rep__1\,
      I2 => \FSM_sequential_state[0]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[0]\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]_2\
    );
clause_in_use_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(3),
      I4 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
\clause_in_use_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(6),
      I3 => Q(4),
      I4 => clause_in_use_reg_1,
      O => \^slv_reg0_reg[4]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => clause_in_use_reg_2
    );
\implication_assignment[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0A00000C0A000"
    )
        port map (
      I0 => variable_3_polarity_reg_n_0,
      I1 => variable_2_polarity_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => variable_1_polarity_reg_n_0,
      O => implication_assignments(0)
    );
\implication_variable_id[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[3]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => start_implication_finder_i_15(0),
      I4 => \implication_variable_id[0]_i_7_0\,
      O => \clause_count_reg[0]_rep__1\
    );
\implication_variable_id[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(3),
      I1 => \^variable_3_id_reg[4]_0\(3),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(3),
      O => \^variable_2_id_reg[3]_0\
    );
\implication_variable_id[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => \^variable_2_id_reg[4]_0\,
      I2 => \implication_variable_id[0]_i_7\,
      I3 => start_implication_finder_i_15(0),
      I4 => \implication_variable_id[1]_i_7\,
      O => \clause_count_reg[0]_rep__1_0\
    );
\implication_variable_id[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(4),
      I1 => \^variable_3_id_reg[4]_0\(4),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(4),
      O => \^variable_2_id_reg[4]_0\
    );
\implication_variable_id[2]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9090FF90909090"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[0]_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => variable_3_polarity_reg_n_0,
      I4 => \^variable_3_assignment_reg[0]_0\,
      I5 => \variable_3_assignment_reg_n_0_[1]\,
      O => \implication_variable_id[2]_i_160_n_0\
    );
\implication_variable_id[2]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90FF"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \^variable_2_assignment_reg[0]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \implication_variable_id[2]_i_161_n_0\
    );
\implication_variable_id[2]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000068"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \implication_variable_id[2]_i_160_n_0\,
      I4 => \implication_variable_id[2]_i_161_n_0\,
      O => \^is_unit\(0)
    );
\implication_variable_id[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(0),
      I1 => \^variable_3_id_reg[4]_0\(0),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(0),
      O => \variable_2_id_reg[0]_0\
    );
\implication_variable_id[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(1),
      I1 => \^variable_3_id_reg[4]_0\(1),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(1),
      O => \variable_2_id_reg[1]_0\
    );
\implication_variable_id[4]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05F3FFFFF5F3FFF"
    )
        port map (
      I0 => \^variable_2_id_reg[4]_1\(2),
      I1 => \^variable_3_id_reg[4]_0\(2),
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => \^variable_1_id_reg[4]_0\(2),
      O => \variable_2_id_reg[2]_0\
    );
start_implication_finder_i_253: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_2_assignment_reg[0]_0\,
      I3 => variable_2_polarity_reg_n_0,
      I4 => \implication_variable_id[2]_i_160_n_0\,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_327: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_1_assignment_reg[1]_2\,
      O => \variable_1_assignment[1]_i_1__79_n_0\
    );
\variable_1_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment_reg[0]_1\,
      Q => \^variable_1_assignment_reg[0]_0\,
      R => '0'
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__79_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(3),
      I4 => s01_axi_aresetn,
      O => \variable_1_id[4]_i_1__10_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_1\(0),
      Q => \^variable_1_id_reg[4]_0\(0),
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_1\(1),
      Q => \^variable_1_id_reg[4]_0\(1),
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_1\(2),
      Q => \^variable_1_id_reg[4]_0\(2),
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_1\(3),
      Q => \^variable_1_id_reg[4]_0\(3),
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_1_id_reg[4]_1\(4),
      Q => \^variable_1_id_reg[4]_0\(4),
      R => '0'
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => variable_1_polarity_reg_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_2_assignment_reg[1]_0\,
      O => \variable_2_assignment[1]_i_1__79_n_0\
    );
\variable_2_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment_reg[0]_1\,
      Q => \^variable_2_assignment_reg[0]_0\,
      R => '0'
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__79_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_2\(1),
      Q => \^variable_2_id_reg[4]_1\(0),
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_2\(2),
      Q => \^variable_2_id_reg[4]_1\(1),
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_2\(3),
      Q => \^variable_2_id_reg[4]_1\(2),
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_2\(4),
      Q => \^variable_2_id_reg[4]_1\(3),
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_2\(5),
      Q => \^variable_2_id_reg[4]_1\(4),
      R => '0'
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_2_id_reg[4]_2\(0),
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F0F0"
    )
        port map (
      I0 => \variable_3_assignment_reg[1]_1\,
      I1 => \variable_3_assignment_reg[1]_2\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg[1]_3\,
      O => \variable_3_assignment[1]_i_1__79_n_0\
    );
\variable_3_assignment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment_reg[0]_1\,
      Q => \^variable_3_assignment_reg[0]_0\,
      R => '0'
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__79_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_1\(1),
      Q => \^variable_3_id_reg[4]_0\(0),
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_1\(2),
      Q => \^variable_3_id_reg[4]_0\(1),
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_1\(3),
      Q => \^variable_3_id_reg[4]_0\(2),
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_1\(4),
      Q => \^variable_3_id_reg[4]_0\(3),
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_1\(5),
      Q => \^variable_3_id_reg[4]_0\(4),
      R => '0'
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \variable_1_id[4]_i_1__10_n_0\,
      D => \variable_3_id_reg[4]_1\(0),
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    implication_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \writeCounter_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    fifo_wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO is
  signal FIFO_reg_0_15_0_5_i_1_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal readCounter : STD_LOGIC;
  signal readCounter0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \readCounter[0]_i_3_n_0\ : STD_LOGIC;
  signal \readCounter[0]_i_4_n_0\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \readCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal writeCounter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \writeCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_3_n_0\ : STD_LOGIC;
  signal \writeCounter[3]_i_4_n_0\ : STD_LOGIC;
  signal NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of FIFO_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of FIFO_reg_0_15_0_5 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of FIFO_reg_0_15_0_5 : label is "inst/BCP_accelerator_v2_0_S01_AXI_inst/implicationFIFO/FIFO_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of FIFO_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of FIFO_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of FIFO_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of FIFO_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of FIFO_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of FIFO_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count[3]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \readCounter[0]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \readCounter[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \readCounter[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \writeCounter[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \writeCounter[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \writeCounter[3]_i_3\ : label is "soft_lutpair30";
begin
FIFO_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => \readCounter_reg_n_0_[3]\,
      ADDRA(2) => \readCounter_reg_n_0_[2]\,
      ADDRA(1) => \readCounter_reg_n_0_[1]\,
      ADDRA(0) => \readCounter_reg_n_0_[0]\,
      ADDRB(4) => '0',
      ADDRB(3) => \readCounter_reg_n_0_[3]\,
      ADDRB(2) => \readCounter_reg_n_0_[2]\,
      ADDRB(1) => \readCounter_reg_n_0_[1]\,
      ADDRB(0) => \readCounter_reg_n_0_[0]\,
      ADDRC(4) => '0',
      ADDRC(3) => \readCounter_reg_n_0_[3]\,
      ADDRC(2) => \readCounter_reg_n_0_[2]\,
      ADDRC(1) => \readCounter_reg_n_0_[1]\,
      ADDRC(0) => \readCounter_reg_n_0_[0]\,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => writeCounter(3 downto 0),
      DIA(1 downto 0) => implication_o(1 downto 0),
      DIB(1 downto 0) => implication_o(3 downto 2),
      DIC(1 downto 0) => implication_o(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(1 downto 0),
      DOB(1 downto 0) => D(3 downto 2),
      DOC(1 downto 0) => D(5 downto 4),
      DOD(1 downto 0) => NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s01_axi_aclk,
      WE => FIFO_reg_0_15_0_5_i_1_n_0
    );
FIFO_reg_0_15_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \writeCounter[3]_i_4_n_0\,
      O => FIFO_reg_0_15_0_5_i_1_n_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => writeCounter(0),
      I1 => \readCounter_reg_n_0_[0]\,
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB42DD2"
    )
        port map (
      I0 => \readCounter_reg_n_0_[0]\,
      I1 => writeCounter(0),
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => writeCounter(1),
      I4 => \count[3]_i_3_n_0\,
      O => count(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count[3]_i_5_n_0\,
      I1 => \readCounter_reg_n_0_[2]\,
      I2 => writeCounter(2),
      O => count(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAE"
    )
        port map (
      I0 => \count[3]_i_3_n_0\,
      I1 => writeCounter(3),
      I2 => \readCounter_reg_n_0_[3]\,
      I3 => \count[3]_i_4_n_0\,
      O => \count[3]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DB2B24D718E8E71"
    )
        port map (
      I0 => \count[3]_i_5_n_0\,
      I1 => writeCounter(2),
      I2 => \readCounter_reg_n_0_[2]\,
      I3 => \readCounter_reg_n_0_[3]\,
      I4 => writeCounter(3),
      I5 => \count[3]_i_3_n_0\,
      O => count(3)
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \count[3]_i_6_n_0\,
      I1 => writeCounter(3),
      I2 => \readCounter_reg_n_0_[3]\,
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => writeCounter(0),
      I1 => \readCounter_reg_n_0_[0]\,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => writeCounter(1),
      I4 => \readCounter_reg_n_0_[2]\,
      I5 => writeCounter(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB599ADB"
    )
        port map (
      I0 => \count[3]_i_3_n_0\,
      I1 => \readCounter_reg_n_0_[1]\,
      I2 => writeCounter(1),
      I3 => \readCounter_reg_n_0_[0]\,
      I4 => writeCounter(0),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0DFFFF0000DF0D"
    )
        port map (
      I0 => writeCounter(0),
      I1 => \readCounter_reg_n_0_[0]\,
      I2 => writeCounter(1),
      I3 => \readCounter_reg_n_0_[1]\,
      I4 => writeCounter(2),
      I5 => \readCounter_reg_n_0_[2]\,
      O => \count[3]_i_6_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => \count[0]_i_1_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \count[3]_i_1_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => '0'
    );
\readCounter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCCC"
    )
        port map (
      I0 => \readCounter[0]_i_3_n_0\,
      I1 => \readCounter[0]_i_4_n_0\,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => \readCounter_reg_n_0_[0]\,
      I4 => \readCounter_reg_n_0_[2]\,
      I5 => \readCounter_reg_n_0_[3]\,
      O => readCounter
    );
\readCounter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCCC0000C8CC"
    )
        port map (
      I0 => \readCounter[0]_i_3_n_0\,
      I1 => s01_axi_aresetn,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => \readCounter_reg_n_0_[3]\,
      I4 => \readCounter_reg_n_0_[0]\,
      I5 => \readCounter_reg_n_0_[2]\,
      O => readCounter0_in(0)
    );
\readCounter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => writeCounter(0),
      I1 => writeCounter(3),
      I2 => writeCounter(2),
      I3 => writeCounter(1),
      O => \readCounter[0]_i_3_n_0\
    );
\readCounter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
        port map (
      I0 => \count_reg_n_0_[3]\,
      I1 => \count_reg_n_0_[2]\,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[1]\,
      I4 => \writeCounter_reg[0]_0\,
      I5 => s01_axi_aresetn,
      O => \readCounter[0]_i_4_n_0\
    );
\readCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \readCounter_reg_n_0_[1]\,
      I2 => \readCounter_reg_n_0_[0]\,
      O => readCounter0_in(1)
    );
\readCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \readCounter_reg_n_0_[1]\,
      I2 => \readCounter_reg_n_0_[0]\,
      I3 => \readCounter_reg_n_0_[2]\,
      O => readCounter0_in(2)
    );
\readCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CC0CC00CC00C800"
    )
        port map (
      I0 => \readCounter[0]_i_3_n_0\,
      I1 => s01_axi_aresetn,
      I2 => \readCounter_reg_n_0_[1]\,
      I3 => \readCounter_reg_n_0_[3]\,
      I4 => \readCounter_reg_n_0_[0]\,
      I5 => \readCounter_reg_n_0_[2]\,
      O => readCounter0_in(3)
    );
\readCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(0),
      Q => \readCounter_reg_n_0_[0]\,
      R => '0'
    );
\readCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(1),
      Q => \readCounter_reg_n_0_[1]\,
      R => '0'
    );
\readCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(2),
      Q => \readCounter_reg_n_0_[2]\,
      R => '0'
    );
\readCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => readCounter,
      D => readCounter0_in(3),
      Q => \readCounter_reg_n_0_[3]\,
      R => '0'
    );
\slv_reg6[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[3]\,
      O => E(0)
    );
\writeCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => writeCounter(0),
      O => \writeCounter[0]_i_1_n_0\
    );
\writeCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => writeCounter(1),
      I1 => writeCounter(0),
      I2 => s01_axi_aresetn,
      O => \writeCounter[1]_i_1_n_0\
    );
\writeCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => writeCounter(2),
      I1 => writeCounter(1),
      I2 => writeCounter(0),
      I3 => s01_axi_aresetn,
      O => \writeCounter[2]_i_1_n_0\
    );
\writeCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => writeCounter(0),
      I1 => writeCounter(3),
      I2 => writeCounter(2),
      I3 => writeCounter(1),
      O => \writeCounter[3]_i_1_n_0\
    );
\writeCounter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDFDD"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \writeCounter[3]_i_4_n_0\,
      I2 => writeCounter(0),
      I3 => writeCounter(3),
      I4 => writeCounter(2),
      I5 => writeCounter(1),
      O => \writeCounter[3]_i_2_n_0\
    );
\writeCounter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => writeCounter(3),
      I1 => writeCounter(2),
      I2 => writeCounter(0),
      I3 => writeCounter(1),
      I4 => s01_axi_aresetn,
      O => \writeCounter[3]_i_3_n_0\
    );
\writeCounter[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => fifo_wr_en,
      I1 => \count_reg_n_0_[3]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[0]\,
      I4 => \count_reg_n_0_[1]\,
      I5 => \writeCounter_reg[0]_0\,
      O => \writeCounter[3]_i_4_n_0\
    );
\writeCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[0]_i_1_n_0\,
      Q => writeCounter(0),
      R => \writeCounter[3]_i_1_n_0\
    );
\writeCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[1]_i_1_n_0\,
      Q => writeCounter(1),
      R => \writeCounter[3]_i_1_n_0\
    );
\writeCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[2]_i_1_n_0\,
      Q => writeCounter(2),
      R => \writeCounter[3]_i_1_n_0\
    );
\writeCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => \writeCounter[3]_i_2_n_0\,
      D => \writeCounter[3]_i_3_n_0\,
      Q => writeCounter(3),
      R => \writeCounter[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector is
  port (
    chosen_implication_assignment : out STD_LOGIC;
    \clause_count_reg[0]_rep__0_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn_0 : out STD_LOGIC;
    s01_axi_aresetn_1 : out STD_LOGIC;
    s01_axi_aresetn_2 : out STD_LOGIC;
    s01_axi_aresetn_3 : out STD_LOGIC;
    \implication_variable_id_reg[4]_0\ : out STD_LOGIC;
    \implication_variable_id_reg[3]_0\ : out STD_LOGIC;
    s01_axi_aresetn_4 : out STD_LOGIC;
    s01_axi_aresetn_5 : out STD_LOGIC;
    s01_axi_aresetn_6 : out STD_LOGIC;
    s01_axi_aresetn_7 : out STD_LOGIC;
    s01_axi_aresetn_8 : out STD_LOGIC;
    s01_axi_aresetn_9 : out STD_LOGIC;
    s01_axi_aresetn_10 : out STD_LOGIC;
    s01_axi_aresetn_11 : out STD_LOGIC;
    s01_axi_aresetn_12 : out STD_LOGIC;
    s01_axi_aresetn_13 : out STD_LOGIC;
    s01_axi_aresetn_14 : out STD_LOGIC;
    s01_axi_aresetn_15 : out STD_LOGIC;
    s01_axi_aresetn_16 : out STD_LOGIC;
    s01_axi_aresetn_17 : out STD_LOGIC;
    s01_axi_aresetn_18 : out STD_LOGIC;
    s01_axi_aresetn_19 : out STD_LOGIC;
    s01_axi_aresetn_20 : out STD_LOGIC;
    s01_axi_aresetn_21 : out STD_LOGIC;
    s01_axi_aresetn_22 : out STD_LOGIC;
    s01_axi_aresetn_23 : out STD_LOGIC;
    s01_axi_aresetn_24 : out STD_LOGIC;
    s01_axi_aresetn_25 : out STD_LOGIC;
    s01_axi_aresetn_26 : out STD_LOGIC;
    s01_axi_aresetn_27 : out STD_LOGIC;
    s01_axi_aresetn_28 : out STD_LOGIC;
    s01_axi_aresetn_29 : out STD_LOGIC;
    s01_axi_aresetn_30 : out STD_LOGIC;
    s01_axi_aresetn_31 : out STD_LOGIC;
    s01_axi_aresetn_32 : out STD_LOGIC;
    s01_axi_aresetn_33 : out STD_LOGIC;
    s01_axi_aresetn_34 : out STD_LOGIC;
    s01_axi_aresetn_35 : out STD_LOGIC;
    s01_axi_aresetn_36 : out STD_LOGIC;
    s01_axi_aresetn_37 : out STD_LOGIC;
    s01_axi_aresetn_38 : out STD_LOGIC;
    s01_axi_aresetn_39 : out STD_LOGIC;
    s01_axi_aresetn_40 : out STD_LOGIC;
    s01_axi_aresetn_41 : out STD_LOGIC;
    s01_axi_aresetn_42 : out STD_LOGIC;
    s01_axi_aresetn_43 : out STD_LOGIC;
    s01_axi_aresetn_44 : out STD_LOGIC;
    s01_axi_aresetn_45 : out STD_LOGIC;
    s01_axi_aresetn_46 : out STD_LOGIC;
    s01_axi_aresetn_47 : out STD_LOGIC;
    s01_axi_aresetn_48 : out STD_LOGIC;
    s01_axi_aresetn_49 : out STD_LOGIC;
    s01_axi_aresetn_50 : out STD_LOGIC;
    s01_axi_aresetn_51 : out STD_LOGIC;
    s01_axi_aresetn_52 : out STD_LOGIC;
    s01_axi_aresetn_53 : out STD_LOGIC;
    s01_axi_aresetn_54 : out STD_LOGIC;
    s01_axi_aresetn_55 : out STD_LOGIC;
    s01_axi_aresetn_56 : out STD_LOGIC;
    s01_axi_aresetn_57 : out STD_LOGIC;
    s01_axi_aresetn_58 : out STD_LOGIC;
    s01_axi_aresetn_59 : out STD_LOGIC;
    s01_axi_aresetn_60 : out STD_LOGIC;
    s01_axi_aresetn_61 : out STD_LOGIC;
    s01_axi_aresetn_62 : out STD_LOGIC;
    s01_axi_aresetn_63 : out STD_LOGIC;
    s01_axi_aresetn_64 : out STD_LOGIC;
    s01_axi_aresetn_65 : out STD_LOGIC;
    s01_axi_aresetn_66 : out STD_LOGIC;
    s01_axi_aresetn_67 : out STD_LOGIC;
    s01_axi_aresetn_68 : out STD_LOGIC;
    s01_axi_aresetn_69 : out STD_LOGIC;
    s01_axi_aresetn_70 : out STD_LOGIC;
    s01_axi_aresetn_71 : out STD_LOGIC;
    s01_axi_aresetn_72 : out STD_LOGIC;
    s01_axi_aresetn_73 : out STD_LOGIC;
    s01_axi_aresetn_74 : out STD_LOGIC;
    s01_axi_aresetn_75 : out STD_LOGIC;
    s01_axi_aresetn_76 : out STD_LOGIC;
    s01_axi_aresetn_77 : out STD_LOGIC;
    s01_axi_aresetn_78 : out STD_LOGIC;
    s01_axi_aresetn_79 : out STD_LOGIC;
    s01_axi_aresetn_80 : out STD_LOGIC;
    s01_axi_aresetn_81 : out STD_LOGIC;
    s01_axi_aresetn_82 : out STD_LOGIC;
    s01_axi_aresetn_83 : out STD_LOGIC;
    s01_axi_aresetn_84 : out STD_LOGIC;
    s01_axi_aresetn_85 : out STD_LOGIC;
    s01_axi_aresetn_86 : out STD_LOGIC;
    s01_axi_aresetn_87 : out STD_LOGIC;
    s01_axi_aresetn_88 : out STD_LOGIC;
    s01_axi_aresetn_89 : out STD_LOGIC;
    s01_axi_aresetn_90 : out STD_LOGIC;
    s01_axi_aresetn_91 : out STD_LOGIC;
    s01_axi_aresetn_92 : out STD_LOGIC;
    s01_axi_aresetn_93 : out STD_LOGIC;
    s01_axi_aresetn_94 : out STD_LOGIC;
    s01_axi_aresetn_95 : out STD_LOGIC;
    s01_axi_aresetn_96 : out STD_LOGIC;
    s01_axi_aresetn_97 : out STD_LOGIC;
    s01_axi_aresetn_98 : out STD_LOGIC;
    s01_axi_aresetn_99 : out STD_LOGIC;
    s01_axi_aresetn_100 : out STD_LOGIC;
    s01_axi_aresetn_101 : out STD_LOGIC;
    s01_axi_aresetn_102 : out STD_LOGIC;
    s01_axi_aresetn_103 : out STD_LOGIC;
    s01_axi_aresetn_104 : out STD_LOGIC;
    s01_axi_aresetn_105 : out STD_LOGIC;
    s01_axi_aresetn_106 : out STD_LOGIC;
    s01_axi_aresetn_107 : out STD_LOGIC;
    s01_axi_aresetn_108 : out STD_LOGIC;
    s01_axi_aresetn_109 : out STD_LOGIC;
    s01_axi_aresetn_110 : out STD_LOGIC;
    s01_axi_aresetn_111 : out STD_LOGIC;
    s01_axi_aresetn_112 : out STD_LOGIC;
    s01_axi_aresetn_113 : out STD_LOGIC;
    s01_axi_aresetn_114 : out STD_LOGIC;
    s01_axi_aresetn_115 : out STD_LOGIC;
    s01_axi_aresetn_116 : out STD_LOGIC;
    s01_axi_aresetn_117 : out STD_LOGIC;
    s01_axi_aresetn_118 : out STD_LOGIC;
    s01_axi_aresetn_119 : out STD_LOGIC;
    s01_axi_aresetn_120 : out STD_LOGIC;
    s01_axi_aresetn_121 : out STD_LOGIC;
    s01_axi_aresetn_122 : out STD_LOGIC;
    s01_axi_aresetn_123 : out STD_LOGIC;
    s01_axi_aresetn_124 : out STD_LOGIC;
    s01_axi_aresetn_125 : out STD_LOGIC;
    s01_axi_aresetn_126 : out STD_LOGIC;
    s01_axi_aresetn_127 : out STD_LOGIC;
    s01_axi_aresetn_128 : out STD_LOGIC;
    s01_axi_aresetn_129 : out STD_LOGIC;
    s01_axi_aresetn_130 : out STD_LOGIC;
    s01_axi_aresetn_131 : out STD_LOGIC;
    s01_axi_aresetn_132 : out STD_LOGIC;
    s01_axi_aresetn_133 : out STD_LOGIC;
    s01_axi_aresetn_134 : out STD_LOGIC;
    s01_axi_aresetn_135 : out STD_LOGIC;
    s01_axi_aresetn_136 : out STD_LOGIC;
    s01_axi_aresetn_137 : out STD_LOGIC;
    s01_axi_aresetn_138 : out STD_LOGIC;
    s01_axi_aresetn_139 : out STD_LOGIC;
    s01_axi_aresetn_140 : out STD_LOGIC;
    s01_axi_aresetn_141 : out STD_LOGIC;
    s01_axi_aresetn_142 : out STD_LOGIC;
    s01_axi_aresetn_143 : out STD_LOGIC;
    s01_axi_aresetn_144 : out STD_LOGIC;
    s01_axi_aresetn_145 : out STD_LOGIC;
    s01_axi_aresetn_146 : out STD_LOGIC;
    s01_axi_aresetn_147 : out STD_LOGIC;
    s01_axi_aresetn_148 : out STD_LOGIC;
    s01_axi_aresetn_149 : out STD_LOGIC;
    s01_axi_aresetn_150 : out STD_LOGIC;
    s01_axi_aresetn_151 : out STD_LOGIC;
    s01_axi_aresetn_152 : out STD_LOGIC;
    s01_axi_aresetn_153 : out STD_LOGIC;
    s01_axi_aresetn_154 : out STD_LOGIC;
    s01_axi_aresetn_155 : out STD_LOGIC;
    s01_axi_aresetn_156 : out STD_LOGIC;
    s01_axi_aresetn_157 : out STD_LOGIC;
    s01_axi_aresetn_158 : out STD_LOGIC;
    s01_axi_aresetn_159 : out STD_LOGIC;
    s01_axi_aresetn_160 : out STD_LOGIC;
    s01_axi_aresetn_161 : out STD_LOGIC;
    s01_axi_aresetn_162 : out STD_LOGIC;
    s01_axi_aresetn_163 : out STD_LOGIC;
    s01_axi_aresetn_164 : out STD_LOGIC;
    s01_axi_aresetn_165 : out STD_LOGIC;
    s01_axi_aresetn_166 : out STD_LOGIC;
    s01_axi_aresetn_167 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_2\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_2\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_6\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_7\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_8\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_9\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_10\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_11\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_12\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_13\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_14\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_15\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_16\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_17\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_18\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_19\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_20\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_21\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_22\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_23\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_6\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_7\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_8\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_9\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_10\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_11\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_12\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_13\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_14\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_15\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_2\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_24\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_25\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_26\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__1_27\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_16\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_17\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_18\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_19\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_20\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep__0_21\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_rep_6\ : out STD_LOGIC;
    s01_axi_aresetn_168 : out STD_LOGIC;
    s01_axi_aresetn_169 : out STD_LOGIC;
    s01_axi_aresetn_170 : out STD_LOGIC;
    s01_axi_aresetn_171 : out STD_LOGIC;
    s01_axi_aresetn_172 : out STD_LOGIC;
    s01_axi_aresetn_173 : out STD_LOGIC;
    s01_axi_aresetn_174 : out STD_LOGIC;
    s01_axi_aresetn_175 : out STD_LOGIC;
    s01_axi_aresetn_176 : out STD_LOGIC;
    s01_axi_aresetn_177 : out STD_LOGIC;
    s01_axi_aresetn_178 : out STD_LOGIC;
    s01_axi_aresetn_179 : out STD_LOGIC;
    s01_axi_aresetn_180 : out STD_LOGIC;
    s01_axi_aresetn_181 : out STD_LOGIC;
    s01_axi_aresetn_182 : out STD_LOGIC;
    s01_axi_aresetn_183 : out STD_LOGIC;
    s01_axi_aresetn_184 : out STD_LOGIC;
    s01_axi_aresetn_185 : out STD_LOGIC;
    s01_axi_aresetn_186 : out STD_LOGIC;
    s01_axi_aresetn_187 : out STD_LOGIC;
    s01_axi_aresetn_188 : out STD_LOGIC;
    s01_axi_aresetn_189 : out STD_LOGIC;
    s01_axi_aresetn_190 : out STD_LOGIC;
    s01_axi_aresetn_191 : out STD_LOGIC;
    s01_axi_aresetn_192 : out STD_LOGIC;
    s01_axi_aresetn_193 : out STD_LOGIC;
    s01_axi_aresetn_194 : out STD_LOGIC;
    s01_axi_aresetn_195 : out STD_LOGIC;
    s01_axi_aresetn_196 : out STD_LOGIC;
    s01_axi_aresetn_197 : out STD_LOGIC;
    s01_axi_aresetn_198 : out STD_LOGIC;
    s01_axi_aresetn_199 : out STD_LOGIC;
    s01_axi_aresetn_200 : out STD_LOGIC;
    s01_axi_aresetn_201 : out STD_LOGIC;
    s01_axi_aresetn_202 : out STD_LOGIC;
    s01_axi_aresetn_203 : out STD_LOGIC;
    s01_axi_aresetn_204 : out STD_LOGIC;
    s01_axi_aresetn_205 : out STD_LOGIC;
    s01_axi_aresetn_206 : out STD_LOGIC;
    s01_axi_aresetn_207 : out STD_LOGIC;
    s01_axi_aresetn_208 : out STD_LOGIC;
    s01_axi_aresetn_209 : out STD_LOGIC;
    s01_axi_aresetn_210 : out STD_LOGIC;
    s01_axi_aresetn_211 : out STD_LOGIC;
    s01_axi_aresetn_212 : out STD_LOGIC;
    s01_axi_aresetn_213 : out STD_LOGIC;
    \implication_assignment_reg[0]_0\ : out STD_LOGIC;
    \implication_assignment_reg[0]_1\ : out STD_LOGIC;
    \implication_assignment_reg[0]_2\ : out STD_LOGIC;
    \implication_assignment_reg[0]_3\ : out STD_LOGIC;
    \implication_assignment_reg[0]_4\ : out STD_LOGIC;
    \implication_assignment_reg[0]_5\ : out STD_LOGIC;
    \implication_assignment_reg[0]_6\ : out STD_LOGIC;
    \implication_assignment_reg[0]_7\ : out STD_LOGIC;
    \implication_assignment_reg[0]_8\ : out STD_LOGIC;
    \implication_assignment_reg[0]_9\ : out STD_LOGIC;
    \implication_assignment_reg[0]_10\ : out STD_LOGIC;
    \implication_assignment_reg[0]_11\ : out STD_LOGIC;
    \implication_assignment_reg[0]_12\ : out STD_LOGIC;
    \implication_assignment_reg[0]_13\ : out STD_LOGIC;
    \implication_assignment_reg[0]_14\ : out STD_LOGIC;
    \implication_assignment_reg[0]_15\ : out STD_LOGIC;
    \implication_assignment_reg[0]_16\ : out STD_LOGIC;
    \implication_assignment_reg[0]_17\ : out STD_LOGIC;
    \implication_assignment_reg[0]_18\ : out STD_LOGIC;
    \implication_assignment_reg[0]_19\ : out STD_LOGIC;
    \implication_assignment_reg[0]_20\ : out STD_LOGIC;
    \implication_assignment_reg[0]_21\ : out STD_LOGIC;
    \implication_assignment_reg[0]_22\ : out STD_LOGIC;
    \implication_assignment_reg[0]_23\ : out STD_LOGIC;
    \implication_assignment_reg[0]_24\ : out STD_LOGIC;
    \implication_assignment_reg[0]_25\ : out STD_LOGIC;
    \implication_assignment_reg[0]_26\ : out STD_LOGIC;
    \implication_assignment_reg[0]_27\ : out STD_LOGIC;
    \implication_assignment_reg[0]_28\ : out STD_LOGIC;
    \implication_assignment_reg[0]_29\ : out STD_LOGIC;
    \implication_assignment_reg[0]_30\ : out STD_LOGIC;
    \implication_assignment_reg[0]_31\ : out STD_LOGIC;
    \implication_assignment_reg[0]_32\ : out STD_LOGIC;
    \implication_assignment_reg[0]_33\ : out STD_LOGIC;
    \implication_assignment_reg[0]_34\ : out STD_LOGIC;
    \implication_assignment_reg[0]_35\ : out STD_LOGIC;
    \implication_assignment_reg[0]_36\ : out STD_LOGIC;
    \implication_assignment_reg[0]_37\ : out STD_LOGIC;
    \implication_assignment_reg[0]_38\ : out STD_LOGIC;
    \implication_assignment_reg[0]_39\ : out STD_LOGIC;
    \implication_assignment_reg[0]_40\ : out STD_LOGIC;
    \implication_assignment_reg[0]_41\ : out STD_LOGIC;
    \implication_assignment_reg[0]_42\ : out STD_LOGIC;
    \implication_assignment_reg[0]_43\ : out STD_LOGIC;
    \implication_assignment_reg[0]_44\ : out STD_LOGIC;
    \implication_assignment_reg[0]_45\ : out STD_LOGIC;
    \implication_assignment_reg[0]_46\ : out STD_LOGIC;
    \implication_assignment_reg[0]_47\ : out STD_LOGIC;
    \implication_assignment_reg[0]_48\ : out STD_LOGIC;
    \implication_assignment_reg[0]_49\ : out STD_LOGIC;
    \implication_assignment_reg[0]_50\ : out STD_LOGIC;
    \implication_assignment_reg[0]_51\ : out STD_LOGIC;
    \implication_assignment_reg[0]_52\ : out STD_LOGIC;
    \implication_assignment_reg[0]_53\ : out STD_LOGIC;
    \implication_assignment_reg[0]_54\ : out STD_LOGIC;
    \implication_assignment_reg[0]_55\ : out STD_LOGIC;
    \implication_assignment_reg[0]_56\ : out STD_LOGIC;
    \implication_assignment_reg[0]_57\ : out STD_LOGIC;
    \implication_assignment_reg[0]_58\ : out STD_LOGIC;
    \implication_assignment_reg[0]_59\ : out STD_LOGIC;
    \implication_assignment_reg[0]_60\ : out STD_LOGIC;
    \implication_assignment_reg[0]_61\ : out STD_LOGIC;
    \implication_assignment_reg[0]_62\ : out STD_LOGIC;
    \implication_assignment_reg[0]_63\ : out STD_LOGIC;
    \implication_assignment_reg[0]_64\ : out STD_LOGIC;
    \implication_assignment_reg[0]_65\ : out STD_LOGIC;
    \implication_assignment_reg[0]_66\ : out STD_LOGIC;
    \implication_assignment_reg[0]_67\ : out STD_LOGIC;
    \implication_assignment_reg[0]_68\ : out STD_LOGIC;
    \implication_assignment_reg[0]_69\ : out STD_LOGIC;
    \implication_assignment_reg[0]_70\ : out STD_LOGIC;
    \implication_assignment_reg[0]_71\ : out STD_LOGIC;
    \implication_assignment_reg[0]_72\ : out STD_LOGIC;
    \implication_assignment_reg[0]_73\ : out STD_LOGIC;
    \implication_assignment_reg[0]_74\ : out STD_LOGIC;
    \implication_assignment_reg[0]_75\ : out STD_LOGIC;
    \implication_assignment_reg[0]_76\ : out STD_LOGIC;
    \implication_assignment_reg[0]_77\ : out STD_LOGIC;
    \implication_assignment_reg[0]_78\ : out STD_LOGIC;
    \implication_assignment_reg[0]_79\ : out STD_LOGIC;
    \implication_assignment_reg[0]_80\ : out STD_LOGIC;
    \implication_assignment_reg[0]_81\ : out STD_LOGIC;
    \implication_assignment_reg[0]_82\ : out STD_LOGIC;
    \implication_assignment_reg[0]_83\ : out STD_LOGIC;
    \implication_assignment_reg[0]_84\ : out STD_LOGIC;
    \implication_assignment_reg[0]_85\ : out STD_LOGIC;
    \implication_assignment_reg[0]_86\ : out STD_LOGIC;
    \implication_assignment_reg[0]_87\ : out STD_LOGIC;
    \implication_assignment_reg[0]_88\ : out STD_LOGIC;
    \implication_assignment_reg[0]_89\ : out STD_LOGIC;
    \implication_assignment_reg[0]_90\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_0\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_1\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_2\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_3\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_4\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_5\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_6\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_7\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_8\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_9\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_10\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_11\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_12\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_13\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_14\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_15\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_16\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_17\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_18\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_19\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_20\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_21\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_22\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_23\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_24\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_25\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_26\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_27\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_28\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_29\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_30\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_31\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_32\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_33\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_34\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_35\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_36\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_37\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_38\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_39\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_40\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_41\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_42\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_43\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_44\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_45\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_46\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_47\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_48\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_49\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_50\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_51\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_52\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_53\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_54\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_55\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_56\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_57\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_58\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_59\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_60\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_61\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_62\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_63\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_64\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_65\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_66\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_67\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_68\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_69\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_70\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_71\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_72\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_73\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_74\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_75\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_76\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_77\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_78\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_79\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_80\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_81\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_82\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_83\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_84\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_85\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_86\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_87\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_88\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_89\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_0\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep_90\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_1\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_2\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_3\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_4\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_5\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_6\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_7\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_8\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_9\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_10\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_11\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_12\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_13\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_14\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_15\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_16\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_17\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_18\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_19\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_20\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_21\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_22\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_23\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_24\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_25\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_26\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_27\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_28\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_29\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_30\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_31\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_32\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_33\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_34\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_35\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_36\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_37\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_38\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_39\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_40\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_41\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_42\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_43\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_44\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_45\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_46\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_47\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_48\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_49\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_50\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_51\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_52\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_53\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_54\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_55\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_56\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_57\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_58\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_59\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_60\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_61\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_62\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_63\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_64\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_65\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_66\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_67\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_68\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_69\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_70\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_71\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_72\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_73\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_74\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_75\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_76\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_77\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_78\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_79\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_80\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_81\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_82\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_83\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_84\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_85\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_86\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_87\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_88\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_89\ : out STD_LOGIC;
    \implication_assignment_reg[0]_rep__0_90\ : out STD_LOGIC;
    s01_axi_aresetn_214 : out STD_LOGIC;
    \clause_count_reg[0]_rep__1_0\ : out STD_LOGIC;
    \clause_count_reg[0]_rep_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : out STD_LOGIC;
    s01_axi_aresetn_215 : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \implication_variable_id_reg[0]_0\ : out STD_LOGIC;
    \implication_variable_id_reg[2]_0\ : out STD_LOGIC;
    \implication_variable_id_reg[1]_0\ : out STD_LOGIC;
    \implication_variable_id_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    impl_found_reg_0 : out STD_LOGIC;
    s01_axi_aresetn_216 : out STD_LOGIC;
    \slv_reg0_reg[0]\ : out STD_LOGIC;
    impl_found_reg_1 : out STD_LOGIC;
    impl_found_reg_2 : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    implication_assignments : in STD_LOGIC_VECTOR ( 90 downto 0 );
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    broadcast_implication_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__5_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    implication_valid_o_reg : in STD_LOGIC;
    \variable_3_assignment_reg[0]\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_3\ : in STD_LOGIC;
    broadcast_implication_reg_0 : in STD_LOGIC;
    \variable_2_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_0\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_4\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_1\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_5\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_3\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_2\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_6\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_4\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_3\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_7\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_5\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_4\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_8\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_6\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_5\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_9\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_7\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_6\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_10\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_8\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_7\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_11\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_9\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_8\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_12\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_10\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_9\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_13\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_11\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_10\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_14\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_12\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_11\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_15\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_13\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_12\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_16\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_14\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_13\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_17\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_15\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_14\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_18\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_16\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_15\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_19\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_17\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_16\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_20\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_18\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_17\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_21\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_19\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_18\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_22\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_20\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_19\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_23\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_21\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_20\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_24\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_22\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_21\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_25\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_22\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_23\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_23\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_26\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_24\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_24\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_27\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_25\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_25\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_28\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_26\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_26\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_29\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_27\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_27\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_30\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_28\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_28\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_31\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_29\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_29\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_32\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_30\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_30\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_33\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_31\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_31\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_34\ : in STD_LOGIC;
    \variable_3_assignment[1]_i_4__45\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[0]_35\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_32\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_32\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_36\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_33\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_33\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_37\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_34\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_34\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_38\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_35\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_35\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_39\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_36\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_36\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_40\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_37\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_37\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_41\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_38\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_38\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_42\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_39\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_39\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_43\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_40\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_40\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_44\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_41\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_41\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_45\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_42\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_42\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_46\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_43\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_43\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_47\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_44\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_44\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_48\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_45\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_45\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_49\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_46\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_46\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_50\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_47\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_47\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_51\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_48\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_48\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_52\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_49\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_49\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_53\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_50\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_50\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_54\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_51\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_51\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_55\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_52\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_52\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_56\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_53\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_53\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_57\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_54\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_54\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_58\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_55\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_55\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_59\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_56\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_56\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_60\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_57\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_57\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_61\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_58\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_58\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_62\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_59\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_59\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_63\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_60\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_60\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_64\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_61\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_61\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_65\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_62\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_62\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_66\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_63\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_63\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_67\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_64\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_64\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_68\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_65\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_65\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_69\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_66\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_66\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_70\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_67\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_67\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_71\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_68\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_68\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_72\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_69\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_70\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_69\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_73\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_71\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_70\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_74\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_72\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_71\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_75\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_73\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_72\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_76\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_74\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_73\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_77\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_75\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_74\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_78\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_76\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_75\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_79\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_77\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_76\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_80\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_78\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_77\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_81\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_79\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_78\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_82\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_80\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_79\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_83\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_81\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_80\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_84\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_82\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_81\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_85\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_83\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_82\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_86\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_84\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_83\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_87\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_85\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_84\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_88\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_86\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_85\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_89\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_87\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_86\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_90\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_88\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_87\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_91\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_89\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_88\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_92\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_90\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_89\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_93\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_91\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_90\ : in STD_LOGIC;
    \variable_3_assignment_reg[0]_94\ : in STD_LOGIC;
    \variable_2_assignment_reg[0]_92\ : in STD_LOGIC;
    \variable_1_assignment_reg[0]_91\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 90 downto 0 );
    \implication_variable_id[2]_i_2_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_8\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_9\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_10\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_11\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id_reg[0]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_2_12\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_13_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_0\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_1\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_2\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_3\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_4\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_5\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_6\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_7\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_8\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_9\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_10\ : in STD_LOGIC;
    \implication_variable_id[0]_i_2_11\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_9_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_9_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_9_2\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_9_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_2\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_9_4\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_4\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_5\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id_reg[1]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_8_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_13_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_0\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_1\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_2\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_3\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_4\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_5\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_6\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_7\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_8\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_9\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_10\ : in STD_LOGIC;
    \implication_variable_id[1]_i_2_11\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id_reg[2]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_12_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_13_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id[2]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[2]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_7_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_7_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_7_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_7_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_7_4\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_22_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_22_1\ : in STD_LOGIC;
    implication_variable_ids : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \implication_variable_id_reg[3]_i_6_0\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_1\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_2\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_3\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_4\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_5\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_6\ : in STD_LOGIC;
    \implication_variable_id_reg[3]_i_6_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_5_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_4_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_5\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_6\ : in STD_LOGIC;
    \implication_variable_id[3]_i_11_7\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id[3]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_11_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_11_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_11_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_11_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_11_4\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_34_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_34_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_0\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_1\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_2\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_3\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_4\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_5\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_6\ : in STD_LOGIC;
    \implication_variable_id_reg[4]_i_10_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_9_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_8_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_5\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_6\ : in STD_LOGIC;
    \implication_variable_id[4]_i_15_7\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_0\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_1\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_2\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_3\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_4\ : in STD_LOGIC;
    \implication_variable_id[4]_i_14_5\ : in STD_LOGIC;
    state_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_rep__1_28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_status_reg[2]\ : in STD_LOGIC;
    \output_status_reg[2]_0\ : in STD_LOGIC;
    top_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment[1]_i_2__89_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__77_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__39_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__88_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__87_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__5_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__5_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__5_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__7_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__7_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__7_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__85_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__8_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__8_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__9_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__35_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__9_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__84_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__10_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__10_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__11_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__5_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__11_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__34_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__67_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__12_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__13_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__13_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__13_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__14_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__14_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__57_0\ : in STD_LOGIC;
    \variable_2_assignment[1]_i_3__15_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__15_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__15_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__16_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__16_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__16_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__17_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__17_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__17_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__18_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__61_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__18_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__19_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__19_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__83_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__19_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__20_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__20_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__28_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__21_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__82_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__22_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__22_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__81_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__23_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__56_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__24_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__24_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__80_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__24_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__55_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__25_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__26_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__26_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__26_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__61_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__85_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__27_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__28_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__28_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__28_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__29_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__29_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__79_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__30_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__30_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__30_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__31_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__50_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__31_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__32_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__32_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__32_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__33_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__33_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__33_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__34_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__34_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__34_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__35_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__35_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__36_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__36_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__35_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__24_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__37_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__38_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__38_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__36_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__39_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__39_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__78_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__40_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__40_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__38_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__23_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__41_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__39_0\ : in STD_LOGIC;
    \variable_2_assignment[1]_i_2__52_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__42_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__40_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__43_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__40_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__41_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__44_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__39_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__36_0\ : in STD_LOGIC;
    \variable_2_assignment[1]_i_3__45_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__45_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__77_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__46_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__46_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__76_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__47_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__47_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__45_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__48_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__48_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__46_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__49_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__49_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__75_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__50_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__50_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__48_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__51_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__51_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__49_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__52_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__52_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__74_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__53_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__53_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__51_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__54_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__54_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__52_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__55_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__55_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__53_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__56_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__56_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__54_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__57_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__57_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__55_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__48_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__58_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__56_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__59_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__24_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__57_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__60_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__60_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__58_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__61_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__61_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__59_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__62_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__62_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__60_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__63_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__63_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__61_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__64_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__64_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__62_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__65_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__18_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__63_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__66_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__66_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__64_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__7_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__16_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__73_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__68_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__15_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__66_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__69_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__69_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__72_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__67_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__70_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__68_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__71_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__71_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__72_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__72_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__69_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__73_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__73_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__71_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__70_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__74_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__75_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__10_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__72_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__76_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__73_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__77_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__77_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__70_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__78_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__78_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__75_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__79_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__76_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__80_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__80_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__77_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__81_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__81_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__69_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__78_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__82_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__79_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_2__43_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__83_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__80_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__84_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__84_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__85_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__85_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__81_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__86_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__86_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__87_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_3__87_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__68_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_2_assignment[1]_i_3__88_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_2__67_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_assignment[1]_i_3__83_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_1_assignment[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    write_to_status_reg : in STD_LOGIC;
    implication_valid_o_reg_0 : in STD_LOGIC;
    fifo_wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector is
  signal \^fsm_sequential_state_reg[1]_rep\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_3\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_4\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_5\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep_6\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_10\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_11\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_12\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_13\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_14\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_15\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_16\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_17\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_18\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_19\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_20\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_21\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_3\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_4\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_5\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_6\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_7\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_8\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__0_9\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_10\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_11\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_12\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_13\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_14\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_15\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_16\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_17\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_18\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_19\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_20\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_21\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_22\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_23\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_24\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_25\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_26\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_27\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_3\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_4\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_5\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_6\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_7\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_8\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_rep__1_9\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal broadcast_implication8_out : STD_LOGIC;
  signal \^chosen_implication_assignment\ : STD_LOGIC;
  signal \clause_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \clause_count[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \clause_count[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \clause_count[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \clause_count[6]_i_2_n_0\ : STD_LOGIC;
  signal clause_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^clause_count_reg[0]_rep_0\ : STD_LOGIC;
  signal \^clause_count_reg[0]_rep__0_0\ : STD_LOGIC;
  signal \^clause_count_reg[0]_rep__1_0\ : STD_LOGIC;
  signal impl_found_i_1_n_0 : STD_LOGIC;
  signal \implication_assignment[0]_i_10_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_1_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_28_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_29_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_2_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_30_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_31_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_i_9_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \implication_assignment[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \implication_assignment_reg[0]_rep_n_0\ : STD_LOGIC;
  signal implication_found : STD_LOGIC;
  signal implication_valid_o_i_2_n_0 : STD_LOGIC;
  signal \implication_variable_id[0]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[1]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[2]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_20_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_21_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_23_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_24_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_25_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_26_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_27_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_59_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id[3]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_118_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_119_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_120_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_121_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_122_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_123_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_124_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_125_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_126_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_127_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_128_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_129_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_130_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_131_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_132_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_133_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_20_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_55_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_56_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_57_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_58_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_59_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_60_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_85_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[4]_i_9_n_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[0]_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[1]_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[2]_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[3]_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[4]_0\ : STD_LOGIC;
  signal \^implication_variable_id_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \implication_variable_id_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_28_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_34_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_49_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_50_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_51_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_52_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[4]_i_54_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^s01_axi_aresetn_0\ : STD_LOGIC;
  signal \^s01_axi_aresetn_1\ : STD_LOGIC;
  signal \^s01_axi_aresetn_10\ : STD_LOGIC;
  signal \^s01_axi_aresetn_100\ : STD_LOGIC;
  signal \^s01_axi_aresetn_101\ : STD_LOGIC;
  signal \^s01_axi_aresetn_102\ : STD_LOGIC;
  signal \^s01_axi_aresetn_103\ : STD_LOGIC;
  signal \^s01_axi_aresetn_104\ : STD_LOGIC;
  signal \^s01_axi_aresetn_105\ : STD_LOGIC;
  signal \^s01_axi_aresetn_106\ : STD_LOGIC;
  signal \^s01_axi_aresetn_107\ : STD_LOGIC;
  signal \^s01_axi_aresetn_108\ : STD_LOGIC;
  signal \^s01_axi_aresetn_109\ : STD_LOGIC;
  signal \^s01_axi_aresetn_11\ : STD_LOGIC;
  signal \^s01_axi_aresetn_110\ : STD_LOGIC;
  signal \^s01_axi_aresetn_111\ : STD_LOGIC;
  signal \^s01_axi_aresetn_112\ : STD_LOGIC;
  signal \^s01_axi_aresetn_113\ : STD_LOGIC;
  signal \^s01_axi_aresetn_114\ : STD_LOGIC;
  signal \^s01_axi_aresetn_115\ : STD_LOGIC;
  signal \^s01_axi_aresetn_116\ : STD_LOGIC;
  signal \^s01_axi_aresetn_117\ : STD_LOGIC;
  signal \^s01_axi_aresetn_118\ : STD_LOGIC;
  signal \^s01_axi_aresetn_119\ : STD_LOGIC;
  signal \^s01_axi_aresetn_12\ : STD_LOGIC;
  signal \^s01_axi_aresetn_120\ : STD_LOGIC;
  signal \^s01_axi_aresetn_121\ : STD_LOGIC;
  signal \^s01_axi_aresetn_122\ : STD_LOGIC;
  signal \^s01_axi_aresetn_123\ : STD_LOGIC;
  signal \^s01_axi_aresetn_124\ : STD_LOGIC;
  signal \^s01_axi_aresetn_125\ : STD_LOGIC;
  signal \^s01_axi_aresetn_126\ : STD_LOGIC;
  signal \^s01_axi_aresetn_127\ : STD_LOGIC;
  signal \^s01_axi_aresetn_128\ : STD_LOGIC;
  signal \^s01_axi_aresetn_129\ : STD_LOGIC;
  signal \^s01_axi_aresetn_13\ : STD_LOGIC;
  signal \^s01_axi_aresetn_130\ : STD_LOGIC;
  signal \^s01_axi_aresetn_131\ : STD_LOGIC;
  signal \^s01_axi_aresetn_132\ : STD_LOGIC;
  signal \^s01_axi_aresetn_133\ : STD_LOGIC;
  signal \^s01_axi_aresetn_134\ : STD_LOGIC;
  signal \^s01_axi_aresetn_135\ : STD_LOGIC;
  signal \^s01_axi_aresetn_136\ : STD_LOGIC;
  signal \^s01_axi_aresetn_137\ : STD_LOGIC;
  signal \^s01_axi_aresetn_138\ : STD_LOGIC;
  signal \^s01_axi_aresetn_139\ : STD_LOGIC;
  signal \^s01_axi_aresetn_14\ : STD_LOGIC;
  signal \^s01_axi_aresetn_140\ : STD_LOGIC;
  signal \^s01_axi_aresetn_141\ : STD_LOGIC;
  signal \^s01_axi_aresetn_142\ : STD_LOGIC;
  signal \^s01_axi_aresetn_143\ : STD_LOGIC;
  signal \^s01_axi_aresetn_144\ : STD_LOGIC;
  signal \^s01_axi_aresetn_145\ : STD_LOGIC;
  signal \^s01_axi_aresetn_146\ : STD_LOGIC;
  signal \^s01_axi_aresetn_147\ : STD_LOGIC;
  signal \^s01_axi_aresetn_148\ : STD_LOGIC;
  signal \^s01_axi_aresetn_149\ : STD_LOGIC;
  signal \^s01_axi_aresetn_15\ : STD_LOGIC;
  signal \^s01_axi_aresetn_150\ : STD_LOGIC;
  signal \^s01_axi_aresetn_151\ : STD_LOGIC;
  signal \^s01_axi_aresetn_152\ : STD_LOGIC;
  signal \^s01_axi_aresetn_153\ : STD_LOGIC;
  signal \^s01_axi_aresetn_154\ : STD_LOGIC;
  signal \^s01_axi_aresetn_155\ : STD_LOGIC;
  signal \^s01_axi_aresetn_156\ : STD_LOGIC;
  signal \^s01_axi_aresetn_157\ : STD_LOGIC;
  signal \^s01_axi_aresetn_158\ : STD_LOGIC;
  signal \^s01_axi_aresetn_159\ : STD_LOGIC;
  signal \^s01_axi_aresetn_16\ : STD_LOGIC;
  signal \^s01_axi_aresetn_160\ : STD_LOGIC;
  signal \^s01_axi_aresetn_161\ : STD_LOGIC;
  signal \^s01_axi_aresetn_162\ : STD_LOGIC;
  signal \^s01_axi_aresetn_163\ : STD_LOGIC;
  signal \^s01_axi_aresetn_164\ : STD_LOGIC;
  signal \^s01_axi_aresetn_165\ : STD_LOGIC;
  signal \^s01_axi_aresetn_166\ : STD_LOGIC;
  signal \^s01_axi_aresetn_167\ : STD_LOGIC;
  signal \^s01_axi_aresetn_168\ : STD_LOGIC;
  signal \^s01_axi_aresetn_169\ : STD_LOGIC;
  signal \^s01_axi_aresetn_17\ : STD_LOGIC;
  signal \^s01_axi_aresetn_170\ : STD_LOGIC;
  signal \^s01_axi_aresetn_171\ : STD_LOGIC;
  signal \^s01_axi_aresetn_172\ : STD_LOGIC;
  signal \^s01_axi_aresetn_173\ : STD_LOGIC;
  signal \^s01_axi_aresetn_174\ : STD_LOGIC;
  signal \^s01_axi_aresetn_175\ : STD_LOGIC;
  signal \^s01_axi_aresetn_176\ : STD_LOGIC;
  signal \^s01_axi_aresetn_177\ : STD_LOGIC;
  signal \^s01_axi_aresetn_178\ : STD_LOGIC;
  signal \^s01_axi_aresetn_179\ : STD_LOGIC;
  signal \^s01_axi_aresetn_18\ : STD_LOGIC;
  signal \^s01_axi_aresetn_180\ : STD_LOGIC;
  signal \^s01_axi_aresetn_181\ : STD_LOGIC;
  signal \^s01_axi_aresetn_182\ : STD_LOGIC;
  signal \^s01_axi_aresetn_183\ : STD_LOGIC;
  signal \^s01_axi_aresetn_184\ : STD_LOGIC;
  signal \^s01_axi_aresetn_185\ : STD_LOGIC;
  signal \^s01_axi_aresetn_186\ : STD_LOGIC;
  signal \^s01_axi_aresetn_187\ : STD_LOGIC;
  signal \^s01_axi_aresetn_188\ : STD_LOGIC;
  signal \^s01_axi_aresetn_189\ : STD_LOGIC;
  signal \^s01_axi_aresetn_19\ : STD_LOGIC;
  signal \^s01_axi_aresetn_190\ : STD_LOGIC;
  signal \^s01_axi_aresetn_191\ : STD_LOGIC;
  signal \^s01_axi_aresetn_192\ : STD_LOGIC;
  signal \^s01_axi_aresetn_193\ : STD_LOGIC;
  signal \^s01_axi_aresetn_194\ : STD_LOGIC;
  signal \^s01_axi_aresetn_195\ : STD_LOGIC;
  signal \^s01_axi_aresetn_196\ : STD_LOGIC;
  signal \^s01_axi_aresetn_197\ : STD_LOGIC;
  signal \^s01_axi_aresetn_198\ : STD_LOGIC;
  signal \^s01_axi_aresetn_199\ : STD_LOGIC;
  signal \^s01_axi_aresetn_2\ : STD_LOGIC;
  signal \^s01_axi_aresetn_20\ : STD_LOGIC;
  signal \^s01_axi_aresetn_200\ : STD_LOGIC;
  signal \^s01_axi_aresetn_201\ : STD_LOGIC;
  signal \^s01_axi_aresetn_202\ : STD_LOGIC;
  signal \^s01_axi_aresetn_203\ : STD_LOGIC;
  signal \^s01_axi_aresetn_204\ : STD_LOGIC;
  signal \^s01_axi_aresetn_205\ : STD_LOGIC;
  signal \^s01_axi_aresetn_206\ : STD_LOGIC;
  signal \^s01_axi_aresetn_207\ : STD_LOGIC;
  signal \^s01_axi_aresetn_208\ : STD_LOGIC;
  signal \^s01_axi_aresetn_209\ : STD_LOGIC;
  signal \^s01_axi_aresetn_21\ : STD_LOGIC;
  signal \^s01_axi_aresetn_210\ : STD_LOGIC;
  signal \^s01_axi_aresetn_211\ : STD_LOGIC;
  signal \^s01_axi_aresetn_212\ : STD_LOGIC;
  signal \^s01_axi_aresetn_213\ : STD_LOGIC;
  signal \^s01_axi_aresetn_214\ : STD_LOGIC;
  signal \^s01_axi_aresetn_22\ : STD_LOGIC;
  signal \^s01_axi_aresetn_23\ : STD_LOGIC;
  signal \^s01_axi_aresetn_24\ : STD_LOGIC;
  signal \^s01_axi_aresetn_25\ : STD_LOGIC;
  signal \^s01_axi_aresetn_26\ : STD_LOGIC;
  signal \^s01_axi_aresetn_27\ : STD_LOGIC;
  signal \^s01_axi_aresetn_28\ : STD_LOGIC;
  signal \^s01_axi_aresetn_29\ : STD_LOGIC;
  signal \^s01_axi_aresetn_3\ : STD_LOGIC;
  signal \^s01_axi_aresetn_30\ : STD_LOGIC;
  signal \^s01_axi_aresetn_31\ : STD_LOGIC;
  signal \^s01_axi_aresetn_32\ : STD_LOGIC;
  signal \^s01_axi_aresetn_33\ : STD_LOGIC;
  signal \^s01_axi_aresetn_34\ : STD_LOGIC;
  signal \^s01_axi_aresetn_35\ : STD_LOGIC;
  signal \^s01_axi_aresetn_36\ : STD_LOGIC;
  signal \^s01_axi_aresetn_37\ : STD_LOGIC;
  signal \^s01_axi_aresetn_38\ : STD_LOGIC;
  signal \^s01_axi_aresetn_39\ : STD_LOGIC;
  signal \^s01_axi_aresetn_4\ : STD_LOGIC;
  signal \^s01_axi_aresetn_40\ : STD_LOGIC;
  signal \^s01_axi_aresetn_41\ : STD_LOGIC;
  signal \^s01_axi_aresetn_42\ : STD_LOGIC;
  signal \^s01_axi_aresetn_43\ : STD_LOGIC;
  signal \^s01_axi_aresetn_44\ : STD_LOGIC;
  signal \^s01_axi_aresetn_45\ : STD_LOGIC;
  signal \^s01_axi_aresetn_46\ : STD_LOGIC;
  signal \^s01_axi_aresetn_47\ : STD_LOGIC;
  signal \^s01_axi_aresetn_48\ : STD_LOGIC;
  signal \^s01_axi_aresetn_49\ : STD_LOGIC;
  signal \^s01_axi_aresetn_5\ : STD_LOGIC;
  signal \^s01_axi_aresetn_50\ : STD_LOGIC;
  signal \^s01_axi_aresetn_51\ : STD_LOGIC;
  signal \^s01_axi_aresetn_52\ : STD_LOGIC;
  signal \^s01_axi_aresetn_53\ : STD_LOGIC;
  signal \^s01_axi_aresetn_54\ : STD_LOGIC;
  signal \^s01_axi_aresetn_55\ : STD_LOGIC;
  signal \^s01_axi_aresetn_56\ : STD_LOGIC;
  signal \^s01_axi_aresetn_57\ : STD_LOGIC;
  signal \^s01_axi_aresetn_58\ : STD_LOGIC;
  signal \^s01_axi_aresetn_59\ : STD_LOGIC;
  signal \^s01_axi_aresetn_6\ : STD_LOGIC;
  signal \^s01_axi_aresetn_60\ : STD_LOGIC;
  signal \^s01_axi_aresetn_61\ : STD_LOGIC;
  signal \^s01_axi_aresetn_62\ : STD_LOGIC;
  signal \^s01_axi_aresetn_63\ : STD_LOGIC;
  signal \^s01_axi_aresetn_64\ : STD_LOGIC;
  signal \^s01_axi_aresetn_65\ : STD_LOGIC;
  signal \^s01_axi_aresetn_66\ : STD_LOGIC;
  signal \^s01_axi_aresetn_67\ : STD_LOGIC;
  signal \^s01_axi_aresetn_68\ : STD_LOGIC;
  signal \^s01_axi_aresetn_69\ : STD_LOGIC;
  signal \^s01_axi_aresetn_7\ : STD_LOGIC;
  signal \^s01_axi_aresetn_70\ : STD_LOGIC;
  signal \^s01_axi_aresetn_71\ : STD_LOGIC;
  signal \^s01_axi_aresetn_72\ : STD_LOGIC;
  signal \^s01_axi_aresetn_73\ : STD_LOGIC;
  signal \^s01_axi_aresetn_74\ : STD_LOGIC;
  signal \^s01_axi_aresetn_75\ : STD_LOGIC;
  signal \^s01_axi_aresetn_76\ : STD_LOGIC;
  signal \^s01_axi_aresetn_77\ : STD_LOGIC;
  signal \^s01_axi_aresetn_78\ : STD_LOGIC;
  signal \^s01_axi_aresetn_79\ : STD_LOGIC;
  signal \^s01_axi_aresetn_8\ : STD_LOGIC;
  signal \^s01_axi_aresetn_80\ : STD_LOGIC;
  signal \^s01_axi_aresetn_81\ : STD_LOGIC;
  signal \^s01_axi_aresetn_82\ : STD_LOGIC;
  signal \^s01_axi_aresetn_83\ : STD_LOGIC;
  signal \^s01_axi_aresetn_84\ : STD_LOGIC;
  signal \^s01_axi_aresetn_85\ : STD_LOGIC;
  signal \^s01_axi_aresetn_86\ : STD_LOGIC;
  signal \^s01_axi_aresetn_87\ : STD_LOGIC;
  signal \^s01_axi_aresetn_88\ : STD_LOGIC;
  signal \^s01_axi_aresetn_89\ : STD_LOGIC;
  signal \^s01_axi_aresetn_9\ : STD_LOGIC;
  signal \^s01_axi_aresetn_90\ : STD_LOGIC;
  signal \^s01_axi_aresetn_91\ : STD_LOGIC;
  signal \^s01_axi_aresetn_92\ : STD_LOGIC;
  signal \^s01_axi_aresetn_93\ : STD_LOGIC;
  signal \^s01_axi_aresetn_94\ : STD_LOGIC;
  signal \^s01_axi_aresetn_95\ : STD_LOGIC;
  signal \^s01_axi_aresetn_96\ : STD_LOGIC;
  signal \^s01_axi_aresetn_97\ : STD_LOGIC;
  signal \^s01_axi_aresetn_98\ : STD_LOGIC;
  signal \^s01_axi_aresetn_99\ : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal state_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_5_n_0\ : STD_LOGIC;
  signal write_status_reg_i_2_n_0 : STD_LOGIC;
  signal write_status_reg_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg5_o[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of broadcast_implication_i_2 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \clause_count[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \clause_count[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \clause_count[3]_i_1\ : label is "soft_lutpair321";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \clause_count_reg[0]\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \clause_count_reg[0]_rep\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \clause_count_reg[0]_rep__0\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \clause_count_reg[0]_rep__1\ : label is "clause_count_reg[0]";
  attribute ORIG_CELL_NAME of \implication_assignment_reg[0]\ : label is "implication_assignment_reg[0]";
  attribute ORIG_CELL_NAME of \implication_assignment_reg[0]_rep\ : label is "implication_assignment_reg[0]";
  attribute ORIG_CELL_NAME of \implication_assignment_reg[0]_rep__0\ : label is "implication_assignment_reg[0]";
  attribute SOFT_HLUTNM of implication_valid_o_i_2 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_9\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \implication_variable_id[1]_i_9\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \implication_variable_id[2]_i_9\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \implication_variable_id[3]_i_7\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \implication_variable_id[4]_i_11\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \output_status[2]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__10\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__12\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__13\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__14\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__15\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__16\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__17\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__18\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__19\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__20\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__21\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__22\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__23\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__24\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__25\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__26\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__27\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__28\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__29\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__3\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__30\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__31\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__32\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__33\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__34\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__35\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__36\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__37\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__38\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__39\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__40\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__41\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__42\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__43\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__44\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__45\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__46\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__47\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__48\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__49\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__50\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__51\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__52\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__53\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__54\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__55\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__56\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__57\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__58\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__59\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__60\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__61\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__62\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__63\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__64\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__65\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__66\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__67\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__68\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__69\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__7\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__70\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__71\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__72\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__73\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__74\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__75\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__76\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__77\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__78\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__79\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__8\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__80\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__81\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__82\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__83\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__84\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__85\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__86\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__88\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__89\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_2__9\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__10\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__11\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__12\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__13\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__14\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__15\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__16\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__17\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__18\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__19\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__20\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__21\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__22\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__23\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__24\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__25\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__26\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__27\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__28\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__29\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__30\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__31\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__32\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__33\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__34\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__35\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__36\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__37\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__38\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__39\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__40\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__41\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__42\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__43\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__44\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__45\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__46\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__47\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__48\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__49\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__50\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__51\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__52\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__53\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__54\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__55\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__56\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__57\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__58\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__59\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__60\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__61\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__62\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__63\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__64\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__65\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__66\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__67\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__68\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__69\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__70\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__71\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__72\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__73\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__74\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__75\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__76\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__77\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__78\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__79\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__8\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__80\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__81\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__82\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__83\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__84\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__85\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__86\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__87\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__88\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__89\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_2__9\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__67\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__68\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__69\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__70\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__71\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__72\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__73\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__74\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__75\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__76\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__77\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__78\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__79\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__80\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__81\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__82\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__83\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__84\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__85\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__86\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__87\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__88\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_2__89\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of write_status_reg_i_2 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of write_status_reg_i_3 : label is "soft_lutpair323";
begin
  \FSM_sequential_state_reg[1]_rep\ <= \^fsm_sequential_state_reg[1]_rep\;
  \FSM_sequential_state_reg[1]_rep_0\ <= \^fsm_sequential_state_reg[1]_rep_0\;
  \FSM_sequential_state_reg[1]_rep_1\ <= \^fsm_sequential_state_reg[1]_rep_1\;
  \FSM_sequential_state_reg[1]_rep_2\ <= \^fsm_sequential_state_reg[1]_rep_2\;
  \FSM_sequential_state_reg[1]_rep_3\ <= \^fsm_sequential_state_reg[1]_rep_3\;
  \FSM_sequential_state_reg[1]_rep_4\ <= \^fsm_sequential_state_reg[1]_rep_4\;
  \FSM_sequential_state_reg[1]_rep_5\ <= \^fsm_sequential_state_reg[1]_rep_5\;
  \FSM_sequential_state_reg[1]_rep_6\ <= \^fsm_sequential_state_reg[1]_rep_6\;
  \FSM_sequential_state_reg[1]_rep__0\ <= \^fsm_sequential_state_reg[1]_rep__0\;
  \FSM_sequential_state_reg[1]_rep__0_0\ <= \^fsm_sequential_state_reg[1]_rep__0_0\;
  \FSM_sequential_state_reg[1]_rep__0_1\ <= \^fsm_sequential_state_reg[1]_rep__0_1\;
  \FSM_sequential_state_reg[1]_rep__0_10\ <= \^fsm_sequential_state_reg[1]_rep__0_10\;
  \FSM_sequential_state_reg[1]_rep__0_11\ <= \^fsm_sequential_state_reg[1]_rep__0_11\;
  \FSM_sequential_state_reg[1]_rep__0_12\ <= \^fsm_sequential_state_reg[1]_rep__0_12\;
  \FSM_sequential_state_reg[1]_rep__0_13\ <= \^fsm_sequential_state_reg[1]_rep__0_13\;
  \FSM_sequential_state_reg[1]_rep__0_14\ <= \^fsm_sequential_state_reg[1]_rep__0_14\;
  \FSM_sequential_state_reg[1]_rep__0_15\ <= \^fsm_sequential_state_reg[1]_rep__0_15\;
  \FSM_sequential_state_reg[1]_rep__0_16\ <= \^fsm_sequential_state_reg[1]_rep__0_16\;
  \FSM_sequential_state_reg[1]_rep__0_17\ <= \^fsm_sequential_state_reg[1]_rep__0_17\;
  \FSM_sequential_state_reg[1]_rep__0_18\ <= \^fsm_sequential_state_reg[1]_rep__0_18\;
  \FSM_sequential_state_reg[1]_rep__0_19\ <= \^fsm_sequential_state_reg[1]_rep__0_19\;
  \FSM_sequential_state_reg[1]_rep__0_2\ <= \^fsm_sequential_state_reg[1]_rep__0_2\;
  \FSM_sequential_state_reg[1]_rep__0_20\ <= \^fsm_sequential_state_reg[1]_rep__0_20\;
  \FSM_sequential_state_reg[1]_rep__0_21\ <= \^fsm_sequential_state_reg[1]_rep__0_21\;
  \FSM_sequential_state_reg[1]_rep__0_3\ <= \^fsm_sequential_state_reg[1]_rep__0_3\;
  \FSM_sequential_state_reg[1]_rep__0_4\ <= \^fsm_sequential_state_reg[1]_rep__0_4\;
  \FSM_sequential_state_reg[1]_rep__0_5\ <= \^fsm_sequential_state_reg[1]_rep__0_5\;
  \FSM_sequential_state_reg[1]_rep__0_6\ <= \^fsm_sequential_state_reg[1]_rep__0_6\;
  \FSM_sequential_state_reg[1]_rep__0_7\ <= \^fsm_sequential_state_reg[1]_rep__0_7\;
  \FSM_sequential_state_reg[1]_rep__0_8\ <= \^fsm_sequential_state_reg[1]_rep__0_8\;
  \FSM_sequential_state_reg[1]_rep__0_9\ <= \^fsm_sequential_state_reg[1]_rep__0_9\;
  \FSM_sequential_state_reg[1]_rep__1\ <= \^fsm_sequential_state_reg[1]_rep__1\;
  \FSM_sequential_state_reg[1]_rep__1_0\ <= \^fsm_sequential_state_reg[1]_rep__1_0\;
  \FSM_sequential_state_reg[1]_rep__1_1\ <= \^fsm_sequential_state_reg[1]_rep__1_1\;
  \FSM_sequential_state_reg[1]_rep__1_10\ <= \^fsm_sequential_state_reg[1]_rep__1_10\;
  \FSM_sequential_state_reg[1]_rep__1_11\ <= \^fsm_sequential_state_reg[1]_rep__1_11\;
  \FSM_sequential_state_reg[1]_rep__1_12\ <= \^fsm_sequential_state_reg[1]_rep__1_12\;
  \FSM_sequential_state_reg[1]_rep__1_13\ <= \^fsm_sequential_state_reg[1]_rep__1_13\;
  \FSM_sequential_state_reg[1]_rep__1_14\ <= \^fsm_sequential_state_reg[1]_rep__1_14\;
  \FSM_sequential_state_reg[1]_rep__1_15\ <= \^fsm_sequential_state_reg[1]_rep__1_15\;
  \FSM_sequential_state_reg[1]_rep__1_16\ <= \^fsm_sequential_state_reg[1]_rep__1_16\;
  \FSM_sequential_state_reg[1]_rep__1_17\ <= \^fsm_sequential_state_reg[1]_rep__1_17\;
  \FSM_sequential_state_reg[1]_rep__1_18\ <= \^fsm_sequential_state_reg[1]_rep__1_18\;
  \FSM_sequential_state_reg[1]_rep__1_19\ <= \^fsm_sequential_state_reg[1]_rep__1_19\;
  \FSM_sequential_state_reg[1]_rep__1_2\ <= \^fsm_sequential_state_reg[1]_rep__1_2\;
  \FSM_sequential_state_reg[1]_rep__1_20\ <= \^fsm_sequential_state_reg[1]_rep__1_20\;
  \FSM_sequential_state_reg[1]_rep__1_21\ <= \^fsm_sequential_state_reg[1]_rep__1_21\;
  \FSM_sequential_state_reg[1]_rep__1_22\ <= \^fsm_sequential_state_reg[1]_rep__1_22\;
  \FSM_sequential_state_reg[1]_rep__1_23\ <= \^fsm_sequential_state_reg[1]_rep__1_23\;
  \FSM_sequential_state_reg[1]_rep__1_24\ <= \^fsm_sequential_state_reg[1]_rep__1_24\;
  \FSM_sequential_state_reg[1]_rep__1_25\ <= \^fsm_sequential_state_reg[1]_rep__1_25\;
  \FSM_sequential_state_reg[1]_rep__1_26\ <= \^fsm_sequential_state_reg[1]_rep__1_26\;
  \FSM_sequential_state_reg[1]_rep__1_27\ <= \^fsm_sequential_state_reg[1]_rep__1_27\;
  \FSM_sequential_state_reg[1]_rep__1_3\ <= \^fsm_sequential_state_reg[1]_rep__1_3\;
  \FSM_sequential_state_reg[1]_rep__1_4\ <= \^fsm_sequential_state_reg[1]_rep__1_4\;
  \FSM_sequential_state_reg[1]_rep__1_5\ <= \^fsm_sequential_state_reg[1]_rep__1_5\;
  \FSM_sequential_state_reg[1]_rep__1_6\ <= \^fsm_sequential_state_reg[1]_rep__1_6\;
  \FSM_sequential_state_reg[1]_rep__1_7\ <= \^fsm_sequential_state_reg[1]_rep__1_7\;
  \FSM_sequential_state_reg[1]_rep__1_8\ <= \^fsm_sequential_state_reg[1]_rep__1_8\;
  \FSM_sequential_state_reg[1]_rep__1_9\ <= \^fsm_sequential_state_reg[1]_rep__1_9\;
  \FSM_sequential_state_reg[2]_3\ <= \^fsm_sequential_state_reg[2]_3\;
  Q(0) <= \^q\(0);
  chosen_implication_assignment <= \^chosen_implication_assignment\;
  \clause_count_reg[0]_rep_0\ <= \^clause_count_reg[0]_rep_0\;
  \clause_count_reg[0]_rep__0_0\ <= \^clause_count_reg[0]_rep__0_0\;
  \clause_count_reg[0]_rep__1_0\ <= \^clause_count_reg[0]_rep__1_0\;
  \implication_variable_id_reg[0]_0\ <= \^implication_variable_id_reg[0]_0\;
  \implication_variable_id_reg[1]_0\ <= \^implication_variable_id_reg[1]_0\;
  \implication_variable_id_reg[2]_0\ <= \^implication_variable_id_reg[2]_0\;
  \implication_variable_id_reg[3]_0\ <= \^implication_variable_id_reg[3]_0\;
  \implication_variable_id_reg[4]_0\ <= \^implication_variable_id_reg[4]_0\;
  \implication_variable_id_reg[4]_1\(4 downto 0) <= \^implication_variable_id_reg[4]_1\(4 downto 0);
  s01_axi_aresetn_0 <= \^s01_axi_aresetn_0\;
  s01_axi_aresetn_1 <= \^s01_axi_aresetn_1\;
  s01_axi_aresetn_10 <= \^s01_axi_aresetn_10\;
  s01_axi_aresetn_100 <= \^s01_axi_aresetn_100\;
  s01_axi_aresetn_101 <= \^s01_axi_aresetn_101\;
  s01_axi_aresetn_102 <= \^s01_axi_aresetn_102\;
  s01_axi_aresetn_103 <= \^s01_axi_aresetn_103\;
  s01_axi_aresetn_104 <= \^s01_axi_aresetn_104\;
  s01_axi_aresetn_105 <= \^s01_axi_aresetn_105\;
  s01_axi_aresetn_106 <= \^s01_axi_aresetn_106\;
  s01_axi_aresetn_107 <= \^s01_axi_aresetn_107\;
  s01_axi_aresetn_108 <= \^s01_axi_aresetn_108\;
  s01_axi_aresetn_109 <= \^s01_axi_aresetn_109\;
  s01_axi_aresetn_11 <= \^s01_axi_aresetn_11\;
  s01_axi_aresetn_110 <= \^s01_axi_aresetn_110\;
  s01_axi_aresetn_111 <= \^s01_axi_aresetn_111\;
  s01_axi_aresetn_112 <= \^s01_axi_aresetn_112\;
  s01_axi_aresetn_113 <= \^s01_axi_aresetn_113\;
  s01_axi_aresetn_114 <= \^s01_axi_aresetn_114\;
  s01_axi_aresetn_115 <= \^s01_axi_aresetn_115\;
  s01_axi_aresetn_116 <= \^s01_axi_aresetn_116\;
  s01_axi_aresetn_117 <= \^s01_axi_aresetn_117\;
  s01_axi_aresetn_118 <= \^s01_axi_aresetn_118\;
  s01_axi_aresetn_119 <= \^s01_axi_aresetn_119\;
  s01_axi_aresetn_12 <= \^s01_axi_aresetn_12\;
  s01_axi_aresetn_120 <= \^s01_axi_aresetn_120\;
  s01_axi_aresetn_121 <= \^s01_axi_aresetn_121\;
  s01_axi_aresetn_122 <= \^s01_axi_aresetn_122\;
  s01_axi_aresetn_123 <= \^s01_axi_aresetn_123\;
  s01_axi_aresetn_124 <= \^s01_axi_aresetn_124\;
  s01_axi_aresetn_125 <= \^s01_axi_aresetn_125\;
  s01_axi_aresetn_126 <= \^s01_axi_aresetn_126\;
  s01_axi_aresetn_127 <= \^s01_axi_aresetn_127\;
  s01_axi_aresetn_128 <= \^s01_axi_aresetn_128\;
  s01_axi_aresetn_129 <= \^s01_axi_aresetn_129\;
  s01_axi_aresetn_13 <= \^s01_axi_aresetn_13\;
  s01_axi_aresetn_130 <= \^s01_axi_aresetn_130\;
  s01_axi_aresetn_131 <= \^s01_axi_aresetn_131\;
  s01_axi_aresetn_132 <= \^s01_axi_aresetn_132\;
  s01_axi_aresetn_133 <= \^s01_axi_aresetn_133\;
  s01_axi_aresetn_134 <= \^s01_axi_aresetn_134\;
  s01_axi_aresetn_135 <= \^s01_axi_aresetn_135\;
  s01_axi_aresetn_136 <= \^s01_axi_aresetn_136\;
  s01_axi_aresetn_137 <= \^s01_axi_aresetn_137\;
  s01_axi_aresetn_138 <= \^s01_axi_aresetn_138\;
  s01_axi_aresetn_139 <= \^s01_axi_aresetn_139\;
  s01_axi_aresetn_14 <= \^s01_axi_aresetn_14\;
  s01_axi_aresetn_140 <= \^s01_axi_aresetn_140\;
  s01_axi_aresetn_141 <= \^s01_axi_aresetn_141\;
  s01_axi_aresetn_142 <= \^s01_axi_aresetn_142\;
  s01_axi_aresetn_143 <= \^s01_axi_aresetn_143\;
  s01_axi_aresetn_144 <= \^s01_axi_aresetn_144\;
  s01_axi_aresetn_145 <= \^s01_axi_aresetn_145\;
  s01_axi_aresetn_146 <= \^s01_axi_aresetn_146\;
  s01_axi_aresetn_147 <= \^s01_axi_aresetn_147\;
  s01_axi_aresetn_148 <= \^s01_axi_aresetn_148\;
  s01_axi_aresetn_149 <= \^s01_axi_aresetn_149\;
  s01_axi_aresetn_15 <= \^s01_axi_aresetn_15\;
  s01_axi_aresetn_150 <= \^s01_axi_aresetn_150\;
  s01_axi_aresetn_151 <= \^s01_axi_aresetn_151\;
  s01_axi_aresetn_152 <= \^s01_axi_aresetn_152\;
  s01_axi_aresetn_153 <= \^s01_axi_aresetn_153\;
  s01_axi_aresetn_154 <= \^s01_axi_aresetn_154\;
  s01_axi_aresetn_155 <= \^s01_axi_aresetn_155\;
  s01_axi_aresetn_156 <= \^s01_axi_aresetn_156\;
  s01_axi_aresetn_157 <= \^s01_axi_aresetn_157\;
  s01_axi_aresetn_158 <= \^s01_axi_aresetn_158\;
  s01_axi_aresetn_159 <= \^s01_axi_aresetn_159\;
  s01_axi_aresetn_16 <= \^s01_axi_aresetn_16\;
  s01_axi_aresetn_160 <= \^s01_axi_aresetn_160\;
  s01_axi_aresetn_161 <= \^s01_axi_aresetn_161\;
  s01_axi_aresetn_162 <= \^s01_axi_aresetn_162\;
  s01_axi_aresetn_163 <= \^s01_axi_aresetn_163\;
  s01_axi_aresetn_164 <= \^s01_axi_aresetn_164\;
  s01_axi_aresetn_165 <= \^s01_axi_aresetn_165\;
  s01_axi_aresetn_166 <= \^s01_axi_aresetn_166\;
  s01_axi_aresetn_167 <= \^s01_axi_aresetn_167\;
  s01_axi_aresetn_168 <= \^s01_axi_aresetn_168\;
  s01_axi_aresetn_169 <= \^s01_axi_aresetn_169\;
  s01_axi_aresetn_17 <= \^s01_axi_aresetn_17\;
  s01_axi_aresetn_170 <= \^s01_axi_aresetn_170\;
  s01_axi_aresetn_171 <= \^s01_axi_aresetn_171\;
  s01_axi_aresetn_172 <= \^s01_axi_aresetn_172\;
  s01_axi_aresetn_173 <= \^s01_axi_aresetn_173\;
  s01_axi_aresetn_174 <= \^s01_axi_aresetn_174\;
  s01_axi_aresetn_175 <= \^s01_axi_aresetn_175\;
  s01_axi_aresetn_176 <= \^s01_axi_aresetn_176\;
  s01_axi_aresetn_177 <= \^s01_axi_aresetn_177\;
  s01_axi_aresetn_178 <= \^s01_axi_aresetn_178\;
  s01_axi_aresetn_179 <= \^s01_axi_aresetn_179\;
  s01_axi_aresetn_18 <= \^s01_axi_aresetn_18\;
  s01_axi_aresetn_180 <= \^s01_axi_aresetn_180\;
  s01_axi_aresetn_181 <= \^s01_axi_aresetn_181\;
  s01_axi_aresetn_182 <= \^s01_axi_aresetn_182\;
  s01_axi_aresetn_183 <= \^s01_axi_aresetn_183\;
  s01_axi_aresetn_184 <= \^s01_axi_aresetn_184\;
  s01_axi_aresetn_185 <= \^s01_axi_aresetn_185\;
  s01_axi_aresetn_186 <= \^s01_axi_aresetn_186\;
  s01_axi_aresetn_187 <= \^s01_axi_aresetn_187\;
  s01_axi_aresetn_188 <= \^s01_axi_aresetn_188\;
  s01_axi_aresetn_189 <= \^s01_axi_aresetn_189\;
  s01_axi_aresetn_19 <= \^s01_axi_aresetn_19\;
  s01_axi_aresetn_190 <= \^s01_axi_aresetn_190\;
  s01_axi_aresetn_191 <= \^s01_axi_aresetn_191\;
  s01_axi_aresetn_192 <= \^s01_axi_aresetn_192\;
  s01_axi_aresetn_193 <= \^s01_axi_aresetn_193\;
  s01_axi_aresetn_194 <= \^s01_axi_aresetn_194\;
  s01_axi_aresetn_195 <= \^s01_axi_aresetn_195\;
  s01_axi_aresetn_196 <= \^s01_axi_aresetn_196\;
  s01_axi_aresetn_197 <= \^s01_axi_aresetn_197\;
  s01_axi_aresetn_198 <= \^s01_axi_aresetn_198\;
  s01_axi_aresetn_199 <= \^s01_axi_aresetn_199\;
  s01_axi_aresetn_2 <= \^s01_axi_aresetn_2\;
  s01_axi_aresetn_20 <= \^s01_axi_aresetn_20\;
  s01_axi_aresetn_200 <= \^s01_axi_aresetn_200\;
  s01_axi_aresetn_201 <= \^s01_axi_aresetn_201\;
  s01_axi_aresetn_202 <= \^s01_axi_aresetn_202\;
  s01_axi_aresetn_203 <= \^s01_axi_aresetn_203\;
  s01_axi_aresetn_204 <= \^s01_axi_aresetn_204\;
  s01_axi_aresetn_205 <= \^s01_axi_aresetn_205\;
  s01_axi_aresetn_206 <= \^s01_axi_aresetn_206\;
  s01_axi_aresetn_207 <= \^s01_axi_aresetn_207\;
  s01_axi_aresetn_208 <= \^s01_axi_aresetn_208\;
  s01_axi_aresetn_209 <= \^s01_axi_aresetn_209\;
  s01_axi_aresetn_21 <= \^s01_axi_aresetn_21\;
  s01_axi_aresetn_210 <= \^s01_axi_aresetn_210\;
  s01_axi_aresetn_211 <= \^s01_axi_aresetn_211\;
  s01_axi_aresetn_212 <= \^s01_axi_aresetn_212\;
  s01_axi_aresetn_213 <= \^s01_axi_aresetn_213\;
  s01_axi_aresetn_214 <= \^s01_axi_aresetn_214\;
  s01_axi_aresetn_22 <= \^s01_axi_aresetn_22\;
  s01_axi_aresetn_23 <= \^s01_axi_aresetn_23\;
  s01_axi_aresetn_24 <= \^s01_axi_aresetn_24\;
  s01_axi_aresetn_25 <= \^s01_axi_aresetn_25\;
  s01_axi_aresetn_26 <= \^s01_axi_aresetn_26\;
  s01_axi_aresetn_27 <= \^s01_axi_aresetn_27\;
  s01_axi_aresetn_28 <= \^s01_axi_aresetn_28\;
  s01_axi_aresetn_29 <= \^s01_axi_aresetn_29\;
  s01_axi_aresetn_3 <= \^s01_axi_aresetn_3\;
  s01_axi_aresetn_30 <= \^s01_axi_aresetn_30\;
  s01_axi_aresetn_31 <= \^s01_axi_aresetn_31\;
  s01_axi_aresetn_32 <= \^s01_axi_aresetn_32\;
  s01_axi_aresetn_33 <= \^s01_axi_aresetn_33\;
  s01_axi_aresetn_34 <= \^s01_axi_aresetn_34\;
  s01_axi_aresetn_35 <= \^s01_axi_aresetn_35\;
  s01_axi_aresetn_36 <= \^s01_axi_aresetn_36\;
  s01_axi_aresetn_37 <= \^s01_axi_aresetn_37\;
  s01_axi_aresetn_38 <= \^s01_axi_aresetn_38\;
  s01_axi_aresetn_39 <= \^s01_axi_aresetn_39\;
  s01_axi_aresetn_4 <= \^s01_axi_aresetn_4\;
  s01_axi_aresetn_40 <= \^s01_axi_aresetn_40\;
  s01_axi_aresetn_41 <= \^s01_axi_aresetn_41\;
  s01_axi_aresetn_42 <= \^s01_axi_aresetn_42\;
  s01_axi_aresetn_43 <= \^s01_axi_aresetn_43\;
  s01_axi_aresetn_44 <= \^s01_axi_aresetn_44\;
  s01_axi_aresetn_45 <= \^s01_axi_aresetn_45\;
  s01_axi_aresetn_46 <= \^s01_axi_aresetn_46\;
  s01_axi_aresetn_47 <= \^s01_axi_aresetn_47\;
  s01_axi_aresetn_48 <= \^s01_axi_aresetn_48\;
  s01_axi_aresetn_49 <= \^s01_axi_aresetn_49\;
  s01_axi_aresetn_5 <= \^s01_axi_aresetn_5\;
  s01_axi_aresetn_50 <= \^s01_axi_aresetn_50\;
  s01_axi_aresetn_51 <= \^s01_axi_aresetn_51\;
  s01_axi_aresetn_52 <= \^s01_axi_aresetn_52\;
  s01_axi_aresetn_53 <= \^s01_axi_aresetn_53\;
  s01_axi_aresetn_54 <= \^s01_axi_aresetn_54\;
  s01_axi_aresetn_55 <= \^s01_axi_aresetn_55\;
  s01_axi_aresetn_56 <= \^s01_axi_aresetn_56\;
  s01_axi_aresetn_57 <= \^s01_axi_aresetn_57\;
  s01_axi_aresetn_58 <= \^s01_axi_aresetn_58\;
  s01_axi_aresetn_59 <= \^s01_axi_aresetn_59\;
  s01_axi_aresetn_6 <= \^s01_axi_aresetn_6\;
  s01_axi_aresetn_60 <= \^s01_axi_aresetn_60\;
  s01_axi_aresetn_61 <= \^s01_axi_aresetn_61\;
  s01_axi_aresetn_62 <= \^s01_axi_aresetn_62\;
  s01_axi_aresetn_63 <= \^s01_axi_aresetn_63\;
  s01_axi_aresetn_64 <= \^s01_axi_aresetn_64\;
  s01_axi_aresetn_65 <= \^s01_axi_aresetn_65\;
  s01_axi_aresetn_66 <= \^s01_axi_aresetn_66\;
  s01_axi_aresetn_67 <= \^s01_axi_aresetn_67\;
  s01_axi_aresetn_68 <= \^s01_axi_aresetn_68\;
  s01_axi_aresetn_69 <= \^s01_axi_aresetn_69\;
  s01_axi_aresetn_7 <= \^s01_axi_aresetn_7\;
  s01_axi_aresetn_70 <= \^s01_axi_aresetn_70\;
  s01_axi_aresetn_71 <= \^s01_axi_aresetn_71\;
  s01_axi_aresetn_72 <= \^s01_axi_aresetn_72\;
  s01_axi_aresetn_73 <= \^s01_axi_aresetn_73\;
  s01_axi_aresetn_74 <= \^s01_axi_aresetn_74\;
  s01_axi_aresetn_75 <= \^s01_axi_aresetn_75\;
  s01_axi_aresetn_76 <= \^s01_axi_aresetn_76\;
  s01_axi_aresetn_77 <= \^s01_axi_aresetn_77\;
  s01_axi_aresetn_78 <= \^s01_axi_aresetn_78\;
  s01_axi_aresetn_79 <= \^s01_axi_aresetn_79\;
  s01_axi_aresetn_8 <= \^s01_axi_aresetn_8\;
  s01_axi_aresetn_80 <= \^s01_axi_aresetn_80\;
  s01_axi_aresetn_81 <= \^s01_axi_aresetn_81\;
  s01_axi_aresetn_82 <= \^s01_axi_aresetn_82\;
  s01_axi_aresetn_83 <= \^s01_axi_aresetn_83\;
  s01_axi_aresetn_84 <= \^s01_axi_aresetn_84\;
  s01_axi_aresetn_85 <= \^s01_axi_aresetn_85\;
  s01_axi_aresetn_86 <= \^s01_axi_aresetn_86\;
  s01_axi_aresetn_87 <= \^s01_axi_aresetn_87\;
  s01_axi_aresetn_88 <= \^s01_axi_aresetn_88\;
  s01_axi_aresetn_89 <= \^s01_axi_aresetn_89\;
  s01_axi_aresetn_9 <= \^s01_axi_aresetn_9\;
  s01_axi_aresetn_90 <= \^s01_axi_aresetn_90\;
  s01_axi_aresetn_91 <= \^s01_axi_aresetn_91\;
  s01_axi_aresetn_92 <= \^s01_axi_aresetn_92\;
  s01_axi_aresetn_93 <= \^s01_axi_aresetn_93\;
  s01_axi_aresetn_94 <= \^s01_axi_aresetn_94\;
  s01_axi_aresetn_95 <= \^s01_axi_aresetn_95\;
  s01_axi_aresetn_96 <= \^s01_axi_aresetn_96\;
  s01_axi_aresetn_97 <= \^s01_axi_aresetn_97\;
  s01_axi_aresetn_98 <= \^s01_axi_aresetn_98\;
  s01_axi_aresetn_99 <= \^s01_axi_aresetn_99\;
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2262FFFFCCCC0000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state_reg[1]_rep__1_28\(0),
      I3 => \FSM_sequential_state_reg[1]_rep__1_28\(1),
      I4 => \^s01_axi_aresetn_0\,
      I5 => \state__0\(1),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220AAAA2A28AAAA"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => implication_found,
      I4 => broadcast_implication_reg,
      I5 => \FSM_sequential_state_reg[1]\,
      O => \^s01_axi_aresetn_0\
    );
\FSM_sequential_state[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2262FFFFCCCC0000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state_reg[1]_rep__1_28\(0),
      I3 => \FSM_sequential_state_reg[1]_rep__1_28\(1),
      I4 => \^s01_axi_aresetn_0\,
      I5 => \state__0\(1),
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2262FFFFCCCC0000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state_reg[1]_rep__1_28\(0),
      I3 => \FSM_sequential_state_reg[1]_rep__1_28\(1),
      I4 => \^s01_axi_aresetn_0\,
      I5 => \state__0\(1),
      O => \FSM_sequential_state_reg[2]_1\
    );
\FSM_sequential_state[1]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2262FFFFCCCC0000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state_reg[1]_rep__1_28\(0),
      I3 => \FSM_sequential_state_reg[1]_rep__1_28\(1),
      I4 => \^s01_axi_aresetn_0\,
      I5 => \state__0\(1),
      O => \FSM_sequential_state_reg[2]_2\
    );
\axi_reg5_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => s01_axi_aresetn,
      I2 => \state__0\(0),
      I3 => implication_found,
      I4 => \state__0\(1),
      O => E(0)
    );
broadcast_implication_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => implication_found,
      I1 => \state__0\(2),
      I2 => broadcast_implication_reg,
      I3 => broadcast_implication8_out,
      I4 => broadcast_implication_reg_0,
      O => impl_found_reg_0
    );
broadcast_implication_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000100"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => s01_axi_aresetn,
      I4 => implication_found,
      O => broadcast_implication8_out
    );
broadcast_implication_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => implication_found,
      I1 => \state__0\(2),
      I2 => broadcast_implication_reg,
      I3 => broadcast_implication8_out,
      I4 => broadcast_implication_reg_0,
      O => impl_found_reg_1
    );
\broadcast_implication_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => implication_found,
      I1 => \state__0\(2),
      I2 => broadcast_implication_reg,
      I3 => broadcast_implication8_out,
      I4 => broadcast_implication_reg_0,
      O => impl_found_reg_2
    );
\clause_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_i_1_n_0\
    );
\clause_count[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_rep_i_1_n_0\
    );
\clause_count[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_rep_i_1__0_n_0\
    );
\clause_count[0]_rep_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_rep_i_1__1_n_0\
    );
\clause_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clause_count_reg(0),
      I1 => \^q\(0),
      O => p_0_in(1)
    );
\clause_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clause_count_reg(0),
      I1 => \^q\(0),
      I2 => clause_count_reg(2),
      O => p_0_in(2)
    );
\clause_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => clause_count_reg(0),
      I2 => clause_count_reg(2),
      I3 => clause_count_reg(3),
      O => p_0_in(3)
    );
\clause_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \^clause_count_reg[0]_rep__0_0\,
      I2 => \^q\(0),
      I3 => clause_count_reg(3),
      I4 => clause_count_reg(4),
      O => p_0_in(4)
    );
\clause_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clause_count_reg(3),
      I1 => \^q\(0),
      I2 => \^clause_count_reg[0]_rep__1_0\,
      I3 => clause_count_reg(2),
      I4 => clause_count_reg(4),
      I5 => clause_count_reg(5),
      O => p_0_in(5)
    );
\clause_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clause_count[6]_i_2_n_0\,
      I1 => clause_count_reg(5),
      I2 => clause_count_reg(6),
      O => p_0_in(6)
    );
\clause_count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clause_count_reg(4),
      I1 => clause_count_reg(2),
      I2 => \^clause_count_reg[0]_rep__1_0\,
      I3 => \^q\(0),
      I4 => clause_count_reg(3),
      O => \clause_count[6]_i_2_n_0\
    );
\clause_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_i_1_n_0\,
      Q => clause_count_reg(0),
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_rep_i_1_n_0\,
      Q => \^clause_count_reg[0]_rep_0\,
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_rep_i_1__0_n_0\,
      Q => \^clause_count_reg[0]_rep__0_0\,
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => \clause_count[0]_rep_i_1__1_n_0\,
      Q => \^clause_count_reg[0]_rep__1_0\,
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(1),
      Q => \^q\(0),
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(2),
      Q => clause_count_reg(2),
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(3),
      Q => clause_count_reg(3),
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(4),
      Q => clause_count_reg(4),
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(5),
      Q => clause_count_reg(5),
      R => \^s01_axi_aresetn_214\
    );
\clause_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => state_reg_n_0,
      D => p_0_in(6),
      Q => clause_count_reg(6),
      R => \^s01_axi_aresetn_214\
    );
impl_found_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_3_n_0\,
      I1 => state_reg_n_0,
      I2 => implication_found,
      O => impl_found_i_1_n_0
    );
impl_found_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => impl_found_i_1_n_0,
      Q => implication_found,
      R => \^s01_axi_aresetn_214\
    );
\implication_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \implication_assignment[0]_i_2_n_0\,
      I1 => clause_count_reg(4),
      I2 => \implication_assignment_reg[0]_i_3_n_0\,
      I3 => clause_count_reg(5),
      I4 => clause_count_reg(6),
      I5 => \implication_assignment_reg[0]_i_4_n_0\,
      O => \implication_assignment[0]_i_1_n_0\
    );
\implication_assignment[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => implication_assignments(88),
      I1 => \^clause_count_reg[0]_rep__0_0\,
      I2 => implication_assignments(89),
      I3 => \^q\(0),
      I4 => implication_assignments(90),
      I5 => clause_count_reg(2),
      O => \implication_assignment[0]_i_10_n_0\
    );
\implication_assignment[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_5_n_0\,
      I1 => \implication_assignment_reg[0]_i_6_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_7_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_8_n_0\,
      O => \implication_assignment[0]_i_2_n_0\
    );
\implication_assignment[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_56_n_0\,
      I1 => \implication_assignment_reg[0]_i_57_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_58_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_59_n_0\,
      O => \implication_assignment[0]_i_28_n_0\
    );
\implication_assignment[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_60_n_0\,
      I1 => \implication_assignment_reg[0]_i_61_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_62_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_63_n_0\,
      O => \implication_assignment[0]_i_29_n_0\
    );
\implication_assignment[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_64_n_0\,
      I1 => \implication_assignment_reg[0]_i_65_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_66_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_67_n_0\,
      O => \implication_assignment[0]_i_30_n_0\
    );
\implication_assignment[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_68_n_0\,
      I1 => \implication_assignment_reg[0]_i_69_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_assignment_reg[0]_i_70_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_assignment_reg[0]_i_71_n_0\,
      O => \implication_assignment[0]_i_31_n_0\
    );
\implication_assignment[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_assignment_reg[0]_i_21_n_0\,
      I1 => \implication_assignment_reg[0]_i_22_n_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_assignment_reg[0]_i_23_n_0\,
      I4 => \^q\(0),
      I5 => \implication_assignment_reg[0]_i_24_n_0\,
      O => \implication_assignment[0]_i_9_n_0\
    );
\implication_assignment[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \implication_assignment[0]_i_2_n_0\,
      I1 => clause_count_reg(4),
      I2 => \implication_assignment_reg[0]_i_3_n_0\,
      I3 => clause_count_reg(5),
      I4 => clause_count_reg(6),
      I5 => \implication_assignment_reg[0]_i_4_n_0\,
      O => \implication_assignment[0]_rep_i_1_n_0\
    );
\implication_assignment[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \implication_assignment[0]_i_2_n_0\,
      I1 => clause_count_reg(4),
      I2 => \implication_assignment_reg[0]_i_3_n_0\,
      I3 => clause_count_reg(5),
      I4 => clause_count_reg(6),
      I5 => \implication_assignment_reg[0]_i_4_n_0\,
      O => \implication_assignment[0]_rep_i_1__0_n_0\
    );
\implication_assignment_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_assignment[0]_i_1_n_0\,
      Q => \^chosen_implication_assignment\,
      R => '0'
    );
\implication_assignment_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(52),
      I1 => implication_assignments(53),
      O => \implication_assignment_reg[0]_i_100_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(54),
      I1 => implication_assignments(55),
      O => \implication_assignment_reg[0]_i_101_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(48),
      I1 => implication_assignments(49),
      O => \implication_assignment_reg[0]_i_102_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(50),
      I1 => implication_assignments(51),
      O => \implication_assignment_reg[0]_i_103_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_assignment[0]_i_28_n_0\,
      I1 => \implication_assignment[0]_i_29_n_0\,
      O => \implication_assignment_reg[0]_i_11_n_0\,
      S => clause_count_reg(4)
    );
\implication_assignment_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_assignment[0]_i_30_n_0\,
      I1 => \implication_assignment[0]_i_31_n_0\,
      O => \implication_assignment_reg[0]_i_12_n_0\,
      S => clause_count_reg(4)
    );
\implication_assignment_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(76),
      I1 => implication_assignments(77),
      O => \implication_assignment_reg[0]_i_13_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(78),
      I1 => implication_assignments(79),
      O => \implication_assignment_reg[0]_i_14_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(72),
      I1 => implication_assignments(73),
      O => \implication_assignment_reg[0]_i_15_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(74),
      I1 => implication_assignments(75),
      O => \implication_assignment_reg[0]_i_16_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(68),
      I1 => implication_assignments(69),
      O => \implication_assignment_reg[0]_i_17_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(70),
      I1 => implication_assignments(71),
      O => \implication_assignment_reg[0]_i_18_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(64),
      I1 => implication_assignments(65),
      O => \implication_assignment_reg[0]_i_19_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(66),
      I1 => implication_assignments(67),
      O => \implication_assignment_reg[0]_i_20_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(86),
      I1 => implication_assignments(87),
      O => \implication_assignment_reg[0]_i_21_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(84),
      I1 => implication_assignments(85),
      O => \implication_assignment_reg[0]_i_22_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(82),
      I1 => implication_assignments(83),
      O => \implication_assignment_reg[0]_i_23_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(80),
      I1 => implication_assignments(81),
      O => \implication_assignment_reg[0]_i_24_n_0\,
      S => \^clause_count_reg[0]_rep__0_0\
    );
\implication_assignment_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_assignment[0]_i_9_n_0\,
      I1 => \implication_assignment[0]_i_10_n_0\,
      O => \implication_assignment_reg[0]_i_3_n_0\,
      S => clause_count_reg(3)
    );
\implication_assignment_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_11_n_0\,
      I1 => \implication_assignment_reg[0]_i_12_n_0\,
      O => \implication_assignment_reg[0]_i_4_n_0\,
      S => clause_count_reg(5)
    );
\implication_assignment_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_13_n_0\,
      I1 => \implication_assignment_reg[0]_i_14_n_0\,
      O => \implication_assignment_reg[0]_i_5_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_72_n_0\,
      I1 => \implication_assignment_reg[0]_i_73_n_0\,
      O => \implication_assignment_reg[0]_i_56_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_74_n_0\,
      I1 => \implication_assignment_reg[0]_i_75_n_0\,
      O => \implication_assignment_reg[0]_i_57_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_76_n_0\,
      I1 => \implication_assignment_reg[0]_i_77_n_0\,
      O => \implication_assignment_reg[0]_i_58_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_78_n_0\,
      I1 => \implication_assignment_reg[0]_i_79_n_0\,
      O => \implication_assignment_reg[0]_i_59_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_15_n_0\,
      I1 => \implication_assignment_reg[0]_i_16_n_0\,
      O => \implication_assignment_reg[0]_i_6_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_80_n_0\,
      I1 => \implication_assignment_reg[0]_i_81_n_0\,
      O => \implication_assignment_reg[0]_i_60_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_82_n_0\,
      I1 => \implication_assignment_reg[0]_i_83_n_0\,
      O => \implication_assignment_reg[0]_i_61_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_84_n_0\,
      I1 => \implication_assignment_reg[0]_i_85_n_0\,
      O => \implication_assignment_reg[0]_i_62_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_86_n_0\,
      I1 => \implication_assignment_reg[0]_i_87_n_0\,
      O => \implication_assignment_reg[0]_i_63_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_88_n_0\,
      I1 => \implication_assignment_reg[0]_i_89_n_0\,
      O => \implication_assignment_reg[0]_i_64_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_90_n_0\,
      I1 => \implication_assignment_reg[0]_i_91_n_0\,
      O => \implication_assignment_reg[0]_i_65_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_92_n_0\,
      I1 => \implication_assignment_reg[0]_i_93_n_0\,
      O => \implication_assignment_reg[0]_i_66_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_94_n_0\,
      I1 => \implication_assignment_reg[0]_i_95_n_0\,
      O => \implication_assignment_reg[0]_i_67_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_96_n_0\,
      I1 => \implication_assignment_reg[0]_i_97_n_0\,
      O => \implication_assignment_reg[0]_i_68_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_98_n_0\,
      I1 => \implication_assignment_reg[0]_i_99_n_0\,
      O => \implication_assignment_reg[0]_i_69_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_17_n_0\,
      I1 => \implication_assignment_reg[0]_i_18_n_0\,
      O => \implication_assignment_reg[0]_i_7_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_100_n_0\,
      I1 => \implication_assignment_reg[0]_i_101_n_0\,
      O => \implication_assignment_reg[0]_i_70_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_102_n_0\,
      I1 => \implication_assignment_reg[0]_i_103_n_0\,
      O => \implication_assignment_reg[0]_i_71_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(12),
      I1 => implication_assignments(13),
      O => \implication_assignment_reg[0]_i_72_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(14),
      I1 => implication_assignments(15),
      O => \implication_assignment_reg[0]_i_73_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(8),
      I1 => implication_assignments(9),
      O => \implication_assignment_reg[0]_i_74_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(10),
      I1 => implication_assignments(11),
      O => \implication_assignment_reg[0]_i_75_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(4),
      I1 => implication_assignments(5),
      O => \implication_assignment_reg[0]_i_76_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(6),
      I1 => implication_assignments(7),
      O => \implication_assignment_reg[0]_i_77_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(0),
      I1 => implication_assignments(1),
      O => \implication_assignment_reg[0]_i_78_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(2),
      I1 => implication_assignments(3),
      O => \implication_assignment_reg[0]_i_79_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_assignment_reg[0]_i_19_n_0\,
      I1 => \implication_assignment_reg[0]_i_20_n_0\,
      O => \implication_assignment_reg[0]_i_8_n_0\,
      S => \^q\(0)
    );
\implication_assignment_reg[0]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(28),
      I1 => implication_assignments(29),
      O => \implication_assignment_reg[0]_i_80_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(30),
      I1 => implication_assignments(31),
      O => \implication_assignment_reg[0]_i_81_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(24),
      I1 => implication_assignments(25),
      O => \implication_assignment_reg[0]_i_82_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(26),
      I1 => implication_assignments(27),
      O => \implication_assignment_reg[0]_i_83_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(20),
      I1 => implication_assignments(21),
      O => \implication_assignment_reg[0]_i_84_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(22),
      I1 => implication_assignments(23),
      O => \implication_assignment_reg[0]_i_85_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(16),
      I1 => implication_assignments(17),
      O => \implication_assignment_reg[0]_i_86_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(18),
      I1 => implication_assignments(19),
      O => \implication_assignment_reg[0]_i_87_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(44),
      I1 => implication_assignments(45),
      O => \implication_assignment_reg[0]_i_88_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(46),
      I1 => implication_assignments(47),
      O => \implication_assignment_reg[0]_i_89_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(40),
      I1 => implication_assignments(41),
      O => \implication_assignment_reg[0]_i_90_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(42),
      I1 => implication_assignments(43),
      O => \implication_assignment_reg[0]_i_91_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(36),
      I1 => implication_assignments(37),
      O => \implication_assignment_reg[0]_i_92_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(38),
      I1 => implication_assignments(39),
      O => \implication_assignment_reg[0]_i_93_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(32),
      I1 => implication_assignments(33),
      O => \implication_assignment_reg[0]_i_94_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(34),
      I1 => implication_assignments(35),
      O => \implication_assignment_reg[0]_i_95_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(60),
      I1 => implication_assignments(61),
      O => \implication_assignment_reg[0]_i_96_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(62),
      I1 => implication_assignments(63),
      O => \implication_assignment_reg[0]_i_97_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(56),
      I1 => implication_assignments(57),
      O => \implication_assignment_reg[0]_i_98_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_assignments(58),
      I1 => implication_assignments(59),
      O => \implication_assignment_reg[0]_i_99_n_0\,
      S => \^clause_count_reg[0]_rep__1_0\
    );
\implication_assignment_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_assignment[0]_rep_i_1_n_0\,
      Q => \implication_assignment_reg[0]_rep_n_0\,
      R => '0'
    );
\implication_assignment_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_assignment[0]_rep_i_1__0_n_0\,
      Q => \implication_assignment_reg[0]_rep__0_n_0\,
      R => '0'
    );
implication_valid_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBB888A8888"
    )
        port map (
      I0 => implication_valid_o_i_2_n_0,
      I1 => broadcast_implication8_out,
      I2 => \FSM_sequential_state_reg[1]_rep__1_28\(0),
      I3 => \FSM_sequential_state_reg[1]_rep__1_28\(1),
      I4 => implication_valid_o_reg_0,
      I5 => fifo_wr_en,
      O => \slv_reg0_reg[0]\
    );
implication_valid_o_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_found,
      I2 => implication_valid_o_reg,
      O => implication_valid_o_i_2_n_0
    );
\implication_variable_id[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_n_0\,
      I1 => \implication_variable_id_reg[0]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[0]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[0]_i_5_n_0\,
      O => \implication_variable_id[0]_i_1_n_0\
    );
\implication_variable_id[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_29_n_0\,
      I1 => \implication_variable_id_reg[0]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_32_n_0\,
      O => \implication_variable_id[0]_i_10_n_0\
    );
\implication_variable_id[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_33_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[0]_i_34_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[0]_i_35_n_0\,
      O => \implication_variable_id[0]_i_11_n_0\
    );
\implication_variable_id[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_36_n_0\,
      I1 => \implication_variable_id_reg[0]_i_37_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_38_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_39_n_0\,
      O => \implication_variable_id[0]_i_12_n_0\
    );
\implication_variable_id[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_40_n_0\,
      I1 => \implication_variable_id_reg[0]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_43_n_0\,
      O => \implication_variable_id[0]_i_13_n_0\
    );
\implication_variable_id[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_6_n_0\,
      I1 => \implication_variable_id[0]_i_7_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[0]_i_8_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[0]_i_9_n_0\,
      O => \implication_variable_id[0]_i_2_n_0\
    );
\implication_variable_id[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_0\,
      I1 => \implication_variable_id[2]_i_2_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_3\,
      O => \implication_variable_id[0]_i_44_n_0\
    );
\implication_variable_id[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_4\,
      I1 => \implication_variable_id[2]_i_2_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_6\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_7\,
      O => \implication_variable_id[0]_i_45_n_0\
    );
\implication_variable_id[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_8\,
      I1 => \implication_variable_id[2]_i_2_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_10\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_11\,
      O => \implication_variable_id[0]_i_46_n_0\
    );
\implication_variable_id[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_15_0\,
      I1 => \implication_variable_id_reg[0]_i_15_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[0]_i_15_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_12\,
      O => \implication_variable_id[0]_i_47_n_0\
    );
\implication_variable_id[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_8\,
      I1 => \implication_variable_id[0]_i_2_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[0]_i_2_10\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[0]_i_2_11\,
      O => \implication_variable_id[0]_i_6_n_0\
    );
\implication_variable_id[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_4\,
      I1 => \implication_variable_id[0]_i_2_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[0]_i_2_6\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[0]_i_2_7\,
      O => \implication_variable_id[0]_i_7_n_0\
    );
\implication_variable_id[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_0\,
      I1 => \implication_variable_id[0]_i_2_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[0]_i_2_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[0]_i_2_3\,
      O => \implication_variable_id[0]_i_8_n_0\
    );
\implication_variable_id[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \^clause_count_reg[0]_rep__1_0\,
      I2 => implication_variable_ids(0),
      I3 => \^q\(0),
      O => \implication_variable_id[0]_i_9_n_0\
    );
\implication_variable_id[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_n_0\,
      I1 => \implication_variable_id_reg[1]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[1]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[1]_i_5_n_0\,
      O => \implication_variable_id[1]_i_1_n_0\
    );
\implication_variable_id[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_29_n_0\,
      I1 => \implication_variable_id_reg[1]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[1]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[1]_i_32_n_0\,
      O => \implication_variable_id[1]_i_10_n_0\
    );
\implication_variable_id[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_33_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[1]_i_34_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[1]_i_35_n_0\,
      O => \implication_variable_id[1]_i_11_n_0\
    );
\implication_variable_id[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_36_n_0\,
      I1 => \implication_variable_id_reg[1]_i_37_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[1]_i_38_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[1]_i_39_n_0\,
      O => \implication_variable_id[1]_i_12_n_0\
    );
\implication_variable_id[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_40_n_0\,
      I1 => \implication_variable_id_reg[1]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[1]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[1]_i_43_n_0\,
      O => \implication_variable_id[1]_i_13_n_0\
    );
\implication_variable_id[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_6_n_0\,
      I1 => \implication_variable_id[1]_i_7_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[1]_i_8_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[1]_i_9_n_0\,
      O => \implication_variable_id[1]_i_2_n_0\
    );
\implication_variable_id[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_9_0\,
      I1 => \implication_variable_id_reg[3]_i_9_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_9_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_9_3\,
      O => \implication_variable_id[1]_i_44_n_0\
    );
\implication_variable_id[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_8_0\,
      I1 => \implication_variable_id_reg[3]_i_8_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_8_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_9_4\,
      O => \implication_variable_id[1]_i_45_n_0\
    );
\implication_variable_id[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_8_3\,
      I1 => \implication_variable_id_reg[3]_i_8_4\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_8_5\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[1]_i_15_0\,
      O => \implication_variable_id[1]_i_46_n_0\
    );
\implication_variable_id[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_15_1\,
      I1 => \implication_variable_id_reg[1]_i_15_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[1]_i_15_3\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_8_6\,
      O => \implication_variable_id[1]_i_47_n_0\
    );
\implication_variable_id[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_8\,
      I1 => \implication_variable_id[1]_i_2_9\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[1]_i_2_10\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[1]_i_2_11\,
      O => \implication_variable_id[1]_i_6_n_0\
    );
\implication_variable_id[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_4\,
      I1 => \implication_variable_id[1]_i_2_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[1]_i_2_6\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[1]_i_2_7\,
      O => \implication_variable_id[1]_i_7_n_0\
    );
\implication_variable_id[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[1]_i_2_0\,
      I1 => \implication_variable_id[1]_i_2_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[1]_i_2_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[1]_i_2_3\,
      O => \implication_variable_id[1]_i_8_n_0\
    );
\implication_variable_id[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \^clause_count_reg[0]_rep__1_0\,
      I2 => implication_variable_ids(1),
      I3 => \^q\(0),
      O => \implication_variable_id[1]_i_9_n_0\
    );
\implication_variable_id[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_n_0\,
      I1 => \implication_variable_id_reg[2]_i_3_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[2]_i_4_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[2]_i_5_n_0\,
      O => \implication_variable_id[2]_i_1_n_0\
    );
\implication_variable_id[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_29_n_0\,
      I1 => \implication_variable_id_reg[2]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[2]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[2]_i_32_n_0\,
      O => \implication_variable_id[2]_i_10_n_0\
    );
\implication_variable_id[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_33_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[2]_i_34_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[2]_i_35_n_0\,
      O => \implication_variable_id[2]_i_11_n_0\
    );
\implication_variable_id[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_36_n_0\,
      I1 => \implication_variable_id_reg[2]_i_37_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[2]_i_38_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[2]_i_39_n_0\,
      O => \implication_variable_id[2]_i_12_n_0\
    );
\implication_variable_id[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_40_n_0\,
      I1 => \implication_variable_id_reg[2]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[2]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[2]_i_43_n_0\,
      O => \implication_variable_id[2]_i_13_n_0\
    );
\implication_variable_id[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_6_n_0\,
      I1 => \implication_variable_id[2]_i_7_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id[2]_i_8_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id[2]_i_9_n_0\,
      O => \implication_variable_id[2]_i_2_n_0\
    );
\implication_variable_id[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_13_0\,
      I1 => \implication_variable_id_reg[4]_i_13_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_13_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_13_3\,
      O => \implication_variable_id[2]_i_44_n_0\
    );
\implication_variable_id[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_12_0\,
      I1 => \implication_variable_id_reg[4]_i_12_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_12_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_13_4\,
      O => \implication_variable_id[2]_i_45_n_0\
    );
\implication_variable_id[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_12_3\,
      I1 => \implication_variable_id_reg[4]_i_12_4\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_12_5\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[2]_i_15_0\,
      O => \implication_variable_id[2]_i_46_n_0\
    );
\implication_variable_id[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_15_1\,
      I1 => \implication_variable_id_reg[2]_i_15_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[2]_i_15_3\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_12_6\,
      O => \implication_variable_id[2]_i_47_n_0\
    );
\implication_variable_id[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_12\,
      I1 => \implication_variable_id[2]_i_2_8\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_9\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_10\,
      O => \implication_variable_id[2]_i_6_n_0\
    );
\implication_variable_id[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_11\,
      I1 => \implication_variable_id[2]_i_2_4\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_5\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_6\,
      O => \implication_variable_id[2]_i_7_n_0\
    );
\implication_variable_id[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[2]_i_2_7\,
      I1 => \implication_variable_id[2]_i_2_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[2]_i_2_1\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[2]_i_2_2\,
      O => \implication_variable_id[2]_i_8_n_0\
    );
\implication_variable_id[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id[2]_i_2_3\,
      I2 => \^q\(0),
      O => \implication_variable_id[2]_i_9_n_0\
    );
\implication_variable_id[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_28_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[3]_i_29_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[3]_i_30_n_0\,
      O => \implication_variable_id[3]_i_10_n_0\
    );
\implication_variable_id[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_31_n_0\,
      I1 => \implication_variable_id_reg[3]_i_32_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[3]_i_33_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[3]_i_34_n_0\,
      O => \implication_variable_id[3]_i_11_n_0\
    );
\implication_variable_id[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[3]_i_4_n_0\,
      I1 => \implication_variable_id[3]_i_5_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id_reg[3]_i_6_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id[3]_i_7_n_0\,
      O => \implication_variable_id[3]_i_2_n_0\
    );
\implication_variable_id[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_6_0\,
      I1 => \implication_variable_id_reg[3]_i_6_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_6_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_6_3\,
      O => \implication_variable_id[3]_i_20_n_0\
    );
\implication_variable_id[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_6_4\,
      I1 => \implication_variable_id_reg[3]_i_6_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_6_6\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_6_7\,
      O => \implication_variable_id[3]_i_21_n_0\
    );
\implication_variable_id[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[3]_i_7_1\,
      I1 => \implication_variable_id[3]_i_7_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[3]_i_7_3\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[3]_i_7_4\,
      O => \implication_variable_id[3]_i_23_n_0\
    );
\implication_variable_id[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[1]_i_15_0\,
      I1 => \implication_variable_id_reg[3]_i_8_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_8_1\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_8_2\,
      O => \implication_variable_id[3]_i_24_n_0\
    );
\implication_variable_id[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_8_6\,
      I1 => \implication_variable_id_reg[3]_i_8_3\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_8_4\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_8_5\,
      O => \implication_variable_id[3]_i_25_n_0\
    );
\implication_variable_id[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id_reg[3]_i_9_3\,
      I2 => \^q\(0),
      O => \implication_variable_id[3]_i_26_n_0\
    );
\implication_variable_id[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_9_4\,
      I1 => \implication_variable_id_reg[3]_i_9_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[3]_i_9_1\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[3]_i_9_2\,
      O => \implication_variable_id[3]_i_27_n_0\
    );
\implication_variable_id[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_8_n_0\,
      I1 => \implication_variable_id_reg[3]_i_9_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id[3]_i_10_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id[3]_i_11_n_0\,
      O => \implication_variable_id[3]_i_3_n_0\
    );
\implication_variable_id[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_12_n_0\,
      I1 => \implication_variable_id_reg[3]_i_13_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[3]_i_14_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[3]_i_15_n_0\,
      O => \implication_variable_id[3]_i_4_n_0\
    );
\implication_variable_id[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_16_n_0\,
      I1 => \implication_variable_id_reg[3]_i_17_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[3]_i_18_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[3]_i_19_n_0\,
      O => \implication_variable_id[3]_i_5_n_0\
    );
\implication_variable_id[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \implication_variable_id_reg[3]_i_22_0\,
      I1 => \^q\(0),
      I2 => is_unit(1),
      I3 => \implication_variable_id_reg[3]_i_22_1\,
      I4 => \^clause_count_reg[0]_rep_0\,
      I5 => implication_variable_ids(0),
      O => \implication_variable_id[3]_i_59_n_0\
    );
\implication_variable_id[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => clause_count_reg(3),
      I1 => \implication_variable_id_reg[3]_i_22_n_0\,
      I2 => \implication_variable_id[3]_i_23_n_0\,
      O => \implication_variable_id[3]_i_7_n_0\
    );
\implication_variable_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \implication_variable_id_reg[4]_i_3_n_0\,
      I2 => state_reg_n_0,
      O => \implication_variable_id[4]_i_1_n_0\
    );
\implication_variable_id[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => clause_count_reg(3),
      I1 => \implication_variable_id_reg[4]_i_34_n_0\,
      I2 => \implication_variable_id[4]_i_35_n_0\,
      O => \implication_variable_id[4]_i_11_n_0\
    );
\implication_variable_id[4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(51),
      I1 => is_unit(50),
      I2 => \^q\(0),
      I3 => is_unit(49),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(48),
      O => \implication_variable_id[4]_i_118_n_0\
    );
\implication_variable_id[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(55),
      I1 => is_unit(54),
      I2 => \^q\(0),
      I3 => is_unit(53),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(52),
      O => \implication_variable_id[4]_i_119_n_0\
    );
\implication_variable_id[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(59),
      I1 => is_unit(58),
      I2 => \^q\(0),
      I3 => is_unit(57),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(56),
      O => \implication_variable_id[4]_i_120_n_0\
    );
\implication_variable_id[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(63),
      I1 => is_unit(62),
      I2 => \^q\(0),
      I3 => is_unit(61),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(60),
      O => \implication_variable_id[4]_i_121_n_0\
    );
\implication_variable_id[4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(35),
      I1 => is_unit(34),
      I2 => \^q\(0),
      I3 => is_unit(33),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(32),
      O => \implication_variable_id[4]_i_122_n_0\
    );
\implication_variable_id[4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(39),
      I1 => is_unit(38),
      I2 => \^q\(0),
      I3 => is_unit(37),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(36),
      O => \implication_variable_id[4]_i_123_n_0\
    );
\implication_variable_id[4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(43),
      I1 => is_unit(42),
      I2 => \^q\(0),
      I3 => is_unit(41),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(40),
      O => \implication_variable_id[4]_i_124_n_0\
    );
\implication_variable_id[4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(47),
      I1 => is_unit(46),
      I2 => \^q\(0),
      I3 => is_unit(45),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(44),
      O => \implication_variable_id[4]_i_125_n_0\
    );
\implication_variable_id[4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(19),
      I1 => is_unit(18),
      I2 => \^q\(0),
      I3 => is_unit(17),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(16),
      O => \implication_variable_id[4]_i_126_n_0\
    );
\implication_variable_id[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(23),
      I1 => is_unit(22),
      I2 => \^q\(0),
      I3 => is_unit(21),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(20),
      O => \implication_variable_id[4]_i_127_n_0\
    );
\implication_variable_id[4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(27),
      I1 => is_unit(26),
      I2 => \^q\(0),
      I3 => is_unit(25),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(24),
      O => \implication_variable_id[4]_i_128_n_0\
    );
\implication_variable_id[4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(31),
      I1 => is_unit(30),
      I2 => \^q\(0),
      I3 => is_unit(29),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(28),
      O => \implication_variable_id[4]_i_129_n_0\
    );
\implication_variable_id[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(3),
      I1 => is_unit(2),
      I2 => \^q\(0),
      I3 => is_unit(1),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(0),
      O => \implication_variable_id[4]_i_130_n_0\
    );
\implication_variable_id[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(7),
      I1 => is_unit(6),
      I2 => \^q\(0),
      I3 => is_unit(5),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(4),
      O => \implication_variable_id[4]_i_131_n_0\
    );
\implication_variable_id[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(11),
      I1 => is_unit(10),
      I2 => \^q\(0),
      I3 => is_unit(9),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(8),
      O => \implication_variable_id[4]_i_132_n_0\
    );
\implication_variable_id[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(15),
      I1 => is_unit(14),
      I2 => \^q\(0),
      I3 => is_unit(13),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(12),
      O => \implication_variable_id[4]_i_133_n_0\
    );
\implication_variable_id[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_40_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id_reg[4]_i_41_n_0\,
      I3 => clause_count_reg(2),
      I4 => \implication_variable_id_reg[4]_i_42_n_0\,
      O => \implication_variable_id[4]_i_14_n_0\
    );
\implication_variable_id[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_43_n_0\,
      I1 => \implication_variable_id_reg[4]_i_44_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[4]_i_45_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[4]_i_46_n_0\,
      O => \implication_variable_id[4]_i_15_n_0\
    );
\implication_variable_id[4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => is_unit(90),
      I1 => \^q\(0),
      I2 => is_unit(89),
      I3 => \^clause_count_reg[0]_rep__1_0\,
      I4 => is_unit(88),
      O => \implication_variable_id[4]_i_20_n_0\
    );
\implication_variable_id[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_10_0\,
      I1 => \implication_variable_id_reg[4]_i_10_1\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_10_2\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_10_3\,
      O => \implication_variable_id[4]_i_32_n_0\
    );
\implication_variable_id[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_10_4\,
      I1 => \implication_variable_id_reg[4]_i_10_5\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_10_6\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_10_7\,
      O => \implication_variable_id[4]_i_33_n_0\
    );
\implication_variable_id[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_11_1\,
      I1 => \implication_variable_id[4]_i_11_2\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id[4]_i_11_3\,
      I4 => \^q\(0),
      I5 => \implication_variable_id[4]_i_11_4\,
      O => \implication_variable_id[4]_i_35_n_0\
    );
\implication_variable_id[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[2]_i_15_0\,
      I1 => \implication_variable_id_reg[4]_i_12_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_12_1\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_12_2\,
      O => \implication_variable_id[4]_i_36_n_0\
    );
\implication_variable_id[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_12_6\,
      I1 => \implication_variable_id_reg[4]_i_12_3\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_12_4\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_12_5\,
      O => \implication_variable_id[4]_i_37_n_0\
    );
\implication_variable_id[4]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => \implication_variable_id_reg[4]_i_13_3\,
      I2 => \^q\(0),
      O => \implication_variable_id[4]_i_38_n_0\
    );
\implication_variable_id[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_13_4\,
      I1 => \implication_variable_id_reg[4]_i_13_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[4]_i_13_1\,
      I4 => \^q\(0),
      I5 => \implication_variable_id_reg[4]_i_13_2\,
      O => \implication_variable_id[4]_i_39_n_0\
    );
\implication_variable_id[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_8_n_0\,
      I1 => \implication_variable_id[4]_i_9_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id_reg[4]_i_10_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id[4]_i_11_n_0\,
      O => \implication_variable_id[4]_i_4_n_0\
    );
\implication_variable_id[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_12_n_0\,
      I1 => \implication_variable_id_reg[4]_i_13_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id[4]_i_14_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id[4]_i_15_n_0\,
      O => \implication_variable_id[4]_i_5_n_0\
    );
\implication_variable_id[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(83),
      I1 => is_unit(82),
      I2 => \^q\(0),
      I3 => is_unit(81),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(80),
      O => \implication_variable_id[4]_i_55_n_0\
    );
\implication_variable_id[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(87),
      I1 => is_unit(86),
      I2 => \^q\(0),
      I3 => is_unit(85),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(84),
      O => \implication_variable_id[4]_i_56_n_0\
    );
\implication_variable_id[4]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(75),
      I1 => is_unit(74),
      I2 => \^q\(0),
      I3 => is_unit(73),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(72),
      O => \implication_variable_id[4]_i_57_n_0\
    );
\implication_variable_id[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(79),
      I1 => is_unit(78),
      I2 => \^q\(0),
      I3 => is_unit(77),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(76),
      O => \implication_variable_id[4]_i_58_n_0\
    );
\implication_variable_id[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(67),
      I1 => is_unit(66),
      I2 => \^q\(0),
      I3 => is_unit(65),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(64),
      O => \implication_variable_id[4]_i_59_n_0\
    );
\implication_variable_id[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_16_n_0\,
      I1 => \implication_variable_id_reg[4]_i_17_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id_reg[4]_i_18_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id_reg[4]_i_19_n_0\,
      O => \implication_variable_id[4]_i_6_n_0\
    );
\implication_variable_id[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(71),
      I1 => is_unit(70),
      I2 => \^q\(0),
      I3 => is_unit(69),
      I4 => \^clause_count_reg[0]_rep__1_0\,
      I5 => is_unit(68),
      O => \implication_variable_id[4]_i_60_n_0\
    );
\implication_variable_id[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[4]_i_20_n_0\,
      I1 => \implication_variable_id_reg[4]_i_21_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id_reg[4]_i_22_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id_reg[4]_i_23_n_0\,
      O => \implication_variable_id[4]_i_7_n_0\
    );
\implication_variable_id[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_24_n_0\,
      I1 => \implication_variable_id_reg[4]_i_25_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[4]_i_26_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[4]_i_27_n_0\,
      O => \implication_variable_id[4]_i_8_n_0\
    );
\implication_variable_id[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_34_0\,
      I1 => \^q\(0),
      I2 => is_unit(1),
      I3 => \implication_variable_id_reg[4]_i_34_1\,
      I4 => \^clause_count_reg[0]_rep__0_0\,
      I5 => implication_variable_ids(1),
      O => \implication_variable_id[4]_i_85_n_0\
    );
\implication_variable_id[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[4]_i_28_n_0\,
      I1 => \implication_variable_id_reg[4]_i_29_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[4]_i_30_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[4]_i_31_n_0\,
      O => \implication_variable_id[4]_i_9_n_0\
    );
\implication_variable_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[0]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_1\(0),
      R => '0'
    );
\implication_variable_id_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_44_n_0\,
      I1 => \implication_variable_id[0]_i_45_n_0\,
      O => \implication_variable_id_reg[0]_i_14_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_46_n_0\,
      I1 => \implication_variable_id[0]_i_47_n_0\,
      O => \implication_variable_id_reg[0]_i_15_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_6\,
      I1 => \implication_variable_id[0]_i_10_7\,
      O => \implication_variable_id_reg[0]_i_29_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_n_0\,
      I1 => \implication_variable_id[0]_i_11_n_0\,
      O => \implication_variable_id_reg[0]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_4\,
      I1 => \implication_variable_id[0]_i_10_5\,
      O => \implication_variable_id_reg[0]_i_30_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_2\,
      I1 => \implication_variable_id[0]_i_10_3\,
      O => \implication_variable_id_reg[0]_i_31_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_0\,
      I1 => \implication_variable_id[0]_i_10_1\,
      O => \implication_variable_id_reg[0]_i_32_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_11_4\,
      I1 => \implication_variable_id[0]_i_11_5\,
      O => \implication_variable_id_reg[0]_i_33_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_11_2\,
      I1 => \implication_variable_id[0]_i_11_3\,
      O => \implication_variable_id_reg[0]_i_34_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_11_0\,
      I1 => \implication_variable_id[0]_i_11_1\,
      O => \implication_variable_id_reg[0]_i_35_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_6\,
      I1 => \implication_variable_id[0]_i_12_7\,
      O => \implication_variable_id_reg[0]_i_36_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_4\,
      I1 => \implication_variable_id[0]_i_12_5\,
      O => \implication_variable_id_reg[0]_i_37_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_2\,
      I1 => \implication_variable_id[0]_i_12_3\,
      O => \implication_variable_id_reg[0]_i_38_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_0\,
      I1 => \implication_variable_id[0]_i_12_1\,
      O => \implication_variable_id_reg[0]_i_39_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_12_n_0\,
      I1 => \implication_variable_id[0]_i_13_n_0\,
      O => \implication_variable_id_reg[0]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_6\,
      I1 => \implication_variable_id[0]_i_13_7\,
      O => \implication_variable_id_reg[0]_i_40_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_4\,
      I1 => \implication_variable_id[0]_i_13_5\,
      O => \implication_variable_id_reg[0]_i_41_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_2\,
      I1 => \implication_variable_id[0]_i_13_3\,
      O => \implication_variable_id_reg[0]_i_42_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_13_0\,
      I1 => \implication_variable_id[0]_i_13_1\,
      O => \implication_variable_id_reg[0]_i_43_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_14_n_0\,
      I1 => \implication_variable_id_reg[0]_i_15_n_0\,
      O => \implication_variable_id_reg[0]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[1]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_1\(1),
      R => '0'
    );
\implication_variable_id_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_44_n_0\,
      I1 => \implication_variable_id[1]_i_45_n_0\,
      O => \implication_variable_id_reg[1]_i_14_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_46_n_0\,
      I1 => \implication_variable_id[1]_i_47_n_0\,
      O => \implication_variable_id_reg[1]_i_15_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_6\,
      I1 => \implication_variable_id[1]_i_10_7\,
      O => \implication_variable_id_reg[1]_i_29_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_n_0\,
      I1 => \implication_variable_id[1]_i_11_n_0\,
      O => \implication_variable_id_reg[1]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_4\,
      I1 => \implication_variable_id[1]_i_10_5\,
      O => \implication_variable_id_reg[1]_i_30_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_2\,
      I1 => \implication_variable_id[1]_i_10_3\,
      O => \implication_variable_id_reg[1]_i_31_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_10_0\,
      I1 => \implication_variable_id[1]_i_10_1\,
      O => \implication_variable_id_reg[1]_i_32_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_11_4\,
      I1 => \implication_variable_id[1]_i_11_5\,
      O => \implication_variable_id_reg[1]_i_33_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_11_2\,
      I1 => \implication_variable_id[1]_i_11_3\,
      O => \implication_variable_id_reg[1]_i_34_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_11_0\,
      I1 => \implication_variable_id[1]_i_11_1\,
      O => \implication_variable_id_reg[1]_i_35_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_6\,
      I1 => \implication_variable_id[1]_i_12_7\,
      O => \implication_variable_id_reg[1]_i_36_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_4\,
      I1 => \implication_variable_id[1]_i_12_5\,
      O => \implication_variable_id_reg[1]_i_37_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_2\,
      I1 => \implication_variable_id[1]_i_12_3\,
      O => \implication_variable_id_reg[1]_i_38_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_0\,
      I1 => \implication_variable_id[1]_i_12_1\,
      O => \implication_variable_id_reg[1]_i_39_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_12_n_0\,
      I1 => \implication_variable_id[1]_i_13_n_0\,
      O => \implication_variable_id_reg[1]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_6\,
      I1 => \implication_variable_id[1]_i_13_7\,
      O => \implication_variable_id_reg[1]_i_40_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_4\,
      I1 => \implication_variable_id[1]_i_13_5\,
      O => \implication_variable_id_reg[1]_i_41_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_2\,
      I1 => \implication_variable_id[1]_i_13_3\,
      O => \implication_variable_id_reg[1]_i_42_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[1]_i_13_0\,
      I1 => \implication_variable_id[1]_i_13_1\,
      O => \implication_variable_id_reg[1]_i_43_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[1]_i_14_n_0\,
      I1 => \implication_variable_id_reg[1]_i_15_n_0\,
      O => \implication_variable_id_reg[1]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id[2]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_1\(2),
      R => '0'
    );
\implication_variable_id_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_44_n_0\,
      I1 => \implication_variable_id[2]_i_45_n_0\,
      O => \implication_variable_id_reg[2]_i_14_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_46_n_0\,
      I1 => \implication_variable_id[2]_i_47_n_0\,
      O => \implication_variable_id_reg[2]_i_15_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_6\,
      I1 => \implication_variable_id[2]_i_10_7\,
      O => \implication_variable_id_reg[2]_i_29_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_n_0\,
      I1 => \implication_variable_id[2]_i_11_n_0\,
      O => \implication_variable_id_reg[2]_i_3_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_4\,
      I1 => \implication_variable_id[2]_i_10_5\,
      O => \implication_variable_id_reg[2]_i_30_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_2\,
      I1 => \implication_variable_id[2]_i_10_3\,
      O => \implication_variable_id_reg[2]_i_31_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_10_0\,
      I1 => \implication_variable_id[2]_i_10_1\,
      O => \implication_variable_id_reg[2]_i_32_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_11_4\,
      I1 => \implication_variable_id[2]_i_11_5\,
      O => \implication_variable_id_reg[2]_i_33_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_11_2\,
      I1 => \implication_variable_id[2]_i_11_3\,
      O => \implication_variable_id_reg[2]_i_34_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_11_0\,
      I1 => \implication_variable_id[2]_i_11_1\,
      O => \implication_variable_id_reg[2]_i_35_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_6\,
      I1 => \implication_variable_id[2]_i_12_7\,
      O => \implication_variable_id_reg[2]_i_36_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_4\,
      I1 => \implication_variable_id[2]_i_12_5\,
      O => \implication_variable_id_reg[2]_i_37_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_2\,
      I1 => \implication_variable_id[2]_i_12_3\,
      O => \implication_variable_id_reg[2]_i_38_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_0\,
      I1 => \implication_variable_id[2]_i_12_1\,
      O => \implication_variable_id_reg[2]_i_39_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_12_n_0\,
      I1 => \implication_variable_id[2]_i_13_n_0\,
      O => \implication_variable_id_reg[2]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_6\,
      I1 => \implication_variable_id[2]_i_13_7\,
      O => \implication_variable_id_reg[2]_i_40_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_4\,
      I1 => \implication_variable_id[2]_i_13_5\,
      O => \implication_variable_id_reg[2]_i_41_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_2\,
      I1 => \implication_variable_id[2]_i_13_3\,
      O => \implication_variable_id_reg[2]_i_42_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[2]_i_13_0\,
      I1 => \implication_variable_id[2]_i_13_1\,
      O => \implication_variable_id_reg[2]_i_43_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[2]_i_14_n_0\,
      I1 => \implication_variable_id_reg[2]_i_15_n_0\,
      O => \implication_variable_id_reg[2]_i_5_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id_reg[3]_i_1_n_0\,
      Q => \^implication_variable_id_reg[4]_1\(3),
      R => '0'
    );
\implication_variable_id_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_2_n_0\,
      I1 => \implication_variable_id[3]_i_3_n_0\,
      O => \implication_variable_id_reg[3]_i_1_n_0\,
      S => clause_count_reg(6)
    );
\implication_variable_id_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_4_6\,
      I1 => \implication_variable_id[3]_i_4_7\,
      O => \implication_variable_id_reg[3]_i_12_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_4_4\,
      I1 => \implication_variable_id[3]_i_4_5\,
      O => \implication_variable_id_reg[3]_i_13_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_4_2\,
      I1 => \implication_variable_id[3]_i_4_3\,
      O => \implication_variable_id_reg[3]_i_14_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_4_0\,
      I1 => \implication_variable_id[3]_i_4_1\,
      O => \implication_variable_id_reg[3]_i_15_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_5_6\,
      I1 => \implication_variable_id[3]_i_5_7\,
      O => \implication_variable_id_reg[3]_i_16_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_5_4\,
      I1 => \implication_variable_id[3]_i_5_5\,
      O => \implication_variable_id_reg[3]_i_17_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_5_2\,
      I1 => \implication_variable_id[3]_i_5_3\,
      O => \implication_variable_id_reg[3]_i_18_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_5_0\,
      I1 => \implication_variable_id[3]_i_5_1\,
      O => \implication_variable_id_reg[3]_i_19_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_59_n_0\,
      I1 => \implication_variable_id[3]_i_7_0\,
      O => \implication_variable_id_reg[3]_i_22_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_4\,
      I1 => \implication_variable_id[3]_i_10_5\,
      O => \implication_variable_id_reg[3]_i_28_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_2\,
      I1 => \implication_variable_id[3]_i_10_3\,
      O => \implication_variable_id_reg[3]_i_29_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_10_0\,
      I1 => \implication_variable_id[3]_i_10_1\,
      O => \implication_variable_id_reg[3]_i_30_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_6\,
      I1 => \implication_variable_id[3]_i_11_7\,
      O => \implication_variable_id_reg[3]_i_31_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_4\,
      I1 => \implication_variable_id[3]_i_11_5\,
      O => \implication_variable_id_reg[3]_i_32_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_2\,
      I1 => \implication_variable_id[3]_i_11_3\,
      O => \implication_variable_id_reg[3]_i_33_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_11_0\,
      I1 => \implication_variable_id[3]_i_11_1\,
      O => \implication_variable_id_reg[3]_i_34_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_20_n_0\,
      I1 => \implication_variable_id[3]_i_21_n_0\,
      O => \implication_variable_id_reg[3]_i_6_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_24_n_0\,
      I1 => \implication_variable_id[3]_i_25_n_0\,
      O => \implication_variable_id_reg[3]_i_8_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[3]_i_26_n_0\,
      I1 => \implication_variable_id[3]_i_27_n_0\,
      O => \implication_variable_id_reg[3]_i_9_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \implication_variable_id[4]_i_1_n_0\,
      D => \implication_variable_id_reg[4]_i_2_n_0\,
      Q => \^implication_variable_id_reg[4]_1\(4),
      R => '0'
    );
\implication_variable_id_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_32_n_0\,
      I1 => \implication_variable_id[4]_i_33_n_0\,
      O => \implication_variable_id_reg[4]_i_10_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_36_n_0\,
      I1 => \implication_variable_id[4]_i_37_n_0\,
      O => \implication_variable_id_reg[4]_i_12_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_38_n_0\,
      I1 => \implication_variable_id[4]_i_39_n_0\,
      O => \implication_variable_id_reg[4]_i_13_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_47_n_0\,
      I1 => \implication_variable_id_reg[4]_i_48_n_0\,
      O => \implication_variable_id_reg[4]_i_16_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_49_n_0\,
      I1 => \implication_variable_id_reg[4]_i_50_n_0\,
      O => \implication_variable_id_reg[4]_i_17_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_51_n_0\,
      I1 => \implication_variable_id_reg[4]_i_52_n_0\,
      O => \implication_variable_id_reg[4]_i_18_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[4]_i_53_n_0\,
      I1 => \implication_variable_id_reg[4]_i_54_n_0\,
      O => \implication_variable_id_reg[4]_i_19_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_4_n_0\,
      I1 => \implication_variable_id[4]_i_5_n_0\,
      O => \implication_variable_id_reg[4]_i_2_n_0\,
      S => clause_count_reg(6)
    );
\implication_variable_id_reg[4]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_55_n_0\,
      I1 => \implication_variable_id[4]_i_56_n_0\,
      O => \implication_variable_id_reg[4]_i_21_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_57_n_0\,
      I1 => \implication_variable_id[4]_i_58_n_0\,
      O => \implication_variable_id_reg[4]_i_22_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_59_n_0\,
      I1 => \implication_variable_id[4]_i_60_n_0\,
      O => \implication_variable_id_reg[4]_i_23_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_8_6\,
      I1 => \implication_variable_id[4]_i_8_7\,
      O => \implication_variable_id_reg[4]_i_24_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_8_4\,
      I1 => \implication_variable_id[4]_i_8_5\,
      O => \implication_variable_id_reg[4]_i_25_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_8_2\,
      I1 => \implication_variable_id[4]_i_8_3\,
      O => \implication_variable_id_reg[4]_i_26_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_8_0\,
      I1 => \implication_variable_id[4]_i_8_1\,
      O => \implication_variable_id_reg[4]_i_27_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_9_6\,
      I1 => \implication_variable_id[4]_i_9_7\,
      O => \implication_variable_id_reg[4]_i_28_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_9_4\,
      I1 => \implication_variable_id[4]_i_9_5\,
      O => \implication_variable_id_reg[4]_i_29_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_6_n_0\,
      I1 => \implication_variable_id[4]_i_7_n_0\,
      O => \implication_variable_id_reg[4]_i_3_n_0\,
      S => clause_count_reg(6)
    );
\implication_variable_id_reg[4]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_9_2\,
      I1 => \implication_variable_id[4]_i_9_3\,
      O => \implication_variable_id_reg[4]_i_30_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_9_0\,
      I1 => \implication_variable_id[4]_i_9_1\,
      O => \implication_variable_id_reg[4]_i_31_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_85_n_0\,
      I1 => \implication_variable_id[4]_i_11_0\,
      O => \implication_variable_id_reg[4]_i_34_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_4\,
      I1 => \implication_variable_id[4]_i_14_5\,
      O => \implication_variable_id_reg[4]_i_40_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_2\,
      I1 => \implication_variable_id[4]_i_14_3\,
      O => \implication_variable_id_reg[4]_i_41_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_14_0\,
      I1 => \implication_variable_id[4]_i_14_1\,
      O => \implication_variable_id_reg[4]_i_42_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_6\,
      I1 => \implication_variable_id[4]_i_15_7\,
      O => \implication_variable_id_reg[4]_i_43_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_4\,
      I1 => \implication_variable_id[4]_i_15_5\,
      O => \implication_variable_id_reg[4]_i_44_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_2\,
      I1 => \implication_variable_id[4]_i_15_3\,
      O => \implication_variable_id_reg[4]_i_45_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_15_0\,
      I1 => \implication_variable_id[4]_i_15_1\,
      O => \implication_variable_id_reg[4]_i_46_n_0\,
      S => \^q\(0)
    );
\implication_variable_id_reg[4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_118_n_0\,
      I1 => \implication_variable_id[4]_i_119_n_0\,
      O => \implication_variable_id_reg[4]_i_47_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_120_n_0\,
      I1 => \implication_variable_id[4]_i_121_n_0\,
      O => \implication_variable_id_reg[4]_i_48_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_122_n_0\,
      I1 => \implication_variable_id[4]_i_123_n_0\,
      O => \implication_variable_id_reg[4]_i_49_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_124_n_0\,
      I1 => \implication_variable_id[4]_i_125_n_0\,
      O => \implication_variable_id_reg[4]_i_50_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_126_n_0\,
      I1 => \implication_variable_id[4]_i_127_n_0\,
      O => \implication_variable_id_reg[4]_i_51_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_128_n_0\,
      I1 => \implication_variable_id[4]_i_129_n_0\,
      O => \implication_variable_id_reg[4]_i_52_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_130_n_0\,
      I1 => \implication_variable_id[4]_i_131_n_0\,
      O => \implication_variable_id_reg[4]_i_53_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[4]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[4]_i_132_n_0\,
      I1 => \implication_variable_id[4]_i_133_n_0\,
      O => \implication_variable_id_reg[4]_i_54_n_0\,
      S => clause_count_reg(2)
    );
\output_status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => output_status(0),
      I1 => s01_axi_aresetn,
      I2 => \^fsm_sequential_state_reg[2]_3\,
      I3 => \output_status_reg[2]\,
      I4 => \output_status_reg[2]_0\,
      I5 => top_status(0),
      O => s01_axi_aresetn_215
    );
\output_status[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3200"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => implication_found,
      I3 => \state__0\(1),
      O => \^fsm_sequential_state_reg[2]_3\
    );
\slv_reg6[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_214\
    );
state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"585858F8"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => state_reg_0,
      I2 => state_reg_n_0,
      I3 => CO(0),
      I4 => \implication_variable_id_reg[4]_i_3_n_0\,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => state_i_1_n_0,
      Q => state_reg_n_0,
      R => '0'
    );
\variable_1_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_0\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_127\,
      O => \implication_assignment_reg[0]_2\
    );
\variable_1_assignment[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_1\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_125\,
      O => \implication_assignment_reg[0]_5\
    );
\variable_1_assignment[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_2\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_124\,
      O => \implication_assignment_reg[0]_8\
    );
\variable_1_assignment[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_11\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_113\,
      O => \implication_assignment_reg[0]_35\
    );
\variable_1_assignment[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_12\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_163\,
      O => \implication_assignment_reg[0]_38\
    );
\variable_1_assignment[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_13\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_110\,
      O => \implication_assignment_reg[0]_41\
    );
\variable_1_assignment[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_14\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_109\,
      O => \implication_assignment_reg[0]_44\
    );
\variable_1_assignment[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_15\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_107\,
      O => \implication_assignment_reg[0]_47\
    );
\variable_1_assignment[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_16\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_106\,
      O => \implication_assignment_reg[0]_50\
    );
\variable_1_assignment[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_17\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_104\,
      O => \implication_assignment_reg[0]_53\
    );
\variable_1_assignment[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_18\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_102\,
      O => \implication_assignment_reg[0]_56\
    );
\variable_1_assignment[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_19\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_100\,
      O => \implication_assignment_reg[0]_59\
    );
\variable_1_assignment[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_20\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_98\,
      O => \implication_assignment_reg[0]_62\
    );
\variable_1_assignment[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_3\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_123\,
      O => \implication_assignment_reg[0]_11\
    );
\variable_1_assignment[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_21\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_97\,
      O => \implication_assignment_reg[0]_65\
    );
\variable_1_assignment[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_23\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_95\,
      O => \implication_assignment_reg[0]_68\
    );
\variable_1_assignment[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_24\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_94\,
      O => \implication_assignment_reg[0]_71\
    );
\variable_1_assignment[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_25\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_93\,
      O => \implication_assignment_reg[0]_74\
    );
\variable_1_assignment[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_26\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_159\,
      O => \implication_assignment_reg[0]_77\
    );
\variable_1_assignment[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_27\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_91\,
      O => \implication_assignment_reg[0]_80\
    );
\variable_1_assignment[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_28\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_89\,
      O => \implication_assignment_reg[0]_83\
    );
\variable_1_assignment[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_29\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_157\,
      O => \implication_assignment_reg[0]_86\
    );
\variable_1_assignment[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_30\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_87\,
      O => \implication_assignment_reg[0]_89\
    );
\variable_1_assignment[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_31\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_86\,
      O => \implication_assignment_reg[0]_rep_1\
    );
\variable_1_assignment[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_4\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_121\,
      O => \implication_assignment_reg[0]_14\
    );
\variable_1_assignment[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_32\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_85\,
      O => \implication_assignment_reg[0]_rep_4\
    );
\variable_1_assignment[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_33\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_84\,
      O => \implication_assignment_reg[0]_rep_7\
    );
\variable_1_assignment[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_34\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_82\,
      O => \implication_assignment_reg[0]_rep_10\
    );
\variable_1_assignment[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_35\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_81\,
      O => \implication_assignment_reg[0]_rep_13\
    );
\variable_1_assignment[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_36\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_80\,
      O => \implication_assignment_reg[0]_rep_16\
    );
\variable_1_assignment[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_37\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_79\,
      O => \implication_assignment_reg[0]_rep_19\
    );
\variable_1_assignment[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_38\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_150\,
      O => \implication_assignment_reg[0]_rep_22\
    );
\variable_1_assignment[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_39\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_76\,
      O => \implication_assignment_reg[0]_rep_25\
    );
\variable_1_assignment[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_40\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_148\,
      O => \implication_assignment_reg[0]_rep_28\
    );
\variable_1_assignment[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_41\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_74\,
      O => \implication_assignment_reg[0]_rep_31\
    );
\variable_1_assignment[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_5\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_119\,
      O => \implication_assignment_reg[0]_17\
    );
\variable_1_assignment[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_42\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_73\,
      O => \implication_assignment_reg[0]_rep_34\
    );
\variable_1_assignment[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_43\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_71\,
      O => \implication_assignment_reg[0]_rep_37\
    );
\variable_1_assignment[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_44\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_70\,
      O => \implication_assignment_reg[0]_rep_40\
    );
\variable_1_assignment[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_45\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_68\,
      O => \implication_assignment_reg[0]_rep_43\
    );
\variable_1_assignment[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_46\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_66\,
      O => \implication_assignment_reg[0]_rep_46\
    );
\variable_1_assignment[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_47\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_65\,
      O => \implication_assignment_reg[0]_rep_49\
    );
\variable_1_assignment[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_48\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_64\,
      O => \implication_assignment_reg[0]_rep_52\
    );
\variable_1_assignment[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_49\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_63\,
      O => \implication_assignment_reg[0]_rep_55\
    );
\variable_1_assignment[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_50\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_62\,
      O => \implication_assignment_reg[0]_rep_58\
    );
\variable_1_assignment[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_51\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_60\,
      O => \implication_assignment_reg[0]_rep_61\
    );
\variable_1_assignment[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_6\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_118\,
      O => \implication_assignment_reg[0]_20\
    );
\variable_1_assignment[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_52\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_59\,
      O => \implication_assignment_reg[0]_rep_64\
    );
\variable_1_assignment[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_53\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_57\,
      O => \implication_assignment_reg[0]_rep_67\
    );
\variable_1_assignment[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_54\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_55\,
      O => \implication_assignment_reg[0]_rep_70\
    );
\variable_1_assignment[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_1_assignment_reg[0]_55\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_54\,
      O => \implication_assignment_reg[0]_rep_73\
    );
\variable_1_assignment[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_56\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_53\,
      O => \implication_assignment_reg[0]_rep_76\
    );
\variable_1_assignment[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_57\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_51\,
      O => \implication_assignment_reg[0]_rep_79\
    );
\variable_1_assignment[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_58\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_49\,
      O => \implication_assignment_reg[0]_rep_82\
    );
\variable_1_assignment[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_59\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_47\,
      O => \implication_assignment_reg[0]_rep_85\
    );
\variable_1_assignment[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_60\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_46\,
      O => \implication_assignment_reg[0]_rep_88\
    );
\variable_1_assignment[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_61\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_44\,
      O => \implication_assignment_reg[0]_rep_90\
    );
\variable_1_assignment[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_7\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_117\,
      O => \implication_assignment_reg[0]_23\
    );
\variable_1_assignment[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_62\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_42\,
      O => \implication_assignment_reg[0]_rep__0_3\
    );
\variable_1_assignment[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_63\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_41\,
      O => \implication_assignment_reg[0]_rep__0_6\
    );
\variable_1_assignment[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_64\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_39\,
      O => \implication_assignment_reg[0]_rep__0_9\
    );
\variable_1_assignment[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_65\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_37\,
      O => \implication_assignment_reg[0]_rep__0_12\
    );
\variable_1_assignment[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_66\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_35\,
      O => \implication_assignment_reg[0]_rep__0_15\
    );
\variable_1_assignment[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_67\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_33\,
      O => \implication_assignment_reg[0]_rep__0_18\
    );
\variable_1_assignment[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_68\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_31\,
      O => \implication_assignment_reg[0]_rep__0_21\
    );
\variable_1_assignment[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_1_assignment_reg[0]_69\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_29\,
      O => \implication_assignment_reg[0]_rep__0_24\
    );
\variable_1_assignment[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_70\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_28\,
      O => \implication_assignment_reg[0]_rep__0_27\
    );
\variable_1_assignment[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_71\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_26\,
      O => \implication_assignment_reg[0]_rep__0_30\
    );
\variable_1_assignment[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_8\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_166\,
      O => \implication_assignment_reg[0]_26\
    );
\variable_1_assignment[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_72\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_25\,
      O => \implication_assignment_reg[0]_rep__0_33\
    );
\variable_1_assignment[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_73\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_139\,
      O => \implication_assignment_reg[0]_rep__0_36\
    );
\variable_1_assignment[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_74\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_137\,
      O => \implication_assignment_reg[0]_rep__0_39\
    );
\variable_1_assignment[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_75\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_22\,
      O => \implication_assignment_reg[0]_rep__0_42\
    );
\variable_1_assignment[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_76\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_21\,
      O => \implication_assignment_reg[0]_rep__0_45\
    );
\variable_1_assignment[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_77\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_20\,
      O => \implication_assignment_reg[0]_rep__0_48\
    );
\variable_1_assignment[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_78\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_18\,
      O => \implication_assignment_reg[0]_rep__0_51\
    );
\variable_1_assignment[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_79\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_16\,
      O => \implication_assignment_reg[0]_rep__0_54\
    );
\variable_1_assignment[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_80\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_15\,
      O => \implication_assignment_reg[0]_rep__0_57\
    );
\variable_1_assignment[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_81\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_13\,
      O => \implication_assignment_reg[0]_rep__0_60\
    );
\variable_1_assignment[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_9\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_115\,
      O => \implication_assignment_reg[0]_29\
    );
\variable_1_assignment[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_82\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_11\,
      O => \implication_assignment_reg[0]_rep__0_63\
    );
\variable_1_assignment[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_83\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_9\,
      O => \implication_assignment_reg[0]_rep__0_66\
    );
\variable_1_assignment[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_84\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_8\,
      O => \implication_assignment_reg[0]_rep__0_69\
    );
\variable_1_assignment[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_85\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_7\,
      O => \implication_assignment_reg[0]_rep__0_72\
    );
\variable_1_assignment[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_86\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_6\,
      O => \implication_assignment_reg[0]_rep__0_75\
    );
\variable_1_assignment[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_87\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_131\,
      O => \implication_assignment_reg[0]_rep__0_78\
    );
\variable_1_assignment[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_88\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_130\,
      O => \implication_assignment_reg[0]_rep__0_81\
    );
\variable_1_assignment[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_89\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_128\,
      O => \implication_assignment_reg[0]_rep__0_84\
    );
\variable_1_assignment[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_90\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_2\,
      O => \implication_assignment_reg[0]_rep__0_87\
    );
\variable_1_assignment[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_1_assignment_reg[0]_91\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_1\,
      O => \implication_assignment_reg[0]_rep__0_90\
    );
\variable_1_assignment[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_1_assignment_reg[0]_10\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_165\,
      O => \implication_assignment_reg[0]_32\
    );
\variable_1_assignment[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_4__16_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_1\
    );
\variable_1_assignment[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__88_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_2\
    );
\variable_1_assignment[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__84_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_6\
    );
\variable_1_assignment[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__75_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_20\
    );
\variable_1_assignment[1]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__74_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_21\
    );
\variable_1_assignment[1]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__73_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_22\
    );
\variable_1_assignment[1]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__70_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_25\
    );
\variable_1_assignment[1]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__69_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_26\
    );
\variable_1_assignment[1]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__68_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_28\
    );
\variable_1_assignment[1]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__67_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_29\
    );
\variable_1_assignment[1]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__66_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_31\
    );
\variable_1_assignment[1]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__65_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_33\
    );
\variable_1_assignment[1]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__64_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_35\
    );
\variable_1_assignment[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__83_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_7\
    );
\variable_1_assignment[1]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__63_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_37\
    );
\variable_1_assignment[1]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__62_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_39\
    );
\variable_1_assignment[1]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__61_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_41\
    );
\variable_1_assignment[1]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__60_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_42\
    );
\variable_1_assignment[1]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__59_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_44\
    );
\variable_1_assignment[1]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__58_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_46\
    );
\variable_1_assignment[1]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__57_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_47\
    );
\variable_1_assignment[1]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__56_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_49\
    );
\variable_1_assignment[1]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__55_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_51\
    );
\variable_1_assignment[1]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__54_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_53\
    );
\variable_1_assignment[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__82_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_8\
    );
\variable_1_assignment[1]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__53_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_54\
    );
\variable_1_assignment[1]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__52_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_55\
    );
\variable_1_assignment[1]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__51_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_57\
    );
\variable_1_assignment[1]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__50_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_59\
    );
\variable_1_assignment[1]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__49_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_60\
    );
\variable_1_assignment[1]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__48_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_62\
    );
\variable_1_assignment[1]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__47_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_63\
    );
\variable_1_assignment[1]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__46_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_64\
    );
\variable_1_assignment[1]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__45_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_65\
    );
\variable_1_assignment[1]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__44_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_66\
    );
\variable_1_assignment[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__81_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_9\
    );
\variable_1_assignment[1]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__43_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_68\
    );
\variable_1_assignment[1]_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__42_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_70\
    );
\variable_1_assignment[1]_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__41_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_71\
    );
\variable_1_assignment[1]_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__40_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_73\
    );
\variable_1_assignment[1]_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__39_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_74\
    );
\variable_1_assignment[1]_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__37_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_76\
    );
\variable_1_assignment[1]_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__35_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_79\
    );
\variable_1_assignment[1]_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__34_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_80\
    );
\variable_1_assignment[1]_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__33_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_81\
    );
\variable_1_assignment[1]_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__32_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_82\
    );
\variable_1_assignment[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__80_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_11\
    );
\variable_1_assignment[1]_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__31_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_84\
    );
\variable_1_assignment[1]_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__30_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_85\
    );
\variable_1_assignment[1]_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__29_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_86\
    );
\variable_1_assignment[1]_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__28_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_87\
    );
\variable_1_assignment[1]_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__26_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_89\
    );
\variable_1_assignment[1]_i_2__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__25_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_91\
    );
\variable_1_assignment[1]_i_2__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__23_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_93\
    );
\variable_1_assignment[1]_i_2__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__22_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_94\
    );
\variable_1_assignment[1]_i_2__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__21_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_95\
    );
\variable_1_assignment[1]_i_2__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__20_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_97\
    );
\variable_1_assignment[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__79_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_13\
    );
\variable_1_assignment[1]_i_2__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__19_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_98\
    );
\variable_1_assignment[1]_i_2__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__18_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_100\
    );
\variable_1_assignment[1]_i_2__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__17_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_102\
    );
\variable_1_assignment[1]_i_2__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__16_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_104\
    );
\variable_1_assignment[1]_i_2__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__15_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_106\
    );
\variable_1_assignment[1]_i_2__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__14_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_107\
    );
\variable_1_assignment[1]_i_2__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__13_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_109\
    );
\variable_1_assignment[1]_i_2__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__12_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_110\
    );
\variable_1_assignment[1]_i_2__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__10_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_113\
    );
\variable_1_assignment[1]_i_2__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__8_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_115\
    );
\variable_1_assignment[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__78_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_15\
    );
\variable_1_assignment[1]_i_2__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__6_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_117\
    );
\variable_1_assignment[1]_i_2__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__5_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_118\
    );
\variable_1_assignment[1]_i_2__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__4_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_119\
    );
\variable_1_assignment[1]_i_2__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__3_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_121\
    );
\variable_1_assignment[1]_i_2__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__2_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_123\
    );
\variable_1_assignment[1]_i_2__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__1_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_124\
    );
\variable_1_assignment[1]_i_2__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__0_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_125\
    );
\variable_1_assignment[1]_i_2__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_127\
    );
\variable_1_assignment[1]_i_2__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__87_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_128\
    );
\variable_1_assignment[1]_i_2__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__86_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_130\
    );
\variable_1_assignment[1]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__77_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_16\
    );
\variable_1_assignment[1]_i_2__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__85_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_131\
    );
\variable_1_assignment[1]_i_2__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__72_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_137\
    );
\variable_1_assignment[1]_i_2__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__71_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_139\
    );
\variable_1_assignment[1]_i_2__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__38_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_148\
    );
\variable_1_assignment[1]_i_2__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__36_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_150\
    );
\variable_1_assignment[1]_i_2__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__27_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_157\
    );
\variable_1_assignment[1]_i_2__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__24_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_159\
    );
\variable_1_assignment[1]_i_2__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__11_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_163\
    );
\variable_1_assignment[1]_i_2__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__9_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_165\
    );
\variable_1_assignment[1]_i_2__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__7_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_166\
    );
\variable_1_assignment[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__76_n_0\,
      I2 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_18\
    );
\variable_1_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__77_0\(3),
      I2 => \variable_1_assignment[1]_i_4_n_0\,
      I3 => \variable_1_assignment[1]_i_2__77_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3_n_0\
    );
\variable_1_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__0_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__0_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__17_n_0\,
      O => \variable_1_assignment[1]_i_3__0_n_0\
    );
\variable_1_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__1_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__1_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__18_n_0\,
      O => \variable_1_assignment[1]_i_3__1_n_0\
    );
\variable_1_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__10_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__10_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__27_n_0\,
      O => \variable_1_assignment[1]_i_3__10_n_0\
    );
\variable_1_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_2__5_1\(3),
      I2 => \variable_1_assignment[1]_i_4__0_n_0\,
      I3 => \variable_3_assignment[1]_i_2__5_1\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__11_n_0\
    );
\variable_1_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__67_0\(3),
      I2 => \variable_1_assignment[1]_i_4__1_n_0\,
      I3 => \variable_1_assignment[1]_i_2__67_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__12_n_0\
    );
\variable_1_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__13_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__13_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__28_n_0\,
      O => \variable_1_assignment[1]_i_3__13_n_0\
    );
\variable_1_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__14_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__14_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__29_n_0\,
      O => \variable_1_assignment[1]_i_3__14_n_0\
    );
\variable_1_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__15_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__15_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__30_n_0\,
      O => \variable_1_assignment[1]_i_3__15_n_0\
    );
\variable_1_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__16_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__16_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__31_n_0\,
      O => \variable_1_assignment[1]_i_3__16_n_0\
    );
\variable_1_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__17_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__17_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__32_n_0\,
      O => \variable_1_assignment[1]_i_3__17_n_0\
    );
\variable_1_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__61_0\(3),
      I2 => \variable_1_assignment[1]_i_4__2_n_0\,
      I3 => \variable_1_assignment[1]_i_2__61_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__18_n_0\
    );
\variable_1_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__19_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__19_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__33_n_0\,
      O => \variable_1_assignment[1]_i_3__19_n_0\
    );
\variable_1_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__2_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__2_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__19_n_0\,
      O => \variable_1_assignment[1]_i_3__2_n_0\
    );
\variable_1_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__20_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__20_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__34_n_0\,
      O => \variable_1_assignment[1]_i_3__20_n_0\
    );
\variable_1_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__21_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__21_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__35_n_0\,
      O => \variable_1_assignment[1]_i_3__21_n_0\
    );
\variable_1_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__22_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__22_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__36_n_0\,
      O => \variable_1_assignment[1]_i_3__22_n_0\
    );
\variable_1_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__56_0\(3),
      I2 => \variable_1_assignment[1]_i_4__3_n_0\,
      I3 => \variable_1_assignment[1]_i_2__56_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__23_n_0\
    );
\variable_1_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__24_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__24_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__37_n_0\,
      O => \variable_1_assignment[1]_i_3__24_n_0\
    );
\variable_1_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__55_0\(3),
      I2 => \variable_1_assignment[1]_i_4__4_n_0\,
      I3 => \variable_1_assignment[1]_i_2__55_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__25_n_0\
    );
\variable_1_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__26_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__26_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__38_n_0\,
      O => \variable_1_assignment[1]_i_3__26_n_0\
    );
\variable_1_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__85_0\(3),
      I2 => \variable_1_assignment[1]_i_4__5_n_0\,
      I3 => \variable_1_assignment[1]_i_2__85_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__27_n_0\
    );
\variable_1_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__28_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__28_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__39_n_0\,
      O => \variable_1_assignment[1]_i_3__28_n_0\
    );
\variable_1_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__29_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__29_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__40_n_0\,
      O => \variable_1_assignment[1]_i_3__29_n_0\
    );
\variable_1_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__3_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__3_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__20_n_0\,
      O => \variable_1_assignment[1]_i_3__3_n_0\
    );
\variable_1_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__30_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__30_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__41_n_0\,
      O => \variable_1_assignment[1]_i_3__30_n_0\
    );
\variable_1_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__50_0\(3),
      I2 => \variable_1_assignment[1]_i_4__6_n_0\,
      I3 => \variable_1_assignment[1]_i_2__50_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__31_n_0\
    );
\variable_1_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__32_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__32_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__42_n_0\,
      O => \variable_1_assignment[1]_i_3__32_n_0\
    );
\variable_1_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__33_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__33_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__43_n_0\,
      O => \variable_1_assignment[1]_i_3__33_n_0\
    );
\variable_1_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__34_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__34_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__44_n_0\,
      O => \variable_1_assignment[1]_i_3__34_n_0\
    );
\variable_1_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__35_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__35_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__45_n_0\,
      O => \variable_1_assignment[1]_i_3__35_n_0\
    );
\variable_1_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__36_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__36_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__46_n_0\,
      O => \variable_1_assignment[1]_i_3__36_n_0\
    );
\variable_1_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__37_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__37_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__47_n_0\,
      O => \variable_1_assignment[1]_i_3__37_n_0\
    );
\variable_1_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__38_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__38_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__48_n_0\,
      O => \variable_1_assignment[1]_i_3__38_n_0\
    );
\variable_1_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__39_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__39_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__49_n_0\,
      O => \variable_1_assignment[1]_i_3__39_n_0\
    );
\variable_1_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__4_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__4_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__21_n_0\,
      O => \variable_1_assignment[1]_i_3__4_n_0\
    );
\variable_1_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__40_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__40_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__50_n_0\,
      O => \variable_1_assignment[1]_i_3__40_n_0\
    );
\variable_1_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__41_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__41_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__51_n_0\,
      O => \variable_1_assignment[1]_i_3__41_n_0\
    );
\variable_1_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__42_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__42_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__52_n_0\,
      O => \variable_1_assignment[1]_i_3__42_n_0\
    );
\variable_1_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__40_0\(3),
      I2 => \variable_1_assignment[1]_i_4__7_n_0\,
      I3 => \variable_1_assignment[1]_i_2__40_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__43_n_0\
    );
\variable_1_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__39_0\(3),
      I2 => \variable_1_assignment[1]_i_4__8_n_0\,
      I3 => \variable_1_assignment[1]_i_2__39_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__44_n_0\
    );
\variable_1_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__45_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__45_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__53_n_0\,
      O => \variable_1_assignment[1]_i_3__45_n_0\
    );
\variable_1_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__46_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__46_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__54_n_0\,
      O => \variable_1_assignment[1]_i_3__46_n_0\
    );
\variable_1_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__47_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__47_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__55_n_0\,
      O => \variable_1_assignment[1]_i_3__47_n_0\
    );
\variable_1_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__48_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__48_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__56_n_0\,
      O => \variable_1_assignment[1]_i_3__48_n_0\
    );
\variable_1_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__49_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__49_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__57_n_0\,
      O => \variable_1_assignment[1]_i_3__49_n_0\
    );
\variable_1_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__5_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__5_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__22_n_0\,
      O => \variable_1_assignment[1]_i_3__5_n_0\
    );
\variable_1_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__50_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__50_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__58_n_0\,
      O => \variable_1_assignment[1]_i_3__50_n_0\
    );
\variable_1_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__51_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__51_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__59_n_0\,
      O => \variable_1_assignment[1]_i_3__51_n_0\
    );
\variable_1_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__52_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__52_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__60_n_0\,
      O => \variable_1_assignment[1]_i_3__52_n_0\
    );
\variable_1_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__53_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__53_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__61_n_0\,
      O => \variable_1_assignment[1]_i_3__53_n_0\
    );
\variable_1_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__54_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__54_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__62_n_0\,
      O => \variable_1_assignment[1]_i_3__54_n_0\
    );
\variable_1_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__55_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__55_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__63_n_0\,
      O => \variable_1_assignment[1]_i_3__55_n_0\
    );
\variable_1_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__56_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__56_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__64_n_0\,
      O => \variable_1_assignment[1]_i_3__56_n_0\
    );
\variable_1_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__57_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__57_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__65_n_0\,
      O => \variable_1_assignment[1]_i_3__57_n_0\
    );
\variable_1_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__58_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__58_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__66_n_0\,
      O => \variable_1_assignment[1]_i_3__58_n_0\
    );
\variable_1_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__24_0\(3),
      I2 => \variable_1_assignment[1]_i_4__9_n_0\,
      I3 => \variable_1_assignment[1]_i_2__24_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__59_n_0\
    );
\variable_1_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__6_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__6_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__23_n_0\,
      O => \variable_1_assignment[1]_i_3__6_n_0\
    );
\variable_1_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__60_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__60_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__67_n_0\,
      O => \variable_1_assignment[1]_i_3__60_n_0\
    );
\variable_1_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__61_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__61_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__68_n_0\,
      O => \variable_1_assignment[1]_i_3__61_n_0\
    );
\variable_1_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__62_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__62_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__69_n_0\,
      O => \variable_1_assignment[1]_i_3__62_n_0\
    );
\variable_1_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__63_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__63_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__70_n_0\,
      O => \variable_1_assignment[1]_i_3__63_n_0\
    );
\variable_1_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__64_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__64_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__71_n_0\,
      O => \variable_1_assignment[1]_i_3__64_n_0\
    );
\variable_1_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__18_0\(3),
      I2 => \variable_1_assignment[1]_i_4__10_n_0\,
      I3 => \variable_1_assignment[1]_i_2__18_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__65_n_0\
    );
\variable_1_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__66_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__66_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__72_n_0\,
      O => \variable_1_assignment[1]_i_3__66_n_0\
    );
\variable_1_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__16_0\(3),
      I2 => \variable_1_assignment[1]_i_4__11_n_0\,
      I3 => \variable_1_assignment[1]_i_2__16_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__67_n_0\
    );
\variable_1_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__15_0\(3),
      I2 => \variable_1_assignment[1]_i_4__12_n_0\,
      I3 => \variable_1_assignment[1]_i_2__15_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__68_n_0\
    );
\variable_1_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__69_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__69_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__73_n_0\,
      O => \variable_1_assignment[1]_i_3__69_n_0\
    );
\variable_1_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__7_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__7_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__24_n_0\,
      O => \variable_1_assignment[1]_i_3__7_n_0\
    );
\variable_1_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__70_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__70_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__74_n_0\,
      O => \variable_1_assignment[1]_i_3__70_n_0\
    );
\variable_1_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__71_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__71_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__75_n_0\,
      O => \variable_1_assignment[1]_i_3__71_n_0\
    );
\variable_1_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__72_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__72_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__76_n_0\,
      O => \variable_1_assignment[1]_i_3__72_n_0\
    );
\variable_1_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__73_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__73_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__77_n_0\,
      O => \variable_1_assignment[1]_i_3__73_n_0\
    );
\variable_1_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__74_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__74_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__78_n_0\,
      O => \variable_1_assignment[1]_i_3__74_n_0\
    );
\variable_1_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__10_0\(3),
      I2 => \variable_1_assignment[1]_i_4__13_n_0\,
      I3 => \variable_1_assignment[1]_i_2__10_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__75_n_0\
    );
\variable_1_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__76_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__76_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__79_n_0\,
      O => \variable_1_assignment[1]_i_3__76_n_0\
    );
\variable_1_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__77_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__77_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__80_n_0\,
      O => \variable_1_assignment[1]_i_3__77_n_0\
    );
\variable_1_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__78_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__78_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__81_n_0\,
      O => \variable_1_assignment[1]_i_3__78_n_0\
    );
\variable_1_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__6_0\(3),
      I2 => \variable_1_assignment[1]_i_4__14_n_0\,
      I3 => \variable_1_assignment[1]_i_2__6_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__79_n_0\
    );
\variable_1_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__8_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__8_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__25_n_0\,
      O => \variable_1_assignment[1]_i_3__8_n_0\
    );
\variable_1_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__80_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__80_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__82_n_0\,
      O => \variable_1_assignment[1]_i_3__80_n_0\
    );
\variable_1_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__81_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__81_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__83_n_0\,
      O => \variable_1_assignment[1]_i_3__81_n_0\
    );
\variable_1_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__82_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__82_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__84_n_0\,
      O => \variable_1_assignment[1]_i_3__82_n_0\
    );
\variable_1_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__83_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__83_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__85_n_0\,
      O => \variable_1_assignment[1]_i_3__83_n_0\
    );
\variable_1_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__84_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__84_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__86_n_0\,
      O => \variable_1_assignment[1]_i_3__84_n_0\
    );
\variable_1_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__85_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__85_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__87_n_0\,
      O => \variable_1_assignment[1]_i_3__85_n_0\
    );
\variable_1_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__86_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__86_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__88_n_0\,
      O => \variable_1_assignment[1]_i_3__86_n_0\
    );
\variable_1_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__87_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__87_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__89_n_0\,
      O => \variable_1_assignment[1]_i_3__87_n_0\
    );
\variable_1_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2__0_0\(3),
      I2 => \variable_1_assignment[1]_i_4__15_n_0\,
      I3 => \variable_1_assignment[1]_i_2__0_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_3__88_n_0\
    );
\variable_1_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__9_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_1_assignment[1]_i_3__9_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_1_assignment[1]_i_4__26_n_0\,
      O => \variable_1_assignment[1]_i_3__9_n_0\
    );
\variable_1_assignment[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__77_0\(0),
      I2 => \variable_1_assignment[1]_i_2__77_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__77_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4_n_0\
    );
\variable_1_assignment[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__5_1\(0),
      I2 => \variable_3_assignment[1]_i_2__5_1\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__5_1\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__0_n_0\
    );
\variable_1_assignment[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__67_0\(0),
      I2 => \variable_1_assignment[1]_i_2__67_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__67_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__1_n_0\
    );
\variable_1_assignment[1]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__18_0\(0),
      I2 => \variable_1_assignment[1]_i_2__18_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__18_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__10_n_0\
    );
\variable_1_assignment[1]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__16_0\(0),
      I2 => \variable_1_assignment[1]_i_2__16_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__16_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__11_n_0\
    );
\variable_1_assignment[1]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__15_0\(0),
      I2 => \variable_1_assignment[1]_i_2__15_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__15_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__12_n_0\
    );
\variable_1_assignment[1]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__10_0\(0),
      I2 => \variable_1_assignment[1]_i_2__10_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__10_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__13_n_0\
    );
\variable_1_assignment[1]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__6_0\(0),
      I2 => \variable_1_assignment[1]_i_2__6_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__6_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__14_n_0\
    );
\variable_1_assignment[1]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__0_0\(0),
      I2 => \variable_1_assignment[1]_i_2__0_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__0_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__15_n_0\
    );
\variable_1_assignment[1]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_2_0\(3),
      I2 => \variable_1_assignment[1]_i_6_n_0\,
      I3 => \variable_1_assignment[1]_i_2_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_1_assignment[1]_i_4__16_n_0\
    );
\variable_1_assignment[1]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__0_0\(4),
      I2 => \variable_1_assignment[1]_i_3__0_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__0_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__17_n_0\
    );
\variable_1_assignment[1]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__1_0\(0),
      I2 => \variable_1_assignment[1]_i_3__1_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__1_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__18_n_0\
    );
\variable_1_assignment[1]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__2_0\(4),
      I2 => \variable_1_assignment[1]_i_3__2_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__2_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__19_n_0\
    );
\variable_1_assignment[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__61_0\(0),
      I2 => \variable_1_assignment[1]_i_2__61_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__61_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__2_n_0\
    );
\variable_1_assignment[1]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__3_0\(4),
      I2 => \variable_1_assignment[1]_i_3__3_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__3_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__20_n_0\
    );
\variable_1_assignment[1]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__4_0\(4),
      I2 => \variable_1_assignment[1]_i_3__4_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__4_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__21_n_0\
    );
\variable_1_assignment[1]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__5_0\(0),
      I2 => \variable_1_assignment[1]_i_3__5_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__5_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__22_n_0\
    );
\variable_1_assignment[1]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__6_0\(0),
      I2 => \variable_1_assignment[1]_i_3__6_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__6_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__23_n_0\
    );
\variable_1_assignment[1]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__7_0\(4),
      I2 => \variable_1_assignment[1]_i_3__7_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__7_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__24_n_0\
    );
\variable_1_assignment[1]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__8_0\(4),
      I2 => \variable_1_assignment[1]_i_3__8_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__8_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__25_n_0\
    );
\variable_1_assignment[1]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__9_0\(4),
      I2 => \variable_1_assignment[1]_i_3__9_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__9_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__26_n_0\
    );
\variable_1_assignment[1]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__10_0\(4),
      I2 => \variable_1_assignment[1]_i_3__10_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__10_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__27_n_0\
    );
\variable_1_assignment[1]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__13_0\(4),
      I2 => \variable_1_assignment[1]_i_3__13_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__13_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__28_n_0\
    );
\variable_1_assignment[1]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__14_0\(0),
      I2 => \variable_1_assignment[1]_i_3__14_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__14_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__29_n_0\
    );
\variable_1_assignment[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__56_0\(0),
      I2 => \variable_1_assignment[1]_i_2__56_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__56_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__3_n_0\
    );
\variable_1_assignment[1]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__15_0\(0),
      I2 => \variable_1_assignment[1]_i_3__15_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__15_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__30_n_0\
    );
\variable_1_assignment[1]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__16_0\(0),
      I2 => \variable_1_assignment[1]_i_3__16_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__16_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__31_n_0\
    );
\variable_1_assignment[1]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__17_0\(4),
      I2 => \variable_1_assignment[1]_i_3__17_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__17_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__32_n_0\
    );
\variable_1_assignment[1]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__19_0\(0),
      I2 => \variable_1_assignment[1]_i_3__19_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__19_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__33_n_0\
    );
\variable_1_assignment[1]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__20_0\(4),
      I2 => \variable_1_assignment[1]_i_3__20_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__20_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__34_n_0\
    );
\variable_1_assignment[1]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__21_0\(0),
      I2 => \variable_1_assignment[1]_i_3__21_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__21_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__35_n_0\
    );
\variable_1_assignment[1]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__22_0\(4),
      I2 => \variable_1_assignment[1]_i_3__22_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__22_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__36_n_0\
    );
\variable_1_assignment[1]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__24_0\(4),
      I2 => \variable_1_assignment[1]_i_3__24_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__24_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__37_n_0\
    );
\variable_1_assignment[1]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__26_0\(4),
      I2 => \variable_1_assignment[1]_i_3__26_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__26_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__38_n_0\
    );
\variable_1_assignment[1]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__28_0\(4),
      I2 => \variable_1_assignment[1]_i_3__28_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__28_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__39_n_0\
    );
\variable_1_assignment[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__55_0\(0),
      I2 => \variable_1_assignment[1]_i_2__55_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__55_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__4_n_0\
    );
\variable_1_assignment[1]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__29_0\(4),
      I2 => \variable_1_assignment[1]_i_3__29_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__29_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__40_n_0\
    );
\variable_1_assignment[1]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__30_0\(4),
      I2 => \variable_1_assignment[1]_i_3__30_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__30_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__41_n_0\
    );
\variable_1_assignment[1]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__32_0\(4),
      I2 => \variable_1_assignment[1]_i_3__32_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__32_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__42_n_0\
    );
\variable_1_assignment[1]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__33_0\(0),
      I2 => \variable_1_assignment[1]_i_3__33_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__33_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__43_n_0\
    );
\variable_1_assignment[1]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__34_0\(4),
      I2 => \variable_1_assignment[1]_i_3__34_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__34_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__44_n_0\
    );
\variable_1_assignment[1]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__35_0\(4),
      I2 => \variable_1_assignment[1]_i_3__35_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__35_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__45_n_0\
    );
\variable_1_assignment[1]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__36_0\(0),
      I2 => \variable_1_assignment[1]_i_3__36_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__36_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__46_n_0\
    );
\variable_1_assignment[1]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__37_0\(4),
      I2 => \variable_1_assignment[1]_i_3__37_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__37_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__47_n_0\
    );
\variable_1_assignment[1]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__38_0\(4),
      I2 => \variable_1_assignment[1]_i_3__38_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__38_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__48_n_0\
    );
\variable_1_assignment[1]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__39_0\(4),
      I2 => \variable_1_assignment[1]_i_3__39_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__39_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__49_n_0\
    );
\variable_1_assignment[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__85_0\(0),
      I2 => \variable_1_assignment[1]_i_2__85_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__85_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__5_n_0\
    );
\variable_1_assignment[1]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__40_0\(4),
      I2 => \variable_1_assignment[1]_i_3__40_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__40_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__50_n_0\
    );
\variable_1_assignment[1]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__41_0\(4),
      I2 => \variable_1_assignment[1]_i_3__41_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__41_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__51_n_0\
    );
\variable_1_assignment[1]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__42_0\(4),
      I2 => \variable_1_assignment[1]_i_3__42_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__42_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__52_n_0\
    );
\variable_1_assignment[1]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_3__45_0\(3),
      I2 => \variable_1_assignment[1]_i_3__45_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__45_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__53_n_0\
    );
\variable_1_assignment[1]_i_4__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_3__46_0\(3),
      I2 => \variable_1_assignment[1]_i_3__46_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__46_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__54_n_0\
    );
\variable_1_assignment[1]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__47_0\(4),
      I2 => \variable_1_assignment[1]_i_3__47_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__47_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__55_n_0\
    );
\variable_1_assignment[1]_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__48_0\(4),
      I2 => \variable_1_assignment[1]_i_3__48_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__48_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__56_n_0\
    );
\variable_1_assignment[1]_i_4__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__49_0\(0),
      I2 => \variable_1_assignment[1]_i_3__49_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__49_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__57_n_0\
    );
\variable_1_assignment[1]_i_4__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__50_0\(4),
      I2 => \variable_1_assignment[1]_i_3__50_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__50_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__58_n_0\
    );
\variable_1_assignment[1]_i_4__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__51_0\(4),
      I2 => \variable_1_assignment[1]_i_3__51_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__51_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__59_n_0\
    );
\variable_1_assignment[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__50_0\(0),
      I2 => \variable_1_assignment[1]_i_2__50_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__50_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__6_n_0\
    );
\variable_1_assignment[1]_i_4__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__52_0\(0),
      I2 => \variable_1_assignment[1]_i_3__52_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__52_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__60_n_0\
    );
\variable_1_assignment[1]_i_4__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__53_0\(4),
      I2 => \variable_1_assignment[1]_i_3__53_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__53_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__61_n_0\
    );
\variable_1_assignment[1]_i_4__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__54_0\(4),
      I2 => \variable_1_assignment[1]_i_3__54_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__54_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__62_n_0\
    );
\variable_1_assignment[1]_i_4__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__55_0\(4),
      I2 => \variable_1_assignment[1]_i_3__55_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__55_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__63_n_0\
    );
\variable_1_assignment[1]_i_4__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__56_0\(4),
      I2 => \variable_1_assignment[1]_i_3__56_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__56_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__64_n_0\
    );
\variable_1_assignment[1]_i_4__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__57_0\(0),
      I2 => \variable_1_assignment[1]_i_3__57_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__57_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__65_n_0\
    );
\variable_1_assignment[1]_i_4__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_1_assignment[1]_i_3__58_0\(3),
      I2 => \variable_1_assignment[1]_i_3__58_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__58_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__66_n_0\
    );
\variable_1_assignment[1]_i_4__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__60_0\(4),
      I2 => \variable_1_assignment[1]_i_3__60_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__60_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__67_n_0\
    );
\variable_1_assignment[1]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__61_0\(0),
      I2 => \variable_1_assignment[1]_i_3__61_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__61_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__68_n_0\
    );
\variable_1_assignment[1]_i_4__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__62_0\(4),
      I2 => \variable_1_assignment[1]_i_3__62_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__62_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__69_n_0\
    );
\variable_1_assignment[1]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__40_0\(0),
      I2 => \variable_1_assignment[1]_i_2__40_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__40_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__7_n_0\
    );
\variable_1_assignment[1]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__63_0\(4),
      I2 => \variable_1_assignment[1]_i_3__63_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__63_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__70_n_0\
    );
\variable_1_assignment[1]_i_4__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__64_0\(4),
      I2 => \variable_1_assignment[1]_i_3__64_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__64_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__71_n_0\
    );
\variable_1_assignment[1]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__66_0\(0),
      I2 => \variable_1_assignment[1]_i_3__66_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__66_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__72_n_0\
    );
\variable_1_assignment[1]_i_4__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__69_0\(4),
      I2 => \variable_1_assignment[1]_i_3__69_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__69_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__73_n_0\
    );
\variable_1_assignment[1]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__70_0\(0),
      I2 => \variable_1_assignment[1]_i_3__70_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__70_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__74_n_0\
    );
\variable_1_assignment[1]_i_4__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__71_0\(4),
      I2 => \variable_1_assignment[1]_i_3__71_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__71_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__75_n_0\
    );
\variable_1_assignment[1]_i_4__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__72_0\(4),
      I2 => \variable_1_assignment[1]_i_3__72_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__72_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__76_n_0\
    );
\variable_1_assignment[1]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__73_0\(4),
      I2 => \variable_1_assignment[1]_i_3__73_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__73_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__77_n_0\
    );
\variable_1_assignment[1]_i_4__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__74_0\(4),
      I2 => \variable_1_assignment[1]_i_3__74_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__74_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__78_n_0\
    );
\variable_1_assignment[1]_i_4__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__76_0\(4),
      I2 => \variable_1_assignment[1]_i_3__76_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__76_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__79_n_0\
    );
\variable_1_assignment[1]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__39_0\(0),
      I2 => \variable_1_assignment[1]_i_2__39_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__39_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__8_n_0\
    );
\variable_1_assignment[1]_i_4__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__77_0\(0),
      I2 => \variable_1_assignment[1]_i_3__77_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__77_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__80_n_0\
    );
\variable_1_assignment[1]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__78_0\(4),
      I2 => \variable_1_assignment[1]_i_3__78_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__78_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__81_n_0\
    );
\variable_1_assignment[1]_i_4__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__80_0\(4),
      I2 => \variable_1_assignment[1]_i_3__80_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__80_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__82_n_0\
    );
\variable_1_assignment[1]_i_4__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__81_0\(4),
      I2 => \variable_1_assignment[1]_i_3__81_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__81_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__83_n_0\
    );
\variable_1_assignment[1]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__82_0\(4),
      I2 => \variable_1_assignment[1]_i_3__82_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__82_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__84_n_0\
    );
\variable_1_assignment[1]_i_4__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__83_0\(0),
      I2 => \variable_1_assignment[1]_i_3__83_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__83_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__85_n_0\
    );
\variable_1_assignment[1]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__84_0\(0),
      I2 => \variable_1_assignment[1]_i_3__84_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__84_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__86_n_0\
    );
\variable_1_assignment[1]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_3__85_0\(0),
      I2 => \variable_1_assignment[1]_i_3__85_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_1_assignment[1]_i_3__85_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_1_assignment[1]_i_4__87_n_0\
    );
\variable_1_assignment[1]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__86_0\(4),
      I2 => \variable_1_assignment[1]_i_3__86_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__86_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__88_n_0\
    );
\variable_1_assignment[1]_i_4__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_1_assignment[1]_i_3__87_0\(4),
      I2 => \variable_1_assignment[1]_i_3__87_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_1_assignment[1]_i_3__87_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_1_assignment[1]_i_4__89_n_0\
    );
\variable_1_assignment[1]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2__24_0\(0),
      I2 => \variable_1_assignment[1]_i_2__24_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2__24_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_4__9_n_0\
    );
\variable_1_assignment[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_1\(3),
      I1 => broadcast_implication_reg_0,
      I2 => \variable_3_assignment[1]_i_4__45\(4),
      O => \^implication_variable_id_reg[3]_0\
    );
\variable_1_assignment[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_1_assignment[1]_i_2_0\(0),
      I2 => \variable_1_assignment[1]_i_2_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_2_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_1_assignment[1]_i_6_n_0\
    );
\variable_1_assignment[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_1\(4),
      I1 => broadcast_implication_reg_0,
      I2 => \variable_3_assignment[1]_i_4__45\(5),
      O => \^implication_variable_id_reg[4]_0\
    );
\variable_2_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_1\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_212\,
      O => \implication_assignment_reg[0]_1\
    );
\variable_2_assignment[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_2\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_126\,
      O => \implication_assignment_reg[0]_4\
    );
\variable_2_assignment[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_3\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_210\,
      O => \implication_assignment_reg[0]_7\
    );
\variable_2_assignment[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_12\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_202\,
      O => \implication_assignment_reg[0]_34\
    );
\variable_2_assignment[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_13\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_164\,
      O => \implication_assignment_reg[0]_37\
    );
\variable_2_assignment[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_14\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_111\,
      O => \implication_assignment_reg[0]_40\
    );
\variable_2_assignment[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_15\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_162\,
      O => \implication_assignment_reg[0]_43\
    );
\variable_2_assignment[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_16\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_108\,
      O => \implication_assignment_reg[0]_46\
    );
\variable_2_assignment[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_17\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_161\,
      O => \implication_assignment_reg[0]_49\
    );
\variable_2_assignment[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_18\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_105\,
      O => \implication_assignment_reg[0]_52\
    );
\variable_2_assignment[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_19\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_103\,
      O => \implication_assignment_reg[0]_55\
    );
\variable_2_assignment[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_20\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_101\,
      O => \implication_assignment_reg[0]_58\
    );
\variable_2_assignment[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_21\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_99\,
      O => \implication_assignment_reg[0]_61\
    );
\variable_2_assignment[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_4\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_208\,
      O => \implication_assignment_reg[0]_10\
    );
\variable_2_assignment[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_22\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_200\,
      O => \implication_assignment_reg[0]_64\
    );
\variable_2_assignment[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_23\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_96\,
      O => \implication_assignment_reg[0]_67\
    );
\variable_2_assignment[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_24\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_198\,
      O => \implication_assignment_reg[0]_70\
    );
\variable_2_assignment[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_25\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_196\,
      O => \implication_assignment_reg[0]_73\
    );
\variable_2_assignment[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_26\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_160\,
      O => \implication_assignment_reg[0]_76\
    );
\variable_2_assignment[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_27\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_194\,
      O => \implication_assignment_reg[0]_79\
    );
\variable_2_assignment[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_28\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_90\,
      O => \implication_assignment_reg[0]_82\
    );
\variable_2_assignment[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_29\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_158\,
      O => \implication_assignment_reg[0]_85\
    );
\variable_2_assignment[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_30\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_88\,
      O => \implication_assignment_reg[0]_88\
    );
\variable_2_assignment[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_31\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_156\,
      O => \implication_assignment_reg[0]_rep_0\
    );
\variable_2_assignment[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_5\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_122\,
      O => \implication_assignment_reg[0]_13\
    );
\variable_2_assignment[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_32\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_192\,
      O => \implication_assignment_reg[0]_rep_3\
    );
\variable_2_assignment[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_33\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_155\,
      O => \implication_assignment_reg[0]_rep_6\
    );
\variable_2_assignment[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_34\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_83\,
      O => \implication_assignment_reg[0]_rep_9\
    );
\variable_2_assignment[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_35\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_154\,
      O => \implication_assignment_reg[0]_rep_12\
    );
\variable_2_assignment[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_36\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_153\,
      O => \implication_assignment_reg[0]_rep_15\
    );
\variable_2_assignment[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_37\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_152\,
      O => \implication_assignment_reg[0]_rep_18\
    );
\variable_2_assignment[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_38\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_151\,
      O => \implication_assignment_reg[0]_rep_21\
    );
\variable_2_assignment[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_39\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_77\,
      O => \implication_assignment_reg[0]_rep_24\
    );
\variable_2_assignment[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_40\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_149\,
      O => \implication_assignment_reg[0]_rep_27\
    );
\variable_2_assignment[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_41\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_147\,
      O => \implication_assignment_reg[0]_rep_30\
    );
\variable_2_assignment[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_6\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_120\,
      O => \implication_assignment_reg[0]_16\
    );
\variable_2_assignment[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_42\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_190\,
      O => \implication_assignment_reg[0]_rep_33\
    );
\variable_2_assignment[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_43\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_72\,
      O => \implication_assignment_reg[0]_rep_36\
    );
\variable_2_assignment[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_44\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_146\,
      O => \implication_assignment_reg[0]_rep_39\
    );
\variable_2_assignment[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_45\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_69\,
      O => \implication_assignment_reg[0]_rep_42\
    );
\variable_2_assignment[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_46\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_67\,
      O => \implication_assignment_reg[0]_rep_45\
    );
\variable_2_assignment[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_47\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_145\,
      O => \implication_assignment_reg[0]_rep_48\
    );
\variable_2_assignment[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_48\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_188\,
      O => \implication_assignment_reg[0]_rep_51\
    );
\variable_2_assignment[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_49\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_186\,
      O => \implication_assignment_reg[0]_rep_54\
    );
\variable_2_assignment[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_50\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_144\,
      O => \implication_assignment_reg[0]_rep_57\
    );
\variable_2_assignment[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_51\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_61\,
      O => \implication_assignment_reg[0]_rep_60\
    );
\variable_2_assignment[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_7\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_167\,
      O => \implication_assignment_reg[0]_19\
    );
\variable_2_assignment[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_52\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_184\,
      O => \implication_assignment_reg[0]_rep_63\
    );
\variable_2_assignment[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_53\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_58\,
      O => \implication_assignment_reg[0]_rep_66\
    );
\variable_2_assignment[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_54\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_56\,
      O => \implication_assignment_reg[0]_rep_69\
    );
\variable_2_assignment[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_2_assignment_reg[0]_55\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_182\,
      O => \implication_assignment_reg[0]_rep_72\
    );
\variable_2_assignment[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_56\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_143\,
      O => \implication_assignment_reg[0]_rep_75\
    );
\variable_2_assignment[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_57\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_52\,
      O => \implication_assignment_reg[0]_rep_78\
    );
\variable_2_assignment[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_58\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_50\,
      O => \implication_assignment_reg[0]_rep_81\
    );
\variable_2_assignment[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_59\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_48\,
      O => \implication_assignment_reg[0]_rep_84\
    );
\variable_2_assignment[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_60\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_142\,
      O => \implication_assignment_reg[0]_rep_87\
    );
\variable_2_assignment[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_61\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_45\,
      O => \implication_assignment_reg[0]_rep__0_0\
    );
\variable_2_assignment[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_8\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_206\,
      O => \implication_assignment_reg[0]_22\
    );
\variable_2_assignment[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_62\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_43\,
      O => \implication_assignment_reg[0]_rep__0_2\
    );
\variable_2_assignment[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_63\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_141\,
      O => \implication_assignment_reg[0]_rep__0_5\
    );
\variable_2_assignment[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_64\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_40\,
      O => \implication_assignment_reg[0]_rep__0_8\
    );
\variable_2_assignment[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_65\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_38\,
      O => \implication_assignment_reg[0]_rep__0_11\
    );
\variable_2_assignment[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_66\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_36\,
      O => \implication_assignment_reg[0]_rep__0_14\
    );
\variable_2_assignment[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_67\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_34\,
      O => \implication_assignment_reg[0]_rep__0_17\
    );
\variable_2_assignment[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_2_assignment_reg[0]_68\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_32\,
      O => \implication_assignment_reg[0]_rep__0_20\
    );
\variable_2_assignment[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_70\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_30\,
      O => \implication_assignment_reg[0]_rep__0_23\
    );
\variable_2_assignment[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_71\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_180\,
      O => \implication_assignment_reg[0]_rep__0_26\
    );
\variable_2_assignment[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_72\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_27\,
      O => \implication_assignment_reg[0]_rep__0_29\
    );
\variable_2_assignment[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_9\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_116\,
      O => \implication_assignment_reg[0]_25\
    );
\variable_2_assignment[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_73\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_178\,
      O => \implication_assignment_reg[0]_rep__0_32\
    );
\variable_2_assignment[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_74\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_140\,
      O => \implication_assignment_reg[0]_rep__0_35\
    );
\variable_2_assignment[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_75\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_138\,
      O => \implication_assignment_reg[0]_rep__0_38\
    );
\variable_2_assignment[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_76\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_23\,
      O => \implication_assignment_reg[0]_rep__0_41\
    );
\variable_2_assignment[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_77\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_176\,
      O => \implication_assignment_reg[0]_rep__0_44\
    );
\variable_2_assignment[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_78\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_135\,
      O => \implication_assignment_reg[0]_rep__0_47\
    );
\variable_2_assignment[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_79\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_19\,
      O => \implication_assignment_reg[0]_rep__0_50\
    );
\variable_2_assignment[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_80\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_17\,
      O => \implication_assignment_reg[0]_rep__0_53\
    );
\variable_2_assignment[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_81\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_174\,
      O => \implication_assignment_reg[0]_rep__0_56\
    );
\variable_2_assignment[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_82\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_14\,
      O => \implication_assignment_reg[0]_rep__0_59\
    );
\variable_2_assignment[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_10\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_204\,
      O => \implication_assignment_reg[0]_28\
    );
\variable_2_assignment[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_83\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_12\,
      O => \implication_assignment_reg[0]_rep__0_62\
    );
\variable_2_assignment[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_84\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_10\,
      O => \implication_assignment_reg[0]_rep__0_65\
    );
\variable_2_assignment[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_85\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_172\,
      O => \implication_assignment_reg[0]_rep__0_68\
    );
\variable_2_assignment[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_86\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_134\,
      O => \implication_assignment_reg[0]_rep__0_71\
    );
\variable_2_assignment[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_87\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_133\,
      O => \implication_assignment_reg[0]_rep__0_74\
    );
\variable_2_assignment[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_88\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_132\,
      O => \implication_assignment_reg[0]_rep__0_77\
    );
\variable_2_assignment[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_89\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_4\,
      O => \implication_assignment_reg[0]_rep__0_80\
    );
\variable_2_assignment[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_90\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_129\,
      O => \implication_assignment_reg[0]_rep__0_83\
    );
\variable_2_assignment[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_91\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_170\,
      O => \implication_assignment_reg[0]_rep__0_86\
    );
\variable_2_assignment[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_2_assignment_reg[0]_92\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_168\,
      O => \implication_assignment_reg[0]_rep__0_89\
    );
\variable_2_assignment[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_2_assignment_reg[0]_11\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_114\,
      O => \implication_assignment_reg[0]_31\
    );
\variable_2_assignment[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__86_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_1_assignment[1]_i_3__86_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_4\
    );
\variable_2_assignment[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__81_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__81_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_10\
    );
\variable_2_assignment[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__80_n_0\,
      I1 => \variable_2_assignment[1]_i_3__80_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_12\
    );
\variable_2_assignment[1]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__64_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__64_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_36\
    );
\variable_2_assignment[1]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__63_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__63_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_38\
    );
\variable_2_assignment[1]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__62_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__62_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_40\
    );
\variable_2_assignment[1]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__60_n_0\,
      I1 => \variable_2_assignment[1]_i_3__60_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_43\
    );
\variable_2_assignment[1]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__59_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__59_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_45\
    );
\variable_2_assignment[1]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__57_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__57_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_48\
    );
\variable_2_assignment[1]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__56_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__56_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_50\
    );
\variable_2_assignment[1]_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__55_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__55_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_52\
    );
\variable_2_assignment[1]_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__52_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__52_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_56\
    );
\variable_2_assignment[1]_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__51_n_0\,
      I1 => \variable_2_assignment[1]_i_3__51_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_58\
    );
\variable_2_assignment[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__79_n_0\,
      I1 => \variable_2_assignment[1]_i_3__79_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_14\
    );
\variable_2_assignment[1]_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__49_n_0\,
      I1 => \variable_2_assignment[1]_i_3__49_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_61\
    );
\variable_2_assignment[1]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__44_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__44_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_67\
    );
\variable_2_assignment[1]_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__43_n_0\,
      I1 => \variable_2_assignment[1]_i_3__43_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_69\
    );
\variable_2_assignment[1]_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__41_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__41_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_72\
    );
\variable_2_assignment[1]_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__37_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__37_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_77\
    );
\variable_2_assignment[1]_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__32_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__32_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_83\
    );
\variable_2_assignment[1]_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__28_n_0\,
      I1 => \variable_2_assignment[1]_i_3__28_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_88\
    );
\variable_2_assignment[1]_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__26_n_0\,
      I1 => \variable_2_assignment[1]_i_3__26_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_90\
    );
\variable_2_assignment[1]_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__21_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__21_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_96\
    );
\variable_2_assignment[1]_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__19_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__19_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_99\
    );
\variable_2_assignment[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__77_n_0\,
      I1 => \variable_2_assignment[1]_i_3__77_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_17\
    );
\variable_2_assignment[1]_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__18_n_0\,
      I1 => \variable_2_assignment[1]_i_3__18_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_101\
    );
\variable_2_assignment[1]_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__17_n_0\,
      I1 => \variable_2_assignment[1]_i_3__17_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_103\
    );
\variable_2_assignment[1]_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__16_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__16_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_105\
    );
\variable_2_assignment[1]_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__14_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__14_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_108\
    );
\variable_2_assignment[1]_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__12_n_0\,
      I1 => \variable_2_assignment[1]_i_3__12_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_111\
    );
\variable_2_assignment[1]_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__9_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_1_assignment[1]_i_3__9_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_114\
    );
\variable_2_assignment[1]_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__7_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_1_assignment[1]_i_3__7_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_116\
    );
\variable_2_assignment[1]_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__4_n_0\,
      I1 => \variable_2_assignment[1]_i_3__4_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_120\
    );
\variable_2_assignment[1]_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__3_n_0\,
      I1 => \variable_2_assignment[1]_i_3__3_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_122\
    );
\variable_2_assignment[1]_i_2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__0_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__0_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_126\
    );
\variable_2_assignment[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__76_n_0\,
      I1 => \variable_2_assignment[1]_i_3__76_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_19\
    );
\variable_2_assignment[1]_i_2__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__87_n_0\,
      I2 => \variable_1_assignment[1]_i_3__87_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_129\
    );
\variable_2_assignment[1]_i_2__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__85_n_0\,
      I2 => \variable_1_assignment[1]_i_3__85_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_132\
    );
\variable_2_assignment[1]_i_2__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__84_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__84_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_133\
    );
\variable_2_assignment[1]_i_2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__83_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__83_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_134\
    );
\variable_2_assignment[1]_i_2__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__75_n_0\,
      I1 => \variable_2_assignment[1]_i_3__75_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_135\
    );
\variable_2_assignment[1]_i_2__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__72_n_0\,
      I2 => \variable_1_assignment[1]_i_3__72_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_138\
    );
\variable_2_assignment[1]_i_2__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__71_n_0\,
      I2 => \variable_1_assignment[1]_i_3__71_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_140\
    );
\variable_2_assignment[1]_i_2__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__61_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__61_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_141\
    );
\variable_2_assignment[1]_i_2__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__58_n_0\,
      I1 => \variable_2_assignment[1]_i_3__58_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_142\
    );
\variable_2_assignment[1]_i_2__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__54_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__54_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_143\
    );
\variable_2_assignment[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__73_n_0\,
      I1 => \variable_2_assignment[1]_i_3__73_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_23\
    );
\variable_2_assignment[1]_i_2__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__48_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__48_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_144\
    );
\variable_2_assignment[1]_i_2__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__45_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__45_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_145\
    );
\variable_2_assignment[1]_i_2__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__42_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__42_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_146\
    );
\variable_2_assignment[1]_i_2__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__39_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__39_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_147\
    );
\variable_2_assignment[1]_i_2__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__38_n_0\,
      I2 => \variable_1_assignment[1]_i_3__38_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_149\
    );
\variable_2_assignment[1]_i_2__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__36_n_0\,
      I2 => \variable_1_assignment[1]_i_3__36_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_151\
    );
\variable_2_assignment[1]_i_2__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__35_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__35_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_152\
    );
\variable_2_assignment[1]_i_2__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__34_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__34_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_153\
    );
\variable_2_assignment[1]_i_2__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__33_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__33_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_154\
    );
\variable_2_assignment[1]_i_2__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__31_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__31_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_155\
    );
\variable_2_assignment[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__69_n_0\,
      I1 => \variable_2_assignment[1]_i_3__69_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_27\
    );
\variable_2_assignment[1]_i_2__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__29_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__29_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_156\
    );
\variable_2_assignment[1]_i_2__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__27_n_0\,
      I2 => \variable_1_assignment[1]_i_3__27_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_158\
    );
\variable_2_assignment[1]_i_2__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__24_n_0\,
      I2 => \variable_1_assignment[1]_i_3__24_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_160\
    );
\variable_2_assignment[1]_i_2__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__15_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__15_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_161\
    );
\variable_2_assignment[1]_i_2__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__13_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__13_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_162\
    );
\variable_2_assignment[1]_i_2__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_2_assignment[1]_i_3__11_n_0\,
      I2 => \variable_1_assignment[1]_i_3__11_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_164\
    );
\variable_2_assignment[1]_i_2__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__5_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__5_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_167\
    );
\variable_2_assignment[1]_i_2__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_4__16_n_0\,
      I2 => \variable_2_assignment[1]_i_3__89_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_168\
    );
\variable_2_assignment[1]_i_2__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__88_n_0\,
      I2 => \variable_2_assignment[1]_i_3__88_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_170\
    );
\variable_2_assignment[1]_i_2__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__82_n_0\,
      I2 => \variable_2_assignment[1]_i_3__82_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_172\
    );
\variable_2_assignment[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__67_n_0\,
      I1 => \variable_2_assignment[1]_i_3__67_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_30\
    );
\variable_2_assignment[1]_i_2__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__78_n_0\,
      I2 => \variable_2_assignment[1]_i_3__78_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_174\
    );
\variable_2_assignment[1]_i_2__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__74_n_0\,
      I2 => \variable_2_assignment[1]_i_3__74_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_176\
    );
\variable_2_assignment[1]_i_2__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__70_n_0\,
      I2 => \variable_2_assignment[1]_i_3__70_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_178\
    );
\variable_2_assignment[1]_i_2__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__68_n_0\,
      I2 => \variable_2_assignment[1]_i_3__68_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_180\
    );
\variable_2_assignment[1]_i_2__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__53_n_0\,
      I2 => \variable_2_assignment[1]_i_3__53_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_182\
    );
\variable_2_assignment[1]_i_2__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__50_n_0\,
      I2 => \variable_2_assignment[1]_i_3__50_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_184\
    );
\variable_2_assignment[1]_i_2__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__47_n_0\,
      I2 => \variable_2_assignment[1]_i_3__47_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_186\
    );
\variable_2_assignment[1]_i_2__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__46_n_0\,
      I2 => \variable_2_assignment[1]_i_3__46_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_188\
    );
\variable_2_assignment[1]_i_2__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__40_n_0\,
      I2 => \variable_2_assignment[1]_i_3__40_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_190\
    );
\variable_2_assignment[1]_i_2__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__30_n_0\,
      I2 => \variable_2_assignment[1]_i_3__30_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_192\
    );
\variable_2_assignment[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__66_n_0\,
      I1 => \variable_2_assignment[1]_i_3__66_n_0\,
      I2 => \variable_1_assignment_reg[0]\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_32\
    );
\variable_2_assignment[1]_i_2__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__25_n_0\,
      I2 => \variable_2_assignment[1]_i_3__25_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_194\
    );
\variable_2_assignment[1]_i_2__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__23_n_0\,
      I2 => \variable_2_assignment[1]_i_3__23_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_196\
    );
\variable_2_assignment[1]_i_2__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__22_n_0\,
      I2 => \variable_2_assignment[1]_i_3__22_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_198\
    );
\variable_2_assignment[1]_i_2__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__20_n_0\,
      I2 => \variable_2_assignment[1]_i_3__20_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_200\
    );
\variable_2_assignment[1]_i_2__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__10_n_0\,
      I2 => \variable_2_assignment[1]_i_3__10_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_202\
    );
\variable_2_assignment[1]_i_2__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__8_n_0\,
      I2 => \variable_2_assignment[1]_i_3__8_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_204\
    );
\variable_2_assignment[1]_i_2__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__6_n_0\,
      I2 => \variable_2_assignment[1]_i_3__6_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_206\
    );
\variable_2_assignment[1]_i_2__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__2_n_0\,
      I2 => \variable_2_assignment[1]_i_3__2_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_208\
    );
\variable_2_assignment[1]_i_2__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__1_n_0\,
      I2 => \variable_2_assignment[1]_i_3__1_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_210\
    );
\variable_2_assignment[1]_i_2__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3_n_0\,
      I2 => \variable_2_assignment[1]_i_3_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_212\
    );
\variable_2_assignment[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__65_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_2_assignment[1]_i_3__65_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_34\
    );
\variable_2_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__21_n_0\,
      O => \variable_2_assignment[1]_i_3_n_0\
    );
\variable_2_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__39_0\(3),
      I2 => \variable_2_assignment[1]_i_4_n_0\,
      I3 => \variable_2_assignment[1]_i_2__39_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__0_n_0\
    );
\variable_2_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__1_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__1_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__22_n_0\,
      O => \variable_2_assignment[1]_i_3__1_n_0\
    );
\variable_2_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__3_n_0\,
      I1 => \variable_3_assignment[1]_i_3__10_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__10_0\(3),
      O => \variable_2_assignment[1]_i_3__10_n_0\
    );
\variable_2_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__11_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__11_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__28_n_0\,
      O => \variable_2_assignment[1]_i_3__11_n_0\
    );
\variable_2_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__34_0\(3),
      I2 => \variable_2_assignment[1]_i_4__4_n_0\,
      I3 => \variable_2_assignment[1]_i_2__34_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__12_n_0\
    );
\variable_2_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__13_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__13_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__29_n_0\,
      O => \variable_2_assignment[1]_i_3__13_n_0\
    );
\variable_2_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__14_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__14_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__30_n_0\,
      O => \variable_2_assignment[1]_i_3__14_n_0\
    );
\variable_2_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__15_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__15_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__31_n_0\,
      O => \variable_2_assignment[1]_i_3__15_n_0\
    );
\variable_2_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__16_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__16_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__32_n_0\,
      O => \variable_2_assignment[1]_i_3__16_n_0\
    );
\variable_2_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__17_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__17_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__33_n_0\,
      O => \variable_2_assignment[1]_i_3__17_n_0\
    );
\variable_2_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__18_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__18_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__34_n_0\,
      O => \variable_2_assignment[1]_i_3__18_n_0\
    );
\variable_2_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__19_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__19_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__35_n_0\,
      O => \variable_2_assignment[1]_i_3__19_n_0\
    );
\variable_2_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__0_n_0\,
      I1 => \variable_3_assignment[1]_i_3__2_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__2_0\(3),
      O => \variable_2_assignment[1]_i_3__2_n_0\
    );
\variable_2_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__5_n_0\,
      I1 => \variable_3_assignment[1]_i_3__19_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__19_0\(3),
      O => \variable_2_assignment[1]_i_3__20_n_0\
    );
\variable_2_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__6_n_0\,
      I1 => \variable_2_assignment[1]_i_2__28_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_2__28_0\(3),
      O => \variable_2_assignment[1]_i_3__21_n_0\
    );
\variable_2_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__22_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__22_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__36_n_0\,
      O => \variable_2_assignment[1]_i_3__22_n_0\
    );
\variable_2_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__23_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__23_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__37_n_0\,
      O => \variable_2_assignment[1]_i_3__23_n_0\
    );
\variable_2_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__24_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__24_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__38_n_0\,
      O => \variable_2_assignment[1]_i_3__24_n_0\
    );
\variable_2_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__7_n_0\,
      I1 => \variable_3_assignment[1]_i_3__24_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__24_0\(3),
      O => \variable_2_assignment[1]_i_3__25_n_0\
    );
\variable_2_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__26_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__26_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__39_n_0\,
      O => \variable_2_assignment[1]_i_3__26_n_0\
    );
\variable_2_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__61_0\(3),
      I2 => \variable_2_assignment[1]_i_4__8_n_0\,
      I3 => \variable_2_assignment[1]_i_2__61_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__27_n_0\
    );
\variable_2_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__28_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__28_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__40_n_0\,
      O => \variable_2_assignment[1]_i_3__28_n_0\
    );
\variable_2_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__29_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__29_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__41_n_0\,
      O => \variable_2_assignment[1]_i_3__29_n_0\
    );
\variable_2_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__3_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__3_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__23_n_0\,
      O => \variable_2_assignment[1]_i_3__3_n_0\
    );
\variable_2_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__30_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__30_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__42_n_0\,
      O => \variable_2_assignment[1]_i_3__30_n_0\
    );
\variable_2_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__31_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__31_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__43_n_0\,
      O => \variable_2_assignment[1]_i_3__31_n_0\
    );
\variable_2_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__32_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__32_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__44_n_0\,
      O => \variable_2_assignment[1]_i_3__32_n_0\
    );
\variable_2_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__33_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__33_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__45_n_0\,
      O => \variable_2_assignment[1]_i_3__33_n_0\
    );
\variable_2_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__34_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__34_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__46_n_0\,
      O => \variable_2_assignment[1]_i_3__34_n_0\
    );
\variable_2_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__35_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__35_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__47_n_0\,
      O => \variable_2_assignment[1]_i_3__35_n_0\
    );
\variable_2_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__36_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__36_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__48_n_0\,
      O => \variable_2_assignment[1]_i_3__36_n_0\
    );
\variable_2_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__24_0\(3),
      I2 => \variable_2_assignment[1]_i_4__9_n_0\,
      I3 => \variable_2_assignment[1]_i_2__24_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__37_n_0\
    );
\variable_2_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__38_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__38_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__49_n_0\,
      O => \variable_2_assignment[1]_i_3__38_n_0\
    );
\variable_2_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__39_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__39_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__50_n_0\,
      O => \variable_2_assignment[1]_i_3__39_n_0\
    );
\variable_2_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__4_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__4_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__24_n_0\,
      O => \variable_2_assignment[1]_i_3__4_n_0\
    );
\variable_2_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__40_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__40_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__51_n_0\,
      O => \variable_2_assignment[1]_i_3__40_n_0\
    );
\variable_2_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__23_0\(3),
      I2 => \variable_2_assignment[1]_i_4__10_n_0\,
      I3 => \variable_2_assignment[1]_i_2__23_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__41_n_0\
    );
\variable_2_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__52_0\(3),
      I2 => \variable_2_assignment[1]_i_4__11_n_0\,
      I3 => \variable_2_assignment[1]_i_2__52_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__42_n_0\
    );
\variable_2_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__43_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__43_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__52_n_0\,
      O => \variable_2_assignment[1]_i_3__43_n_0\
    );
\variable_2_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__44_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__44_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__53_n_0\,
      O => \variable_2_assignment[1]_i_3__44_n_0\
    );
\variable_2_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__45_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__45_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__54_n_0\,
      O => \variable_2_assignment[1]_i_3__45_n_0\
    );
\variable_2_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__46_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__46_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__55_n_0\,
      O => \variable_2_assignment[1]_i_3__46_n_0\
    );
\variable_2_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__47_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__47_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__56_n_0\,
      O => \variable_2_assignment[1]_i_3__47_n_0\
    );
\variable_2_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__48_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__48_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__57_n_0\,
      O => \variable_2_assignment[1]_i_3__48_n_0\
    );
\variable_2_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__49_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__49_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__58_n_0\,
      O => \variable_2_assignment[1]_i_3__49_n_0\
    );
\variable_2_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__5_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__5_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__25_n_0\,
      O => \variable_2_assignment[1]_i_3__5_n_0\
    );
\variable_2_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__50_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__50_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__59_n_0\,
      O => \variable_2_assignment[1]_i_3__50_n_0\
    );
\variable_2_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__51_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__51_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__60_n_0\,
      O => \variable_2_assignment[1]_i_3__51_n_0\
    );
\variable_2_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__52_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__52_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__61_n_0\,
      O => \variable_2_assignment[1]_i_3__52_n_0\
    );
\variable_2_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__53_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__53_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__62_n_0\,
      O => \variable_2_assignment[1]_i_3__53_n_0\
    );
\variable_2_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__54_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__54_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__63_n_0\,
      O => \variable_2_assignment[1]_i_3__54_n_0\
    );
\variable_2_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__55_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__55_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__64_n_0\,
      O => \variable_2_assignment[1]_i_3__55_n_0\
    );
\variable_2_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__56_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__56_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__65_n_0\,
      O => \variable_2_assignment[1]_i_3__56_n_0\
    );
\variable_2_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__57_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__57_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__66_n_0\,
      O => \variable_2_assignment[1]_i_3__57_n_0\
    );
\variable_2_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__48_0\(3),
      I2 => \variable_2_assignment[1]_i_4__12_n_0\,
      I3 => \variable_2_assignment[1]_i_2__48_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__58_n_0\
    );
\variable_2_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__59_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__59_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__67_n_0\,
      O => \variable_2_assignment[1]_i_3__59_n_0\
    );
\variable_2_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__1_n_0\,
      I1 => \variable_3_assignment[1]_i_3__6_1\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__6_1\(3),
      O => \variable_2_assignment[1]_i_3__6_n_0\
    );
\variable_2_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__60_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__60_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__68_n_0\,
      O => \variable_2_assignment[1]_i_3__60_n_0\
    );
\variable_2_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__61_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__61_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__69_n_0\,
      O => \variable_2_assignment[1]_i_3__61_n_0\
    );
\variable_2_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__62_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__62_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__70_n_0\,
      O => \variable_2_assignment[1]_i_3__62_n_0\
    );
\variable_2_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__63_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__63_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__71_n_0\,
      O => \variable_2_assignment[1]_i_3__63_n_0\
    );
\variable_2_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__64_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__64_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__72_n_0\,
      O => \variable_2_assignment[1]_i_3__64_n_0\
    );
\variable_2_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__65_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__65_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__73_n_0\,
      O => \variable_2_assignment[1]_i_3__65_n_0\
    );
\variable_2_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__66_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__66_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__74_n_0\,
      O => \variable_2_assignment[1]_i_3__66_n_0\
    );
\variable_2_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__7_0\(3),
      I2 => \variable_2_assignment[1]_i_4__13_n_0\,
      I3 => \variable_2_assignment[1]_i_2__7_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__67_n_0\
    );
\variable_2_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__68_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__68_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__75_n_0\,
      O => \variable_2_assignment[1]_i_3__68_n_0\
    );
\variable_2_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__69_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__69_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__76_n_0\,
      O => \variable_2_assignment[1]_i_3__69_n_0\
    );
\variable_2_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__7_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__7_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__26_n_0\,
      O => \variable_2_assignment[1]_i_3__7_n_0\
    );
\variable_2_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__14_n_0\,
      I1 => \variable_3_assignment[1]_i_3__67_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__67_0\(3),
      O => \variable_2_assignment[1]_i_3__70_n_0\
    );
\variable_2_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__71_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__71_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__77_n_0\,
      O => \variable_2_assignment[1]_i_3__71_n_0\
    );
\variable_2_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__72_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__72_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__78_n_0\,
      O => \variable_2_assignment[1]_i_3__72_n_0\
    );
\variable_2_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__73_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__73_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__79_n_0\,
      O => \variable_2_assignment[1]_i_3__73_n_0\
    );
\variable_2_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__15_n_0\,
      I1 => \variable_3_assignment[1]_i_3__70_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__70_0\(3),
      O => \variable_2_assignment[1]_i_3__74_n_0\
    );
\variable_2_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__75_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__75_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__80_n_0\,
      O => \variable_2_assignment[1]_i_3__75_n_0\
    );
\variable_2_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__4_0\(3),
      I2 => \variable_2_assignment[1]_i_4__16_n_0\,
      I3 => \variable_2_assignment[1]_i_2__4_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__76_n_0\
    );
\variable_2_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__77_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__77_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__81_n_0\,
      O => \variable_2_assignment[1]_i_3__77_n_0\
    );
\variable_2_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__78_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__78_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__82_n_0\,
      O => \variable_2_assignment[1]_i_3__78_n_0\
    );
\variable_2_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__79_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__79_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__83_n_0\,
      O => \variable_2_assignment[1]_i_3__79_n_0\
    );
\variable_2_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__8_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__8_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__27_n_0\,
      O => \variable_2_assignment[1]_i_3__8_n_0\
    );
\variable_2_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__80_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__80_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__84_n_0\,
      O => \variable_2_assignment[1]_i_3__80_n_0\
    );
\variable_2_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__81_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__81_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__85_n_0\,
      O => \variable_2_assignment[1]_i_3__81_n_0\
    );
\variable_2_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__17_n_0\,
      I1 => \variable_3_assignment[1]_i_3__78_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__78_0\(3),
      O => \variable_2_assignment[1]_i_3__82_n_0\
    );
\variable_2_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__43_0\(3),
      I2 => \variable_2_assignment[1]_i_4__18_n_0\,
      I3 => \variable_2_assignment[1]_i_2__43_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__83_n_0\
    );
\variable_2_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__84_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__84_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__86_n_0\,
      O => \variable_2_assignment[1]_i_3__84_n_0\
    );
\variable_2_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__85_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__85_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__87_n_0\,
      O => \variable_2_assignment[1]_i_3__85_n_0\
    );
\variable_2_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__86_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__86_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__88_n_0\,
      O => \variable_2_assignment[1]_i_3__86_n_0\
    );
\variable_2_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__87_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__87_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_4__89_n_0\,
      O => \variable_2_assignment[1]_i_3__87_n_0\
    );
\variable_2_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__88_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_2_assignment[1]_i_3__88_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_2_assignment[1]_i_6_n_0\,
      O => \variable_2_assignment[1]_i_3__88_n_0\
    );
\variable_2_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_4__19_n_0\,
      I1 => \variable_3_assignment[1]_i_3__83_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__83_0\(3),
      O => \variable_2_assignment[1]_i_3__89_n_0\
    );
\variable_2_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_2__35_0\(3),
      I2 => \variable_2_assignment[1]_i_4__2_n_0\,
      I3 => \variable_2_assignment[1]_i_2__35_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_2_assignment[1]_i_3__9_n_0\
    );
\variable_2_assignment[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__39_0\(0),
      I2 => \variable_2_assignment[1]_i_2__39_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__39_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4_n_0\
    );
\variable_2_assignment[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__2_0\(0),
      I2 => \variable_3_assignment[1]_i_3__2_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__2_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__0_n_0\
    );
\variable_2_assignment[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__6_1\(0),
      I2 => \variable_3_assignment[1]_i_3__6_1\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__6_1\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__1_n_0\
    );
\variable_2_assignment[1]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__23_0\(0),
      I2 => \variable_2_assignment[1]_i_2__23_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__23_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__10_n_0\
    );
\variable_2_assignment[1]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__52_0\(0),
      I2 => \variable_2_assignment[1]_i_2__52_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__52_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__11_n_0\
    );
\variable_2_assignment[1]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__48_0\(0),
      I2 => \variable_2_assignment[1]_i_2__48_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__48_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__12_n_0\
    );
\variable_2_assignment[1]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__7_0\(0),
      I2 => \variable_2_assignment[1]_i_2__7_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__7_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__13_n_0\
    );
\variable_2_assignment[1]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__67_0\(0),
      I2 => \variable_3_assignment[1]_i_3__67_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__67_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__14_n_0\
    );
\variable_2_assignment[1]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__70_0\(0),
      I2 => \variable_3_assignment[1]_i_3__70_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__70_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__15_n_0\
    );
\variable_2_assignment[1]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__4_0\(0),
      I2 => \variable_2_assignment[1]_i_2__4_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__4_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__16_n_0\
    );
\variable_2_assignment[1]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__78_0\(0),
      I2 => \variable_3_assignment[1]_i_3__78_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__78_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__17_n_0\
    );
\variable_2_assignment[1]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__43_0\(0),
      I2 => \variable_2_assignment[1]_i_2__43_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__43_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__18_n_0\
    );
\variable_2_assignment[1]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__83_0\(0),
      I2 => \variable_3_assignment[1]_i_3__83_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__83_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__19_n_0\
    );
\variable_2_assignment[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__35_0\(0),
      I2 => \variable_2_assignment[1]_i_2__35_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__35_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__2_n_0\
    );
\variable_2_assignment[1]_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_1\(1),
      I1 => broadcast_implication_reg_0,
      I2 => \variable_3_assignment[1]_i_4__45\(2),
      O => \^implication_variable_id_reg[1]_0\
    );
\variable_2_assignment[1]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3_0\(4),
      I2 => \variable_2_assignment[1]_i_3_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__21_n_0\
    );
\variable_2_assignment[1]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__1_0\(4),
      I2 => \variable_2_assignment[1]_i_3__1_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__1_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__22_n_0\
    );
\variable_2_assignment[1]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__3_0\(4),
      I2 => \variable_2_assignment[1]_i_3__3_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__3_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__23_n_0\
    );
\variable_2_assignment[1]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__4_0\(4),
      I2 => \variable_2_assignment[1]_i_3__4_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__4_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__24_n_0\
    );
\variable_2_assignment[1]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__5_0\(4),
      I2 => \variable_2_assignment[1]_i_3__5_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__5_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__25_n_0\
    );
\variable_2_assignment[1]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__7_0\(4),
      I2 => \variable_2_assignment[1]_i_3__7_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__7_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__26_n_0\
    );
\variable_2_assignment[1]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__8_0\(4),
      I2 => \variable_2_assignment[1]_i_3__8_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__8_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__27_n_0\
    );
\variable_2_assignment[1]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__11_0\(4),
      I2 => \variable_2_assignment[1]_i_3__11_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__11_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__28_n_0\
    );
\variable_2_assignment[1]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__13_0\(4),
      I2 => \variable_2_assignment[1]_i_3__13_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__13_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__29_n_0\
    );
\variable_2_assignment[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__10_0\(0),
      I2 => \variable_3_assignment[1]_i_3__10_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__10_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__3_n_0\
    );
\variable_2_assignment[1]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__14_0\(4),
      I2 => \variable_2_assignment[1]_i_3__14_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__14_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__30_n_0\
    );
\variable_2_assignment[1]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__15_0\(4),
      I2 => \variable_2_assignment[1]_i_3__15_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__15_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__31_n_0\
    );
\variable_2_assignment[1]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__16_0\(0),
      I2 => \variable_2_assignment[1]_i_3__16_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__16_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__32_n_0\
    );
\variable_2_assignment[1]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__17_0\(4),
      I2 => \variable_2_assignment[1]_i_3__17_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__17_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__33_n_0\
    );
\variable_2_assignment[1]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__18_0\(4),
      I2 => \variable_2_assignment[1]_i_3__18_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__18_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__34_n_0\
    );
\variable_2_assignment[1]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__19_0\(4),
      I2 => \variable_2_assignment[1]_i_3__19_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__19_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__35_n_0\
    );
\variable_2_assignment[1]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__22_0\(4),
      I2 => \variable_2_assignment[1]_i_3__22_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__22_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__36_n_0\
    );
\variable_2_assignment[1]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__23_0\(4),
      I2 => \variable_2_assignment[1]_i_3__23_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__23_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__37_n_0\
    );
\variable_2_assignment[1]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__24_0\(4),
      I2 => \variable_2_assignment[1]_i_3__24_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__24_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__38_n_0\
    );
\variable_2_assignment[1]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__26_0\(0),
      I2 => \variable_2_assignment[1]_i_3__26_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__26_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__39_n_0\
    );
\variable_2_assignment[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__34_0\(0),
      I2 => \variable_2_assignment[1]_i_2__34_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__34_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__4_n_0\
    );
\variable_2_assignment[1]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__28_0\(4),
      I2 => \variable_2_assignment[1]_i_3__28_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__28_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__40_n_0\
    );
\variable_2_assignment[1]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__29_0\(4),
      I2 => \variable_2_assignment[1]_i_3__29_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__29_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__41_n_0\
    );
\variable_2_assignment[1]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__30_0\(4),
      I2 => \variable_2_assignment[1]_i_3__30_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__30_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__42_n_0\
    );
\variable_2_assignment[1]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__31_0\(4),
      I2 => \variable_2_assignment[1]_i_3__31_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__31_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__43_n_0\
    );
\variable_2_assignment[1]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__32_0\(4),
      I2 => \variable_2_assignment[1]_i_3__32_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__32_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__44_n_0\
    );
\variable_2_assignment[1]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__33_0\(4),
      I2 => \variable_2_assignment[1]_i_3__33_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__33_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__45_n_0\
    );
\variable_2_assignment[1]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__34_0\(0),
      I2 => \variable_2_assignment[1]_i_3__34_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__34_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__46_n_0\
    );
\variable_2_assignment[1]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__35_0\(4),
      I2 => \variable_2_assignment[1]_i_3__35_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__35_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__47_n_0\
    );
\variable_2_assignment[1]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__36_0\(4),
      I2 => \variable_2_assignment[1]_i_3__36_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__36_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__48_n_0\
    );
\variable_2_assignment[1]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__38_0\(4),
      I2 => \variable_2_assignment[1]_i_3__38_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__38_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__49_n_0\
    );
\variable_2_assignment[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__19_0\(0),
      I2 => \variable_3_assignment[1]_i_3__19_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__19_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__5_n_0\
    );
\variable_2_assignment[1]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__39_0\(4),
      I2 => \variable_2_assignment[1]_i_3__39_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__39_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__50_n_0\
    );
\variable_2_assignment[1]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__40_0\(4),
      I2 => \variable_2_assignment[1]_i_3__40_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__40_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__51_n_0\
    );
\variable_2_assignment[1]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__43_0\(4),
      I2 => \variable_2_assignment[1]_i_3__43_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__43_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__52_n_0\
    );
\variable_2_assignment[1]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__44_0\(4),
      I2 => \variable_2_assignment[1]_i_3__44_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__44_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__53_n_0\
    );
\variable_2_assignment[1]_i_4__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__45_0\(0),
      I2 => \variable_2_assignment[1]_i_3__45_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__45_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__54_n_0\
    );
\variable_2_assignment[1]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__46_0\(4),
      I2 => \variable_2_assignment[1]_i_3__46_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__46_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__55_n_0\
    );
\variable_2_assignment[1]_i_4__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__47_0\(4),
      I2 => \variable_2_assignment[1]_i_3__47_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__47_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__56_n_0\
    );
\variable_2_assignment[1]_i_4__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__48_0\(4),
      I2 => \variable_2_assignment[1]_i_3__48_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__48_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__57_n_0\
    );
\variable_2_assignment[1]_i_4__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__49_0\(4),
      I2 => \variable_2_assignment[1]_i_3__49_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__49_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__58_n_0\
    );
\variable_2_assignment[1]_i_4__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__50_0\(4),
      I2 => \variable_2_assignment[1]_i_3__50_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__50_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__59_n_0\
    );
\variable_2_assignment[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__28_0\(0),
      I2 => \variable_2_assignment[1]_i_2__28_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__28_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__6_n_0\
    );
\variable_2_assignment[1]_i_4__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__51_0\(4),
      I2 => \variable_2_assignment[1]_i_3__51_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__51_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__60_n_0\
    );
\variable_2_assignment[1]_i_4__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__52_0\(4),
      I2 => \variable_2_assignment[1]_i_3__52_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__52_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__61_n_0\
    );
\variable_2_assignment[1]_i_4__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__53_0\(4),
      I2 => \variable_2_assignment[1]_i_3__53_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__53_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__62_n_0\
    );
\variable_2_assignment[1]_i_4__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__54_0\(0),
      I2 => \variable_2_assignment[1]_i_3__54_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__54_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__63_n_0\
    );
\variable_2_assignment[1]_i_4__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__55_0\(4),
      I2 => \variable_2_assignment[1]_i_3__55_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__55_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__64_n_0\
    );
\variable_2_assignment[1]_i_4__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__56_0\(4),
      I2 => \variable_2_assignment[1]_i_3__56_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__56_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__65_n_0\
    );
\variable_2_assignment[1]_i_4__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__57_0\(4),
      I2 => \variable_2_assignment[1]_i_3__57_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__57_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__66_n_0\
    );
\variable_2_assignment[1]_i_4__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__59_0\(4),
      I2 => \variable_2_assignment[1]_i_3__59_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__59_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__67_n_0\
    );
\variable_2_assignment[1]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__60_0\(0),
      I2 => \variable_2_assignment[1]_i_3__60_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__60_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__68_n_0\
    );
\variable_2_assignment[1]_i_4__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__61_0\(4),
      I2 => \variable_2_assignment[1]_i_3__61_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__61_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__69_n_0\
    );
\variable_2_assignment[1]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__24_0\(0),
      I2 => \variable_3_assignment[1]_i_3__24_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__24_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__7_n_0\
    );
\variable_2_assignment[1]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__62_0\(4),
      I2 => \variable_2_assignment[1]_i_3__62_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__62_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__70_n_0\
    );
\variable_2_assignment[1]_i_4__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__63_0\(4),
      I2 => \variable_2_assignment[1]_i_3__63_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__63_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__71_n_0\
    );
\variable_2_assignment[1]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__64_0\(4),
      I2 => \variable_2_assignment[1]_i_3__64_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__64_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__72_n_0\
    );
\variable_2_assignment[1]_i_4__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__65_0\(4),
      I2 => \variable_2_assignment[1]_i_3__65_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__65_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__73_n_0\
    );
\variable_2_assignment[1]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__66_0\(0),
      I2 => \variable_2_assignment[1]_i_3__66_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__66_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__74_n_0\
    );
\variable_2_assignment[1]_i_4__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__68_0\(0),
      I2 => \variable_2_assignment[1]_i_3__68_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__68_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__75_n_0\
    );
\variable_2_assignment[1]_i_4__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_3__69_0\(3),
      I2 => \variable_2_assignment[1]_i_3__69_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__69_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__76_n_0\
    );
\variable_2_assignment[1]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__71_0\(4),
      I2 => \variable_2_assignment[1]_i_3__71_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__71_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__77_n_0\
    );
\variable_2_assignment[1]_i_4__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__72_0\(4),
      I2 => \variable_2_assignment[1]_i_3__72_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__72_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__78_n_0\
    );
\variable_2_assignment[1]_i_4__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__73_0\(4),
      I2 => \variable_2_assignment[1]_i_3__73_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__73_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__79_n_0\
    );
\variable_2_assignment[1]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__61_0\(0),
      I2 => \variable_2_assignment[1]_i_2__61_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__61_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__8_n_0\
    );
\variable_2_assignment[1]_i_4__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__75_0\(4),
      I2 => \variable_2_assignment[1]_i_3__75_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__75_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__80_n_0\
    );
\variable_2_assignment[1]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__77_0\(0),
      I2 => \variable_2_assignment[1]_i_3__77_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__77_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__81_n_0\
    );
\variable_2_assignment[1]_i_4__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__78_0\(4),
      I2 => \variable_2_assignment[1]_i_3__78_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__78_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__82_n_0\
    );
\variable_2_assignment[1]_i_4__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__79_0\(0),
      I2 => \variable_2_assignment[1]_i_3__79_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__79_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__83_n_0\
    );
\variable_2_assignment[1]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__80_0\(4),
      I2 => \variable_2_assignment[1]_i_3__80_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__80_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__84_n_0\
    );
\variable_2_assignment[1]_i_4__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__81_0\(0),
      I2 => \variable_2_assignment[1]_i_3__81_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__81_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__85_n_0\
    );
\variable_2_assignment[1]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__84_0\(4),
      I2 => \variable_2_assignment[1]_i_3__84_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__84_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__86_n_0\
    );
\variable_2_assignment[1]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__85_0\(4),
      I2 => \variable_2_assignment[1]_i_3__85_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__85_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__87_n_0\
    );
\variable_2_assignment[1]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_3__86_0\(0),
      I2 => \variable_2_assignment[1]_i_3__86_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__86_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_2_assignment[1]_i_4__88_n_0\
    );
\variable_2_assignment[1]_i_4__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_2_assignment[1]_i_3__87_0\(4),
      I2 => \variable_2_assignment[1]_i_3__87_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_2_assignment[1]_i_3__87_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_4__89_n_0\
    );
\variable_2_assignment[1]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_2_assignment[1]_i_2__24_0\(0),
      I2 => \variable_2_assignment[1]_i_2__24_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_2__24_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_2_assignment[1]_i_4__9_n_0\
    );
\variable_2_assignment[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_1\(2),
      I1 => broadcast_implication_reg_0,
      I2 => \variable_3_assignment[1]_i_4__45\(3),
      O => \^implication_variable_id_reg[2]_0\
    );
\variable_2_assignment[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_2_assignment[1]_i_3__88_0\(3),
      I2 => \variable_2_assignment[1]_i_3__88_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_2_assignment[1]_i_3__88_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_2_assignment[1]_i_6_n_0\
    );
\variable_3_assignment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_3\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_213\,
      O => \implication_assignment_reg[0]_0\
    );
\variable_3_assignment[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_4\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_6\,
      O => \implication_assignment_reg[0]_3\
    );
\variable_3_assignment[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_5\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_211\,
      O => \implication_assignment_reg[0]_6\
    );
\variable_3_assignment[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_14\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_203\,
      O => \implication_assignment_reg[0]_33\
    );
\variable_3_assignment[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_15\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_112\,
      O => \implication_assignment_reg[0]_36\
    );
\variable_3_assignment[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_16\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_19\,
      O => \implication_assignment_reg[0]_39\
    );
\variable_3_assignment[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_17\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_18\,
      O => \implication_assignment_reg[0]_42\
    );
\variable_3_assignment[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_18\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_17\,
      O => \implication_assignment_reg[0]_45\
    );
\variable_3_assignment[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_19\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_16\,
      O => \implication_assignment_reg[0]_48\
    );
\variable_3_assignment[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_20\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_27\,
      O => \implication_assignment_reg[0]_51\
    );
\variable_3_assignment[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_21\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_26\,
      O => \implication_assignment_reg[0]_54\
    );
\variable_3_assignment[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_22\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_25\,
      O => \implication_assignment_reg[0]_57\
    );
\variable_3_assignment[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_23\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_24\,
      O => \implication_assignment_reg[0]_60\
    );
\variable_3_assignment[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_6\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_209\,
      O => \implication_assignment_reg[0]_9\
    );
\variable_3_assignment[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_24\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_201\,
      O => \implication_assignment_reg[0]_63\
    );
\variable_3_assignment[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_25\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_2\,
      O => \implication_assignment_reg[0]_66\
    );
\variable_3_assignment[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_26\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_199\,
      O => \implication_assignment_reg[0]_69\
    );
\variable_3_assignment[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_27\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_197\,
      O => \implication_assignment_reg[0]_72\
    );
\variable_3_assignment[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_28\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_92\,
      O => \implication_assignment_reg[0]_75\
    );
\variable_3_assignment[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_29\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_195\,
      O => \implication_assignment_reg[0]_78\
    );
\variable_3_assignment[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_30\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_15\,
      O => \implication_assignment_reg[0]_81\
    );
\variable_3_assignment[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_31\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_14\,
      O => \implication_assignment_reg[0]_84\
    );
\variable_3_assignment[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_32\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_13\,
      O => \implication_assignment_reg[0]_87\
    );
\variable_3_assignment[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_33\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_12\,
      O => \implication_assignment_reg[0]_90\
    );
\variable_3_assignment[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_7\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_5\,
      O => \implication_assignment_reg[0]_12\
    );
\variable_3_assignment[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_35\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_193\,
      O => \implication_assignment_reg[0]_rep_2\
    );
\variable_3_assignment[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_36\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_1\,
      O => \implication_assignment_reg[0]_rep_5\
    );
\variable_3_assignment[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_37\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_11\,
      O => \implication_assignment_reg[0]_rep_8\
    );
\variable_3_assignment[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_38\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_10\,
      O => \implication_assignment_reg[0]_rep_11\
    );
\variable_3_assignment[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_39\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_9\,
      O => \implication_assignment_reg[0]_rep_14\
    );
\variable_3_assignment[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_40\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_8\,
      O => \implication_assignment_reg[0]_rep_17\
    );
\variable_3_assignment[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_41\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_78\,
      O => \implication_assignment_reg[0]_rep_20\
    );
\variable_3_assignment[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_42\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_7\,
      O => \implication_assignment_reg[0]_rep_23\
    );
\variable_3_assignment[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_43\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_75\,
      O => \implication_assignment_reg[0]_rep_26\
    );
\variable_3_assignment[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_44\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_6\,
      O => \implication_assignment_reg[0]_rep_29\
    );
\variable_3_assignment[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_8\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_21\,
      O => \implication_assignment_reg[0]_15\
    );
\variable_3_assignment[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_45\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_191\,
      O => \implication_assignment_reg[0]_rep_32\
    );
\variable_3_assignment[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_46\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_0\,
      O => \implication_assignment_reg[0]_rep_35\
    );
\variable_3_assignment[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_47\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_5\,
      O => \implication_assignment_reg[0]_rep_38\
    );
\variable_3_assignment[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_48\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_4\,
      O => \implication_assignment_reg[0]_rep_41\
    );
\variable_3_assignment[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_49\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_23\,
      O => \implication_assignment_reg[0]_rep_44\
    );
\variable_3_assignment[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_50\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_22\,
      O => \implication_assignment_reg[0]_rep_47\
    );
\variable_3_assignment[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_51\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_189\,
      O => \implication_assignment_reg[0]_rep_50\
    );
\variable_3_assignment[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_52\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_187\,
      O => \implication_assignment_reg[0]_rep_53\
    );
\variable_3_assignment[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_53\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_21\,
      O => \implication_assignment_reg[0]_rep_56\
    );
\variable_3_assignment[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_54\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_20\,
      O => \implication_assignment_reg[0]_rep_59\
    );
\variable_3_assignment[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_9\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_20\,
      O => \implication_assignment_reg[0]_18\
    );
\variable_3_assignment[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_55\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_185\,
      O => \implication_assignment_reg[0]_rep_62\
    );
\variable_3_assignment[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_56\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep\,
      O => \implication_assignment_reg[0]_rep_65\
    );
\variable_3_assignment[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_57\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_3\,
      O => \implication_assignment_reg[0]_rep_68\
    );
\variable_3_assignment[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_3_assignment[1]_i_4__45\(0),
      I3 => \variable_3_assignment_reg[0]_58\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_183\,
      O => \implication_assignment_reg[0]_rep_71\
    );
\variable_3_assignment[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_59\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_19\,
      O => \implication_assignment_reg[0]_rep_74\
    );
\variable_3_assignment[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_60\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_18\,
      O => \implication_assignment_reg[0]_rep_77\
    );
\variable_3_assignment[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_61\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_17\,
      O => \implication_assignment_reg[0]_rep_80\
    );
\variable_3_assignment[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_62\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_16\,
      O => \implication_assignment_reg[0]_rep_83\
    );
\variable_3_assignment[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_63\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_15\,
      O => \implication_assignment_reg[0]_rep_86\
    );
\variable_3_assignment[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_64\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_14\,
      O => \implication_assignment_reg[0]_rep_89\
    );
\variable_3_assignment[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_10\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_207\,
      O => \implication_assignment_reg[0]_21\
    );
\variable_3_assignment[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_65\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_13\,
      O => \implication_assignment_reg[0]_rep__0_1\
    );
\variable_3_assignment[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_66\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_12\,
      O => \implication_assignment_reg[0]_rep__0_4\
    );
\variable_3_assignment[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_67\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_11\,
      O => \implication_assignment_reg[0]_rep__0_7\
    );
\variable_3_assignment[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_68\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_10\,
      O => \implication_assignment_reg[0]_rep__0_10\
    );
\variable_3_assignment[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_69\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_9\,
      O => \implication_assignment_reg[0]_rep__0_13\
    );
\variable_3_assignment[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => \variable_3_assignment_reg[0]_34\,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_70\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_8\,
      O => \implication_assignment_reg[0]_rep__0_16\
    );
\variable_3_assignment[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_71\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_7\,
      O => \implication_assignment_reg[0]_rep__0_19\
    );
\variable_3_assignment[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_1_assignment_reg[0]_22\,
      I3 => \variable_3_assignment_reg[0]_72\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_6\,
      O => \implication_assignment_reg[0]_rep__0_22\
    );
\variable_3_assignment[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_73\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_181\,
      O => \implication_assignment_reg[0]_rep__0_25\
    );
\variable_3_assignment[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_74\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_2\,
      O => \implication_assignment_reg[0]_rep__0_28\
    );
\variable_3_assignment[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_11\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_4\,
      O => \implication_assignment_reg[0]_24\
    );
\variable_3_assignment[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_75\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_179\,
      O => \implication_assignment_reg[0]_rep__0_31\
    );
\variable_3_assignment[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_76\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_1\,
      O => \implication_assignment_reg[0]_rep__0_34\
    );
\variable_3_assignment[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_77\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_24\,
      O => \implication_assignment_reg[0]_rep__0_37\
    );
\variable_3_assignment[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_78\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_5\,
      O => \implication_assignment_reg[0]_rep__0_40\
    );
\variable_3_assignment[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_79\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_177\,
      O => \implication_assignment_reg[0]_rep__0_43\
    );
\variable_3_assignment[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_80\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_136\,
      O => \implication_assignment_reg[0]_rep__0_46\
    );
\variable_3_assignment[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_81\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_4\,
      O => \implication_assignment_reg[0]_rep__0_49\
    );
\variable_3_assignment[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_82\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_3\,
      O => \implication_assignment_reg[0]_rep__0_52\
    );
\variable_3_assignment[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_83\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_175\,
      O => \implication_assignment_reg[0]_rep__0_55\
    );
\variable_3_assignment[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_84\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0_0\,
      O => \implication_assignment_reg[0]_rep__0_58\
    );
\variable_3_assignment[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_12\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_205\,
      O => \implication_assignment_reg[0]_27\
    );
\variable_3_assignment[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_85\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_2\,
      O => \implication_assignment_reg[0]_rep__0_61\
    );
\variable_3_assignment[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_86\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_1\,
      O => \implication_assignment_reg[0]_rep__0_64\
    );
\variable_3_assignment[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_87\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_173\,
      O => \implication_assignment_reg[0]_rep__0_67\
    );
\variable_3_assignment[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_88\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__0\,
      O => \implication_assignment_reg[0]_rep__0_70\
    );
\variable_3_assignment[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_89\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1_0\,
      O => \implication_assignment_reg[0]_rep__0_73\
    );
\variable_3_assignment[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_90\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_5\,
      O => \implication_assignment_reg[0]_rep__0_76\
    );
\variable_3_assignment[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_91\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep__1\,
      O => \implication_assignment_reg[0]_rep__0_79\
    );
\variable_3_assignment[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_92\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_3\,
      O => \implication_assignment_reg[0]_rep__0_82\
    );
\variable_3_assignment[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_93\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_171\,
      O => \implication_assignment_reg[0]_rep__0_85\
    );
\variable_3_assignment[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \implication_assignment_reg[0]_rep__0_n_0\,
      I1 => broadcast_implication_reg_0,
      I2 => \variable_2_assignment_reg[0]_69\,
      I3 => \variable_3_assignment_reg[0]_94\,
      I4 => s01_axi_aresetn,
      I5 => \^s01_axi_aresetn_169\,
      O => \implication_assignment_reg[0]_rep__0_88\
    );
\variable_3_assignment[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B80000FF00FF00"
    )
        port map (
      I0 => \^chosen_implication_assignment\,
      I1 => \variable_2_assignment_reg[0]\,
      I2 => \variable_2_assignment_reg[0]_0\,
      I3 => \variable_3_assignment_reg[0]_13\,
      I4 => s01_axi_aresetn,
      I5 => \^fsm_sequential_state_reg[1]_rep_3\,
      O => \implication_assignment_reg[0]_30\
    );
\variable_3_assignment[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_3__84_n_0\,
      I1 => \variable_1_assignment[1]_i_3__87_n_0\,
      I2 => \variable_2_assignment[1]_i_3__87_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_3\
    );
\variable_3_assignment[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_3__85_n_0\,
      I1 => \variable_1_assignment[1]_i_3__85_n_0\,
      I2 => \variable_2_assignment[1]_i_3__85_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_5\
    );
\variable_3_assignment[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_3__86_n_0\,
      I1 => \variable_1_assignment[1]_i_3__72_n_0\,
      I2 => \variable_2_assignment[1]_i_3__72_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_24\
    );
\variable_3_assignment[1]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__77_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_1\
    );
\variable_3_assignment[1]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__76_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_2\
    );
\variable_3_assignment[1]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__75_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_0\
    );
\variable_3_assignment[1]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__73_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_3\
    );
\variable_3_assignment[1]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__72_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_4\
    );
\variable_3_assignment[1]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__69_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_5\
    );
\variable_3_assignment[1]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__68_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_1\
    );
\variable_3_assignment[1]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__66_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_2\
    );
\variable_3_assignment[1]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__64_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_6\
    );
\variable_3_assignment[1]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__63_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_7\
    );
\variable_3_assignment[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_3__87_n_0\,
      I1 => \variable_1_assignment[1]_i_3__38_n_0\,
      I2 => \variable_2_assignment[1]_i_3__38_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_75\
    );
\variable_3_assignment[1]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__62_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_8\
    );
\variable_3_assignment[1]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__61_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_9\
    );
\variable_3_assignment[1]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__60_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_10\
    );
\variable_3_assignment[1]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__59_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_11\
    );
\variable_3_assignment[1]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__58_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_12\
    );
\variable_3_assignment[1]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__57_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_13\
    );
\variable_3_assignment[1]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__56_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_14\
    );
\variable_3_assignment[1]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__55_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_15\
    );
\variable_3_assignment[1]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__54_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_16\
    );
\variable_3_assignment[1]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__53_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_17\
    );
\variable_3_assignment[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_3__88_n_0\,
      I1 => \variable_1_assignment[1]_i_3__36_n_0\,
      I2 => \variable_2_assignment[1]_i_3__36_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_78\
    );
\variable_3_assignment[1]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__52_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_18\
    );
\variable_3_assignment[1]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F1F0F0F"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => s01_axi_aresetn,
      I3 => \state__0\(2),
      I4 => \variable_3_assignment[1]_i_3__51_n_0\,
      O => \^fsm_sequential_state_reg[1]_rep__1_19\
    );
\variable_3_assignment[1]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__49_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_3\
    );
\variable_3_assignment[1]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__48_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep\
    );
\variable_3_assignment[1]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__46_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_20\
    );
\variable_3_assignment[1]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5100FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__45_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_21\
    );
\variable_3_assignment[1]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__42_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_22\
    );
\variable_3_assignment[1]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__41_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_23\
    );
\variable_3_assignment[1]_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__40_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_4\
    );
\variable_3_assignment[1]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__39_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_5\
    );
\variable_3_assignment[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__24_n_0\,
      I1 => \variable_1_assignment_reg[0]\,
      I2 => \variable_1_assignment[1]_i_3__24_n_0\,
      I3 => \variable_3_assignment[1]_i_3__23_n_0\,
      I4 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_92\
    );
\variable_3_assignment[1]_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__38_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_0\
    );
\variable_3_assignment[1]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__36_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_6\
    );
\variable_3_assignment[1]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__35_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_7\
    );
\variable_3_assignment[1]_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5100FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__34_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_8\
    );
\variable_3_assignment[1]_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__33_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_9\
    );
\variable_3_assignment[1]_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__32_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_10\
    );
\variable_3_assignment[1]_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__31_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_11\
    );
\variable_3_assignment[1]_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5100FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__30_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_1\
    );
\variable_3_assignment[1]_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__28_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_12\
    );
\variable_3_assignment[1]_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__27_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_13\
    );
\variable_3_assignment[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_3__89_n_0\,
      I1 => \variable_1_assignment[1]_i_3__11_n_0\,
      I2 => \variable_2_assignment[1]_i_3__11_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_112\
    );
\variable_3_assignment[1]_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__26_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_14\
    );
\variable_3_assignment[1]_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__25_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_15\
    );
\variable_3_assignment[1]_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__20_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_2\
    );
\variable_3_assignment[1]_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__18_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_24\
    );
\variable_3_assignment[1]_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__17_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_25\
    );
\variable_3_assignment[1]_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__16_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_26\
    );
\variable_3_assignment[1]_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__15_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_27\
    );
\variable_3_assignment[1]_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__14_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_16\
    );
\variable_3_assignment[1]_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__13_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_17\
    );
\variable_3_assignment[1]_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__12_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_18\
    );
\variable_3_assignment[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__75_n_0\,
      I1 => \variable_3_assignment[1]_i_3__71_n_0\,
      I2 => \variable_2_assignment[1]_i_3__75_n_0\,
      I3 => \variable_1_assignment_reg[0]\,
      I4 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_136\
    );
\variable_3_assignment[1]_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__11_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_19\
    );
\variable_3_assignment[1]_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__9_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_3\
    );
\variable_3_assignment[1]_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__7_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_4\
    );
\variable_3_assignment[1]_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5100FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__5_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_20\
    );
\variable_3_assignment[1]_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__4_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0_21\
    );
\variable_3_assignment[1]_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__3_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_5\
    );
\variable_3_assignment[1]_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => broadcast_implication_reg,
      I1 => implication_valid_o_reg,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__0_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep_6\
    );
\variable_3_assignment[1]_i_2__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_4__16_n_0\,
      I2 => \variable_3_assignment[1]_i_3__83_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_169\
    );
\variable_3_assignment[1]_i_2__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__88_n_0\,
      I2 => \variable_3_assignment[1]_i_3__82_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_171\
    );
\variable_3_assignment[1]_i_2__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__82_n_0\,
      I2 => \variable_3_assignment[1]_i_3__78_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_173\
    );
\variable_3_assignment[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0051FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__81_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1\
    );
\variable_3_assignment[1]_i_2__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__78_n_0\,
      I2 => \variable_3_assignment[1]_i_3__74_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_175\
    );
\variable_3_assignment[1]_i_2__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__74_n_0\,
      I2 => \variable_3_assignment[1]_i_3__70_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_177\
    );
\variable_3_assignment[1]_i_2__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__70_n_0\,
      I2 => \variable_3_assignment[1]_i_3__67_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_179\
    );
\variable_3_assignment[1]_i_2__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__68_n_0\,
      I2 => \variable_3_assignment[1]_i_3__65_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_181\
    );
\variable_3_assignment[1]_i_2__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__53_n_0\,
      I2 => \variable_3_assignment[1]_i_3__50_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_183\
    );
\variable_3_assignment[1]_i_2__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__50_n_0\,
      I2 => \variable_3_assignment[1]_i_3__47_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_185\
    );
\variable_3_assignment[1]_i_2__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__47_n_0\,
      I2 => \variable_3_assignment[1]_i_3__44_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_187\
    );
\variable_3_assignment[1]_i_2__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__46_n_0\,
      I2 => \variable_3_assignment[1]_i_3__43_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_189\
    );
\variable_3_assignment[1]_i_2__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__40_n_0\,
      I2 => \variable_3_assignment[1]_i_3__37_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_191\
    );
\variable_3_assignment[1]_i_2__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__30_n_0\,
      I2 => \variable_3_assignment[1]_i_3__29_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_193\
    );
\variable_3_assignment[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5100FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]\,
      I1 => \variable_3_assignment_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__80_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__1_0\
    );
\variable_3_assignment[1]_i_2__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__25_n_0\,
      I2 => \variable_3_assignment[1]_i_3__24_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_195\
    );
\variable_3_assignment[1]_i_2__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__23_n_0\,
      I2 => \variable_3_assignment[1]_i_3__22_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_197\
    );
\variable_3_assignment[1]_i_2__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__22_n_0\,
      I2 => \variable_3_assignment[1]_i_3__21_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_199\
    );
\variable_3_assignment[1]_i_2__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__20_n_0\,
      I2 => \variable_3_assignment[1]_i_3__19_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_201\
    );
\variable_3_assignment[1]_i_2__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__10_n_0\,
      I2 => \variable_3_assignment[1]_i_3__10_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_203\
    );
\variable_3_assignment[1]_i_2__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__8_n_0\,
      I2 => \variable_3_assignment[1]_i_3__8_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_205\
    );
\variable_3_assignment[1]_i_2__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__6_n_0\,
      I2 => \variable_3_assignment[1]_i_3__6_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_207\
    );
\variable_3_assignment[1]_i_2__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__2_n_0\,
      I2 => \variable_3_assignment[1]_i_3__2_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_209\
    );
\variable_3_assignment[1]_i_2__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3__1_n_0\,
      I2 => \variable_3_assignment[1]_i_3__1_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_211\
    );
\variable_3_assignment[1]_i_2__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \variable_1_assignment_reg[0]\,
      I1 => \variable_1_assignment[1]_i_3_n_0\,
      I2 => \variable_3_assignment[1]_i_3_n_0\,
      I3 => s01_axi_aresetn,
      O => \^s01_axi_aresetn_213\
    );
\variable_3_assignment[1]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5100FFFF"
    )
        port map (
      I0 => \variable_3_assignment_reg[0]_1\,
      I1 => \variable_3_assignment_reg[0]_2\,
      I2 => \state__0\(2),
      I3 => \variable_3_assignment[1]_i_3__79_n_0\,
      I4 => s01_axi_aresetn,
      O => \^fsm_sequential_state_reg[1]_rep__0\
    );
\variable_3_assignment[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__89_0\(4),
      I3 => \variable_3_assignment[1]_i_4_n_0\,
      I4 => \variable_3_assignment[1]_i_2__89_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3_n_0\
    );
\variable_3_assignment[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__0_n_0\,
      I1 => \variable_3_assignment[1]_i_4__0_n_0\,
      I2 => \variable_2_assignment[1]_i_3__0_n_0\,
      O => \variable_3_assignment[1]_i_3__0_n_0\
    );
\variable_3_assignment[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__1_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__88_0\(4),
      I3 => \variable_3_assignment[1]_i_4__1_n_0\,
      I4 => \variable_3_assignment[1]_i_2__88_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__1_n_0\
    );
\variable_3_assignment[1]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__10_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__84_0\(4),
      I3 => \variable_3_assignment[1]_i_4__10_n_0\,
      I4 => \variable_3_assignment[1]_i_2__84_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__10_n_0\
    );
\variable_3_assignment[1]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__12_n_0\,
      I1 => \variable_3_assignment[1]_i_4__12_n_0\,
      I2 => \variable_2_assignment[1]_i_3__12_n_0\,
      O => \variable_3_assignment[1]_i_3__11_n_0\
    );
\variable_3_assignment[1]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__13_n_0\,
      I1 => \variable_3_assignment[1]_i_4__13_n_0\,
      I2 => \variable_2_assignment[1]_i_3__13_n_0\,
      O => \variable_3_assignment[1]_i_3__12_n_0\
    );
\variable_3_assignment[1]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__14_n_0\,
      I1 => \variable_3_assignment[1]_i_4__14_n_0\,
      I2 => \variable_2_assignment[1]_i_3__14_n_0\,
      O => \variable_3_assignment[1]_i_3__13_n_0\
    );
\variable_3_assignment[1]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__15_n_0\,
      I1 => \variable_3_assignment[1]_i_2__57_0\,
      I2 => \variable_2_assignment[1]_i_3__15_n_0\,
      O => \variable_3_assignment[1]_i_3__14_n_0\
    );
\variable_3_assignment[1]_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__16_n_0\,
      I1 => \variable_3_assignment[1]_i_4__16_n_0\,
      I2 => \variable_2_assignment[1]_i_3__16_n_0\,
      O => \variable_3_assignment[1]_i_3__15_n_0\
    );
\variable_3_assignment[1]_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__17_n_0\,
      I1 => \variable_3_assignment[1]_i_4__17_n_0\,
      I2 => \variable_2_assignment[1]_i_3__17_n_0\,
      O => \variable_3_assignment[1]_i_3__16_n_0\
    );
\variable_3_assignment[1]_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__18_n_0\,
      I1 => \variable_3_assignment[1]_i_4__18_n_0\,
      I2 => \variable_2_assignment[1]_i_3__18_n_0\,
      O => \variable_3_assignment[1]_i_3__17_n_0\
    );
\variable_3_assignment[1]_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__19_n_0\,
      I1 => \variable_3_assignment[1]_i_4__19_n_0\,
      I2 => \variable_2_assignment[1]_i_3__19_n_0\,
      O => \variable_3_assignment[1]_i_3__18_n_0\
    );
\variable_3_assignment[1]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__20_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__83_0\(4),
      I3 => \variable_3_assignment[1]_i_4__20_n_0\,
      I4 => \variable_3_assignment[1]_i_2__83_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__19_n_0\
    );
\variable_3_assignment[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__2_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__87_0\(4),
      I3 => \variable_3_assignment[1]_i_4__2_n_0\,
      I4 => \variable_3_assignment[1]_i_2__87_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__2_n_0\
    );
\variable_3_assignment[1]_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__21_n_0\,
      I1 => \variable_3_assignment[1]_i_4__21_n_0\,
      I2 => \variable_2_assignment[1]_i_3__21_n_0\,
      O => \variable_3_assignment[1]_i_3__20_n_0\
    );
\variable_3_assignment[1]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__22_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__82_0\(4),
      I3 => \variable_3_assignment[1]_i_4__22_n_0\,
      I4 => \variable_3_assignment[1]_i_2__82_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__21_n_0\
    );
\variable_3_assignment[1]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__23_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__81_0\(4),
      I3 => \variable_3_assignment[1]_i_4__23_n_0\,
      I4 => \variable_3_assignment[1]_i_2__81_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__22_n_0\
    );
\variable_3_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_2__4_0\(3),
      I2 => \variable_3_assignment[1]_i_4__24_n_0\,
      I3 => \variable_3_assignment[1]_i_2__4_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_3__23_n_0\
    );
\variable_3_assignment[1]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__25_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__80_0\(4),
      I3 => \variable_3_assignment[1]_i_4__25_n_0\,
      I4 => \variable_3_assignment[1]_i_2__80_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__24_n_0\
    );
\variable_3_assignment[1]_i_3__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__26_n_0\,
      I1 => \variable_3_assignment[1]_i_4__26_n_0\,
      I2 => \variable_2_assignment[1]_i_3__26_n_0\,
      O => \variable_3_assignment[1]_i_3__25_n_0\
    );
\variable_3_assignment[1]_i_3__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__27_n_0\,
      I1 => \variable_2_assignment[1]_i_3__27_n_0\,
      I2 => \variable_3_assignment[1]_i_4__27_n_0\,
      O => \variable_3_assignment[1]_i_3__26_n_0\
    );
\variable_3_assignment[1]_i_3__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__28_n_0\,
      I1 => \variable_3_assignment[1]_i_4__28_n_0\,
      I2 => \variable_2_assignment[1]_i_3__28_n_0\,
      O => \variable_3_assignment[1]_i_3__27_n_0\
    );
\variable_3_assignment[1]_i_3__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__29_n_0\,
      I1 => \variable_3_assignment[1]_i_4__29_n_0\,
      I2 => \variable_2_assignment[1]_i_3__29_n_0\,
      O => \variable_3_assignment[1]_i_3__28_n_0\
    );
\variable_3_assignment[1]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__30_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__79_0\(4),
      I3 => \variable_3_assignment[1]_i_4__30_n_0\,
      I4 => \variable_3_assignment[1]_i_2__79_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__29_n_0\
    );
\variable_3_assignment[1]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__3_n_0\,
      I1 => \variable_3_assignment[1]_i_4__3_n_0\,
      I2 => \variable_2_assignment[1]_i_3__3_n_0\,
      O => \variable_3_assignment[1]_i_3__3_n_0\
    );
\variable_3_assignment[1]_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__31_n_0\,
      I1 => \variable_2_assignment[1]_i_3__31_n_0\,
      I2 => \variable_1_assignment[1]_i_3__31_n_0\,
      O => \variable_3_assignment[1]_i_3__30_n_0\
    );
\variable_3_assignment[1]_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__32_n_0\,
      I1 => \variable_3_assignment[1]_i_4__32_n_0\,
      I2 => \variable_2_assignment[1]_i_3__32_n_0\,
      O => \variable_3_assignment[1]_i_3__31_n_0\
    );
\variable_3_assignment[1]_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__33_n_0\,
      I1 => \variable_3_assignment[1]_i_4__33_n_0\,
      I2 => \variable_2_assignment[1]_i_3__33_n_0\,
      O => \variable_3_assignment[1]_i_3__32_n_0\
    );
\variable_3_assignment[1]_i_3__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__34_n_0\,
      I1 => \variable_3_assignment[1]_i_4__34_n_0\,
      I2 => \variable_2_assignment[1]_i_3__34_n_0\,
      O => \variable_3_assignment[1]_i_3__33_n_0\
    );
\variable_3_assignment[1]_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__35_n_0\,
      I1 => \variable_2_assignment[1]_i_3__35_n_0\,
      I2 => \variable_1_assignment[1]_i_3__35_n_0\,
      O => \variable_3_assignment[1]_i_3__34_n_0\
    );
\variable_3_assignment[1]_i_3__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__37_n_0\,
      I1 => \variable_3_assignment[1]_i_4__37_n_0\,
      I2 => \variable_2_assignment[1]_i_3__37_n_0\,
      O => \variable_3_assignment[1]_i_3__35_n_0\
    );
\variable_3_assignment[1]_i_3__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__39_n_0\,
      I1 => \variable_3_assignment[1]_i_4__39_n_0\,
      I2 => \variable_2_assignment[1]_i_3__39_n_0\,
      O => \variable_3_assignment[1]_i_3__36_n_0\
    );
\variable_3_assignment[1]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__40_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__78_0\(4),
      I3 => \variable_3_assignment[1]_i_4__40_n_0\,
      I4 => \variable_3_assignment[1]_i_2__78_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__37_n_0\
    );
\variable_3_assignment[1]_i_3__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__41_n_0\,
      I1 => \variable_3_assignment[1]_i_4__41_n_0\,
      I2 => \variable_2_assignment[1]_i_3__41_n_0\,
      O => \variable_3_assignment[1]_i_3__38_n_0\
    );
\variable_3_assignment[1]_i_3__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__42_n_0\,
      I1 => \variable_3_assignment[1]_i_2__39_0\,
      I2 => \variable_2_assignment[1]_i_3__42_n_0\,
      O => \variable_3_assignment[1]_i_3__39_n_0\
    );
\variable_3_assignment[1]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__4_n_0\,
      I1 => \variable_3_assignment[1]_i_4__4_n_0\,
      I2 => \variable_2_assignment[1]_i_3__4_n_0\,
      O => \variable_3_assignment[1]_i_3__4_n_0\
    );
\variable_3_assignment[1]_i_3__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__43_n_0\,
      I1 => \variable_3_assignment[1]_i_4__43_n_0\,
      I2 => \variable_2_assignment[1]_i_3__43_n_0\,
      O => \variable_3_assignment[1]_i_3__40_n_0\
    );
\variable_3_assignment[1]_i_3__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__44_n_0\,
      I1 => \variable_3_assignment[1]_i_4__44_n_0\,
      I2 => \variable_2_assignment[1]_i_3__44_n_0\,
      O => \variable_3_assignment[1]_i_3__41_n_0\
    );
\variable_3_assignment[1]_i_3__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__45_n_0\,
      I1 => \variable_3_assignment[1]_i_2__36_0\,
      I2 => \variable_2_assignment[1]_i_3__45_n_0\,
      O => \variable_3_assignment[1]_i_3__42_n_0\
    );
\variable_3_assignment[1]_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__46_n_0\,
      I1 => \variable_3_assignment[1]_i_4__46_n_0\,
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \variable_3_assignment[1]_i_2__77_0\(4),
      I4 => \^implication_variable_id_reg[2]_0\,
      I5 => \variable_3_assignment[1]_i_2__77_0\(2),
      O => \variable_3_assignment[1]_i_3__43_n_0\
    );
\variable_3_assignment[1]_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__47_n_0\,
      I1 => \variable_3_assignment[1]_i_4__47_n_0\,
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \variable_3_assignment[1]_i_2__76_0\(4),
      I4 => \^implication_variable_id_reg[2]_0\,
      I5 => \variable_3_assignment[1]_i_2__76_0\(2),
      O => \variable_3_assignment[1]_i_3__44_n_0\
    );
\variable_3_assignment[1]_i_3__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__48_n_0\,
      I1 => \variable_2_assignment[1]_i_3__48_n_0\,
      I2 => \variable_1_assignment[1]_i_3__48_n_0\,
      O => \variable_3_assignment[1]_i_3__45_n_0\
    );
\variable_3_assignment[1]_i_3__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__49_n_0\,
      I1 => \variable_3_assignment[1]_i_4__49_n_0\,
      I2 => \variable_2_assignment[1]_i_3__49_n_0\,
      O => \variable_3_assignment[1]_i_3__46_n_0\
    );
\variable_3_assignment[1]_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__50_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__75_0\(4),
      I3 => \variable_3_assignment[1]_i_4__50_n_0\,
      I4 => \variable_3_assignment[1]_i_2__75_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__47_n_0\
    );
\variable_3_assignment[1]_i_3__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__51_n_0\,
      I1 => \variable_3_assignment[1]_i_4__51_n_0\,
      I2 => \variable_2_assignment[1]_i_3__51_n_0\,
      O => \variable_3_assignment[1]_i_3__48_n_0\
    );
\variable_3_assignment[1]_i_3__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__52_n_0\,
      I1 => \variable_3_assignment[1]_i_4__52_n_0\,
      I2 => \variable_2_assignment[1]_i_3__52_n_0\,
      O => \variable_3_assignment[1]_i_3__49_n_0\
    );
\variable_3_assignment[1]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__5_n_0\,
      I1 => \variable_2_assignment[1]_i_3__5_n_0\,
      I2 => \variable_1_assignment[1]_i_3__5_n_0\,
      O => \variable_3_assignment[1]_i_3__5_n_0\
    );
\variable_3_assignment[1]_i_3__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__53_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__74_0\(4),
      I3 => \variable_3_assignment[1]_i_4__53_n_0\,
      I4 => \variable_3_assignment[1]_i_2__74_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__50_n_0\
    );
\variable_3_assignment[1]_i_3__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__54_n_0\,
      I1 => \variable_2_assignment[1]_i_3__54_n_0\,
      I2 => \variable_1_assignment[1]_i_3__54_n_0\,
      O => \variable_3_assignment[1]_i_3__51_n_0\
    );
\variable_3_assignment[1]_i_3__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__55_n_0\,
      I1 => \variable_3_assignment[1]_i_4__55_n_0\,
      I2 => \variable_2_assignment[1]_i_3__55_n_0\,
      O => \variable_3_assignment[1]_i_3__52_n_0\
    );
\variable_3_assignment[1]_i_3__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__56_n_0\,
      I1 => \variable_3_assignment[1]_i_4__56_n_0\,
      I2 => \variable_2_assignment[1]_i_3__56_n_0\,
      O => \variable_3_assignment[1]_i_3__53_n_0\
    );
\variable_3_assignment[1]_i_3__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__57_n_0\,
      I1 => \variable_3_assignment[1]_i_4__57_n_0\,
      I2 => \variable_2_assignment[1]_i_3__57_n_0\,
      O => \variable_3_assignment[1]_i_3__54_n_0\
    );
\variable_3_assignment[1]_i_3__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__58_n_0\,
      I1 => \variable_3_assignment[1]_i_4__58_n_0\,
      I2 => \variable_2_assignment[1]_i_3__58_n_0\,
      O => \variable_3_assignment[1]_i_3__55_n_0\
    );
\variable_3_assignment[1]_i_3__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__59_n_0\,
      I1 => \variable_3_assignment[1]_i_4__59_n_0\,
      I2 => \variable_2_assignment[1]_i_3__59_n_0\,
      O => \variable_3_assignment[1]_i_3__56_n_0\
    );
\variable_3_assignment[1]_i_3__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__60_n_0\,
      I1 => \variable_3_assignment[1]_i_4__60_n_0\,
      I2 => \variable_2_assignment[1]_i_3__60_n_0\,
      O => \variable_3_assignment[1]_i_3__57_n_0\
    );
\variable_3_assignment[1]_i_3__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__61_n_0\,
      I1 => \variable_3_assignment[1]_i_4__61_n_0\,
      I2 => \variable_2_assignment[1]_i_3__61_n_0\,
      O => \variable_3_assignment[1]_i_3__58_n_0\
    );
\variable_3_assignment[1]_i_3__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__62_n_0\,
      I1 => \variable_3_assignment[1]_i_4__62_n_0\,
      I2 => \variable_2_assignment[1]_i_3__62_n_0\,
      O => \variable_3_assignment[1]_i_3__59_n_0\
    );
\variable_3_assignment[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__6_n_0\,
      I1 => \variable_3_assignment[1]_i_4__6_n_0\,
      I2 => \^implication_variable_id_reg[0]_0\,
      I3 => \variable_3_assignment[1]_i_3__6_0\(0),
      I4 => \^implication_variable_id_reg[2]_0\,
      I5 => \variable_3_assignment[1]_i_3__6_0\(2),
      O => \variable_3_assignment[1]_i_3__6_n_0\
    );
\variable_3_assignment[1]_i_3__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__63_n_0\,
      I1 => \variable_3_assignment[1]_i_4__63_n_0\,
      I2 => \variable_2_assignment[1]_i_3__63_n_0\,
      O => \variable_3_assignment[1]_i_3__60_n_0\
    );
\variable_3_assignment[1]_i_3__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__64_n_0\,
      I1 => \variable_3_assignment[1]_i_4__64_n_0\,
      I2 => \variable_2_assignment[1]_i_3__64_n_0\,
      O => \variable_3_assignment[1]_i_3__61_n_0\
    );
\variable_3_assignment[1]_i_3__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__65_n_0\,
      I1 => \variable_3_assignment[1]_i_4__65_n_0\,
      I2 => \variable_2_assignment[1]_i_3__65_n_0\,
      O => \variable_3_assignment[1]_i_3__62_n_0\
    );
\variable_3_assignment[1]_i_3__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__66_n_0\,
      I1 => \variable_3_assignment[1]_i_4__66_n_0\,
      I2 => \variable_2_assignment[1]_i_3__66_n_0\,
      O => \variable_3_assignment[1]_i_3__63_n_0\
    );
\variable_3_assignment[1]_i_3__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__67_n_0\,
      I1 => \variable_3_assignment[1]_i_4__67_n_0\,
      I2 => \variable_2_assignment[1]_i_3__67_n_0\,
      O => \variable_3_assignment[1]_i_3__64_n_0\
    );
\variable_3_assignment[1]_i_3__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__68_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__73_0\(4),
      I3 => \variable_3_assignment[1]_i_4__68_n_0\,
      I4 => \variable_3_assignment[1]_i_2__73_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__65_n_0\
    );
\variable_3_assignment[1]_i_3__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__69_n_0\,
      I1 => \variable_3_assignment[1]_i_4__69_n_0\,
      I2 => \variable_2_assignment[1]_i_3__69_n_0\,
      O => \variable_3_assignment[1]_i_3__66_n_0\
    );
\variable_3_assignment[1]_i_3__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__70_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__72_0\(4),
      I3 => \variable_3_assignment[1]_i_4__70_n_0\,
      I4 => \variable_3_assignment[1]_i_2__72_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__67_n_0\
    );
\variable_3_assignment[1]_i_3__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__71_n_0\,
      I1 => \variable_2_assignment[1]_i_3__71_n_0\,
      I2 => \variable_3_assignment[1]_i_4__71_n_0\,
      O => \variable_3_assignment[1]_i_3__68_n_0\
    );
\variable_3_assignment[1]_i_3__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__73_n_0\,
      I1 => \variable_3_assignment[1]_i_4__73_n_0\,
      I2 => \variable_2_assignment[1]_i_3__73_n_0\,
      O => \variable_3_assignment[1]_i_3__69_n_0\
    );
\variable_3_assignment[1]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__7_n_0\,
      I1 => \variable_3_assignment[1]_i_4__7_n_0\,
      I2 => \variable_2_assignment[1]_i_3__7_n_0\,
      O => \variable_3_assignment[1]_i_3__7_n_0\
    );
\variable_3_assignment[1]_i_3__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__74_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__71_0\(4),
      I3 => \variable_3_assignment[1]_i_4__74_n_0\,
      I4 => \variable_3_assignment[1]_i_2__71_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__70_n_0\
    );
\variable_3_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_2__6_0\(1),
      I1 => \^implication_variable_id_reg[1]_0\,
      I2 => \variable_3_assignment[1]_i_2__6_0\(4),
      I3 => \^implication_variable_id_reg[4]_0\,
      I4 => \variable_3_assignment[1]_i_4__89_n_0\,
      O => \variable_3_assignment[1]_i_3__71_n_0\
    );
\variable_3_assignment[1]_i_3__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__76_n_0\,
      I1 => \variable_3_assignment[1]_i_4__75_n_0\,
      I2 => \variable_2_assignment[1]_i_3__76_n_0\,
      O => \variable_3_assignment[1]_i_3__72_n_0\
    );
\variable_3_assignment[1]_i_3__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__77_n_0\,
      I1 => \variable_3_assignment[1]_i_4__76_n_0\,
      I2 => \variable_2_assignment[1]_i_3__77_n_0\,
      O => \variable_3_assignment[1]_i_3__73_n_0\
    );
\variable_3_assignment[1]_i_3__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__78_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__70_0\(4),
      I3 => \variable_3_assignment[1]_i_4__77_n_0\,
      I4 => \variable_3_assignment[1]_i_2__70_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__74_n_0\
    );
\variable_3_assignment[1]_i_3__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__79_n_0\,
      I1 => \variable_3_assignment[1]_i_4__78_n_0\,
      I2 => \variable_2_assignment[1]_i_3__79_n_0\,
      O => \variable_3_assignment[1]_i_3__75_n_0\
    );
\variable_3_assignment[1]_i_3__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__80_n_0\,
      I1 => \variable_3_assignment[1]_i_4__79_n_0\,
      I2 => \variable_2_assignment[1]_i_3__80_n_0\,
      O => \variable_3_assignment[1]_i_3__76_n_0\
    );
\variable_3_assignment[1]_i_3__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__81_n_0\,
      I1 => \variable_3_assignment[1]_i_4__80_n_0\,
      I2 => \variable_2_assignment[1]_i_3__81_n_0\,
      O => \variable_3_assignment[1]_i_3__77_n_0\
    );
\variable_3_assignment[1]_i_3__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__82_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__69_0\(4),
      I3 => \variable_3_assignment[1]_i_4__81_n_0\,
      I4 => \variable_3_assignment[1]_i_2__69_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__78_n_0\
    );
\variable_3_assignment[1]_i_3__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__82_n_0\,
      I1 => \variable_2_assignment[1]_i_3__83_n_0\,
      I2 => \variable_1_assignment[1]_i_3__83_n_0\,
      O => \variable_3_assignment[1]_i_3__79_n_0\
    );
\variable_3_assignment[1]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__8_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__85_0\(4),
      I3 => \variable_3_assignment[1]_i_4__8_n_0\,
      I4 => \variable_3_assignment[1]_i_2__85_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__8_n_0\
    );
\variable_3_assignment[1]_i_3__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_4__83_n_0\,
      I1 => \variable_2_assignment[1]_i_3__84_n_0\,
      I2 => \variable_1_assignment[1]_i_3__84_n_0\,
      O => \variable_3_assignment[1]_i_3__80_n_0\
    );
\variable_3_assignment[1]_i_3__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__86_n_0\,
      I1 => \variable_3_assignment[1]_i_4__85_n_0\,
      I2 => \variable_2_assignment[1]_i_3__86_n_0\,
      O => \variable_3_assignment[1]_i_3__81_n_0\
    );
\variable_3_assignment[1]_i_3__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__88_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__68_0\(4),
      I3 => \variable_3_assignment[1]_i_4__87_n_0\,
      I4 => \variable_3_assignment[1]_i_2__68_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__82_n_0\
    );
\variable_3_assignment[1]_i_3__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_3__89_n_0\,
      I1 => \^implication_variable_id_reg[4]_0\,
      I2 => \variable_3_assignment[1]_i_2__67_0\(4),
      I3 => \variable_3_assignment[1]_i_4__88_n_0\,
      I4 => \variable_3_assignment[1]_i_2__67_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_3__83_n_0\
    );
\variable_3_assignment[1]_i_3__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_2_0\(4),
      I2 => \variable_3_assignment[1]_i_4__86_n_0\,
      I3 => \variable_3_assignment[1]_i_2_0\(3),
      I4 => \^implication_variable_id_reg[3]_0\,
      I5 => \variable_1_assignment_reg[0]\,
      O => \variable_3_assignment[1]_i_3__84_n_0\
    );
\variable_3_assignment[1]_i_3__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_2__0_0\(4),
      I2 => \variable_3_assignment[1]_i_4__84_n_0\,
      I3 => \variable_3_assignment[1]_i_2__0_0\(3),
      I4 => \^implication_variable_id_reg[3]_0\,
      I5 => \variable_1_assignment_reg[0]\,
      O => \variable_3_assignment[1]_i_3__85_n_0\
    );
\variable_3_assignment[1]_i_3__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_2__1_0\(4),
      I2 => \variable_3_assignment[1]_i_4__72_n_0\,
      I3 => \variable_3_assignment[1]_i_2__1_0\(3),
      I4 => \^implication_variable_id_reg[3]_0\,
      I5 => \variable_1_assignment_reg[0]\,
      O => \variable_3_assignment[1]_i_3__86_n_0\
    );
\variable_3_assignment[1]_i_3__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_2__2_0\(4),
      I2 => \variable_3_assignment[1]_i_4__38_n_0\,
      I3 => \variable_3_assignment[1]_i_2__2_0\(3),
      I4 => \^implication_variable_id_reg[3]_0\,
      I5 => \variable_1_assignment_reg[0]\,
      O => \variable_3_assignment[1]_i_3__87_n_0\
    );
\variable_3_assignment[1]_i_3__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_2__3_0\(4),
      I2 => \variable_3_assignment[1]_i_4__36_n_0\,
      I3 => \variable_3_assignment[1]_i_2__3_0\(3),
      I4 => \^implication_variable_id_reg[3]_0\,
      I5 => \variable_1_assignment_reg[0]\,
      O => \variable_3_assignment[1]_i_3__88_n_0\
    );
\variable_3_assignment[1]_i_3__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_2__5_0\(4),
      I2 => \variable_3_assignment[1]_i_4__11_n_0\,
      I3 => \variable_3_assignment[1]_i_2__5_0\(3),
      I4 => \^implication_variable_id_reg[3]_0\,
      I5 => \variable_1_assignment_reg[0]\,
      O => \variable_3_assignment[1]_i_3__89_n_0\
    );
\variable_3_assignment[1]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \variable_1_assignment[1]_i_3__9_n_0\,
      I1 => \variable_3_assignment[1]_i_4__9_n_0\,
      I2 => \variable_2_assignment[1]_i_3__9_n_0\,
      O => \variable_3_assignment[1]_i_3__9_n_0\
    );
\variable_3_assignment[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__89_0\(0),
      I2 => \variable_3_assignment[1]_i_2__89_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__89_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4_n_0\
    );
\variable_3_assignment[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__0_0\(3),
      I2 => \variable_3_assignment[1]_i_5_n_0\,
      I3 => \variable_3_assignment[1]_i_3__0_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__0_n_0\
    );
\variable_3_assignment[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__88_0\(0),
      I2 => \variable_3_assignment[1]_i_2__88_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__88_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__1_n_0\
    );
\variable_3_assignment[1]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__84_0\(0),
      I2 => \variable_3_assignment[1]_i_2__84_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__84_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__10_n_0\
    );
\variable_3_assignment[1]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__5_0\(0),
      I2 => \variable_3_assignment[1]_i_2__5_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__5_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__11_n_0\
    );
\variable_3_assignment[1]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__11_0\(3),
      I2 => \variable_3_assignment[1]_i_5__5_n_0\,
      I3 => \variable_3_assignment[1]_i_3__11_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__12_n_0\
    );
\variable_3_assignment[1]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__6_n_0\,
      I1 => \variable_3_assignment[1]_i_3__12_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__12_0\(3),
      O => \variable_3_assignment[1]_i_4__13_n_0\
    );
\variable_3_assignment[1]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__13_0\(3),
      I2 => \variable_3_assignment[1]_i_5__7_n_0\,
      I3 => \variable_3_assignment[1]_i_3__13_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__14_n_0\
    );
\variable_3_assignment[1]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__15_0\(3),
      I2 => \variable_3_assignment[1]_i_5__9_n_0\,
      I3 => \variable_3_assignment[1]_i_3__15_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__16_n_0\
    );
\variable_3_assignment[1]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__16_0\(3),
      I2 => \variable_3_assignment[1]_i_5__10_n_0\,
      I3 => \variable_3_assignment[1]_i_3__16_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__17_n_0\
    );
\variable_3_assignment[1]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__17_0\(3),
      I2 => \variable_3_assignment[1]_i_5__11_n_0\,
      I3 => \variable_3_assignment[1]_i_3__17_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__18_n_0\
    );
\variable_3_assignment[1]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__18_0\(3),
      I2 => \variable_3_assignment[1]_i_5__12_n_0\,
      I3 => \variable_3_assignment[1]_i_3__18_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__19_n_0\
    );
\variable_3_assignment[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__87_0\(0),
      I2 => \variable_3_assignment[1]_i_2__87_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__87_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__2_n_0\
    );
\variable_3_assignment[1]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__83_0\(0),
      I2 => \variable_3_assignment[1]_i_2__83_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__83_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__20_n_0\
    );
\variable_3_assignment[1]_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__20_0\(3),
      I2 => \variable_3_assignment[1]_i_5__13_n_0\,
      I3 => \variable_3_assignment[1]_i_3__20_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__21_n_0\
    );
\variable_3_assignment[1]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__82_0\(0),
      I2 => \variable_3_assignment[1]_i_2__82_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__82_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__22_n_0\
    );
\variable_3_assignment[1]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__81_0\(0),
      I2 => \variable_3_assignment[1]_i_2__81_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__81_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__23_n_0\
    );
\variable_3_assignment[1]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__4_0\(0),
      I2 => \variable_3_assignment[1]_i_2__4_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__4_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__24_n_0\
    );
\variable_3_assignment[1]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__80_0\(0),
      I2 => \variable_3_assignment[1]_i_2__80_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__80_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__25_n_0\
    );
\variable_3_assignment[1]_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__25_0\(3),
      I2 => \variable_3_assignment[1]_i_5__14_n_0\,
      I3 => \variable_3_assignment[1]_i_3__25_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__26_n_0\
    );
\variable_3_assignment[1]_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__15_n_0\,
      I1 => \variable_3_assignment[1]_i_3__26_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__26_0\(3),
      O => \variable_3_assignment[1]_i_4__27_n_0\
    );
\variable_3_assignment[1]_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__27_0\(3),
      I2 => \variable_3_assignment[1]_i_5__16_n_0\,
      I3 => \variable_3_assignment[1]_i_3__27_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__28_n_0\
    );
\variable_3_assignment[1]_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__17_n_0\,
      I1 => \variable_3_assignment[1]_i_3__28_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__28_0\(3),
      O => \variable_3_assignment[1]_i_4__29_n_0\
    );
\variable_3_assignment[1]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__3_0\(3),
      I2 => \variable_3_assignment[1]_i_5__0_n_0\,
      I3 => \variable_3_assignment[1]_i_3__3_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__3_n_0\
    );
\variable_3_assignment[1]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__79_0\(0),
      I2 => \variable_3_assignment[1]_i_2__79_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__79_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__30_n_0\
    );
\variable_3_assignment[1]_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__30_0\(3),
      I2 => \variable_3_assignment[1]_i_5__18_n_0\,
      I3 => \variable_3_assignment[1]_i_3__30_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__31_n_0\
    );
\variable_3_assignment[1]_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__31_0\(3),
      I2 => \variable_3_assignment[1]_i_5__19_n_0\,
      I3 => \variable_3_assignment[1]_i_3__31_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__32_n_0\
    );
\variable_3_assignment[1]_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__20_n_0\,
      I1 => \variable_3_assignment[1]_i_3__32_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__32_0\(3),
      O => \variable_3_assignment[1]_i_4__33_n_0\
    );
\variable_3_assignment[1]_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__21_n_0\,
      I1 => \variable_3_assignment[1]_i_3__33_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__33_0\(3),
      O => \variable_3_assignment[1]_i_4__34_n_0\
    );
\variable_3_assignment[1]_i_4__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__34_0\(3),
      I2 => \variable_3_assignment[1]_i_5__22_n_0\,
      I3 => \variable_3_assignment[1]_i_3__34_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__35_n_0\
    );
\variable_3_assignment[1]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__3_0\(0),
      I2 => \variable_3_assignment[1]_i_2__3_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__3_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__36_n_0\
    );
\variable_3_assignment[1]_i_4__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__35_0\(3),
      I2 => \variable_3_assignment[1]_i_5__23_n_0\,
      I3 => \variable_3_assignment[1]_i_3__35_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__37_n_0\
    );
\variable_3_assignment[1]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__2_0\(0),
      I2 => \variable_3_assignment[1]_i_2__2_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__2_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__38_n_0\
    );
\variable_3_assignment[1]_i_4__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__24_n_0\,
      I1 => \variable_3_assignment[1]_i_3__36_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__36_0\(3),
      O => \variable_3_assignment[1]_i_4__39_n_0\
    );
\variable_3_assignment[1]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__4_0\(3),
      I2 => \variable_3_assignment[1]_i_5__1_n_0\,
      I3 => \variable_3_assignment[1]_i_3__4_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__4_n_0\
    );
\variable_3_assignment[1]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__78_0\(0),
      I2 => \variable_3_assignment[1]_i_2__78_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__78_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__40_n_0\
    );
\variable_3_assignment[1]_i_4__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__38_0\(3),
      I2 => \variable_3_assignment[1]_i_5__25_n_0\,
      I3 => \variable_3_assignment[1]_i_3__38_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__41_n_0\
    );
\variable_3_assignment[1]_i_4__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__40_0\(3),
      I2 => \variable_3_assignment[1]_i_5__27_n_0\,
      I3 => \variable_3_assignment[1]_i_3__40_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__43_n_0\
    );
\variable_3_assignment[1]_i_4__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__41_0\(3),
      I2 => \variable_3_assignment[1]_i_5__28_n_0\,
      I3 => \variable_3_assignment[1]_i_3__41_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__44_n_0\
    );
\variable_3_assignment[1]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[1]_0\,
      I1 => \variable_3_assignment[1]_i_2__77_0\(1),
      I2 => \variable_3_assignment[1]_i_2__77_0\(3),
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_2__77_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_3_assignment[1]_i_4__46_n_0\
    );
\variable_3_assignment[1]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_2__76_0\(3),
      I2 => \variable_3_assignment[1]_i_2__76_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__76_0\(0),
      I5 => \^implication_variable_id_reg[0]_0\,
      O => \variable_3_assignment[1]_i_4__47_n_0\
    );
\variable_3_assignment[1]_i_4__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__45_0\(3),
      I2 => \variable_3_assignment[1]_i_5__30_n_0\,
      I3 => \variable_3_assignment[1]_i_3__45_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__48_n_0\
    );
\variable_3_assignment[1]_i_4__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__46_0\(3),
      I2 => \variable_3_assignment[1]_i_5__31_n_0\,
      I3 => \variable_3_assignment[1]_i_3__46_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__49_n_0\
    );
\variable_3_assignment[1]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__5_0\(3),
      I2 => \variable_3_assignment[1]_i_5__2_n_0\,
      I3 => \variable_3_assignment[1]_i_3__5_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__5_n_0\
    );
\variable_3_assignment[1]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__75_0\(0),
      I2 => \variable_3_assignment[1]_i_2__75_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__75_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__50_n_0\
    );
\variable_3_assignment[1]_i_4__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__48_0\(3),
      I2 => \variable_3_assignment[1]_i_5__32_n_0\,
      I3 => \variable_3_assignment[1]_i_3__48_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__51_n_0\
    );
\variable_3_assignment[1]_i_4__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__49_0\(3),
      I2 => \variable_3_assignment[1]_i_5__33_n_0\,
      I3 => \variable_3_assignment[1]_i_3__49_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__52_n_0\
    );
\variable_3_assignment[1]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__74_0\(0),
      I2 => \variable_3_assignment[1]_i_2__74_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__74_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__53_n_0\
    );
\variable_3_assignment[1]_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__51_0\(3),
      I2 => \variable_3_assignment[1]_i_5__34_n_0\,
      I3 => \variable_3_assignment[1]_i_3__51_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__54_n_0\
    );
\variable_3_assignment[1]_i_4__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__52_0\(3),
      I2 => \variable_3_assignment[1]_i_5__35_n_0\,
      I3 => \variable_3_assignment[1]_i_3__52_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__55_n_0\
    );
\variable_3_assignment[1]_i_4__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__53_0\(3),
      I2 => \variable_3_assignment[1]_i_5__36_n_0\,
      I3 => \variable_3_assignment[1]_i_3__53_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__56_n_0\
    );
\variable_3_assignment[1]_i_4__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__54_0\(3),
      I2 => \variable_3_assignment[1]_i_5__37_n_0\,
      I3 => \variable_3_assignment[1]_i_3__54_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__57_n_0\
    );
\variable_3_assignment[1]_i_4__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__55_0\(3),
      I2 => \variable_3_assignment[1]_i_5__38_n_0\,
      I3 => \variable_3_assignment[1]_i_3__55_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__58_n_0\
    );
\variable_3_assignment[1]_i_4__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__56_0\(3),
      I2 => \variable_3_assignment[1]_i_5__39_n_0\,
      I3 => \variable_3_assignment[1]_i_3__56_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__59_n_0\
    );
\variable_3_assignment[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_0\,
      I1 => \variable_3_assignment[1]_i_3__6_0\(4),
      I2 => \variable_3_assignment[1]_i_3__6_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__6_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_4__6_n_0\
    );
\variable_3_assignment[1]_i_4__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__57_0\(3),
      I2 => \variable_3_assignment[1]_i_5__40_n_0\,
      I3 => \variable_3_assignment[1]_i_3__57_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__60_n_0\
    );
\variable_3_assignment[1]_i_4__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__41_n_0\,
      I1 => \variable_3_assignment[1]_i_3__58_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__58_0\(3),
      O => \variable_3_assignment[1]_i_4__61_n_0\
    );
\variable_3_assignment[1]_i_4__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__59_0\(3),
      I2 => \variable_3_assignment[1]_i_5__42_n_0\,
      I3 => \variable_3_assignment[1]_i_3__59_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__62_n_0\
    );
\variable_3_assignment[1]_i_4__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__60_0\(3),
      I2 => \variable_3_assignment[1]_i_5__43_n_0\,
      I3 => \variable_3_assignment[1]_i_3__60_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__63_n_0\
    );
\variable_3_assignment[1]_i_4__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__61_0\(3),
      I2 => \variable_3_assignment[1]_i_5__44_n_0\,
      I3 => \variable_3_assignment[1]_i_3__61_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__64_n_0\
    );
\variable_3_assignment[1]_i_4__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__62_0\(3),
      I2 => \variable_3_assignment[1]_i_5__45_n_0\,
      I3 => \variable_3_assignment[1]_i_3__62_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__65_n_0\
    );
\variable_3_assignment[1]_i_4__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__63_0\(3),
      I2 => \variable_3_assignment[1]_i_5__46_n_0\,
      I3 => \variable_3_assignment[1]_i_3__63_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__66_n_0\
    );
\variable_3_assignment[1]_i_4__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__64_0\(3),
      I2 => \variable_3_assignment[1]_i_5__47_n_0\,
      I3 => \variable_3_assignment[1]_i_3__64_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__67_n_0\
    );
\variable_3_assignment[1]_i_4__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__73_0\(0),
      I2 => \variable_3_assignment[1]_i_2__73_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__73_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__68_n_0\
    );
\variable_3_assignment[1]_i_4__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__66_0\(3),
      I2 => \variable_3_assignment[1]_i_5__48_n_0\,
      I3 => \variable_3_assignment[1]_i_3__66_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__69_n_0\
    );
\variable_3_assignment[1]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__7_0\(3),
      I2 => \variable_3_assignment[1]_i_5__3_n_0\,
      I3 => \variable_3_assignment[1]_i_3__7_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__7_n_0\
    );
\variable_3_assignment[1]_i_4__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__72_0\(0),
      I2 => \variable_3_assignment[1]_i_2__72_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__72_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__70_n_0\
    );
\variable_3_assignment[1]_i_4__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_5__49_n_0\,
      I1 => \variable_3_assignment[1]_i_3__68_0\(4),
      I2 => \^implication_variable_id_reg[4]_0\,
      I3 => \^implication_variable_id_reg[3]_0\,
      I4 => \variable_3_assignment[1]_i_3__68_0\(3),
      O => \variable_3_assignment[1]_i_4__71_n_0\
    );
\variable_3_assignment[1]_i_4__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__1_0\(0),
      I2 => \variable_3_assignment[1]_i_2__1_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__1_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__72_n_0\
    );
\variable_3_assignment[1]_i_4__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__69_0\(3),
      I2 => \variable_3_assignment[1]_i_5__50_n_0\,
      I3 => \variable_3_assignment[1]_i_3__69_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__73_n_0\
    );
\variable_3_assignment[1]_i_4__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__71_0\(0),
      I2 => \variable_3_assignment[1]_i_2__71_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__71_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__74_n_0\
    );
\variable_3_assignment[1]_i_4__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__72_0\(3),
      I2 => \variable_3_assignment[1]_i_5__51_n_0\,
      I3 => \variable_3_assignment[1]_i_3__72_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__75_n_0\
    );
\variable_3_assignment[1]_i_4__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__73_0\(3),
      I2 => \variable_3_assignment[1]_i_5__52_n_0\,
      I3 => \variable_3_assignment[1]_i_3__73_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__76_n_0\
    );
\variable_3_assignment[1]_i_4__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__70_0\(0),
      I2 => \variable_3_assignment[1]_i_2__70_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__70_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__77_n_0\
    );
\variable_3_assignment[1]_i_4__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__75_0\(3),
      I2 => \variable_3_assignment[1]_i_5__53_n_0\,
      I3 => \variable_3_assignment[1]_i_3__75_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__78_n_0\
    );
\variable_3_assignment[1]_i_4__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__76_0\(3),
      I2 => \variable_3_assignment[1]_i_5__54_n_0\,
      I3 => \variable_3_assignment[1]_i_3__76_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__79_n_0\
    );
\variable_3_assignment[1]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__85_0\(0),
      I2 => \variable_3_assignment[1]_i_2__85_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__85_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__8_n_0\
    );
\variable_3_assignment[1]_i_4__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__77_0\(3),
      I2 => \variable_3_assignment[1]_i_5__55_n_0\,
      I3 => \variable_3_assignment[1]_i_3__77_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__80_n_0\
    );
\variable_3_assignment[1]_i_4__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__69_0\(0),
      I2 => \variable_3_assignment[1]_i_2__69_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__69_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__81_n_0\
    );
\variable_3_assignment[1]_i_4__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__79_0\(3),
      I2 => \variable_3_assignment[1]_i_5__56_n_0\,
      I3 => \variable_3_assignment[1]_i_3__79_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__82_n_0\
    );
\variable_3_assignment[1]_i_4__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__80_0\(3),
      I2 => \variable_3_assignment[1]_i_5__57_n_0\,
      I3 => \variable_3_assignment[1]_i_3__80_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__83_n_0\
    );
\variable_3_assignment[1]_i_4__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__0_0\(0),
      I2 => \variable_3_assignment[1]_i_2__0_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__0_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__84_n_0\
    );
\variable_3_assignment[1]_i_4__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__81_0\(3),
      I2 => \variable_3_assignment[1]_i_5__58_n_0\,
      I3 => \variable_3_assignment[1]_i_3__81_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__85_n_0\
    );
\variable_3_assignment[1]_i_4__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2_0\(0),
      I2 => \variable_3_assignment[1]_i_2_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__86_n_0\
    );
\variable_3_assignment[1]_i_4__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__68_0\(0),
      I2 => \variable_3_assignment[1]_i_2__68_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__68_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_4__87_n_0\
    );
\variable_3_assignment[1]_i_4__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__67_0\(0),
      I2 => \variable_3_assignment[1]_i_2__67_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_2__67_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_4__88_n_0\
    );
\variable_3_assignment[1]_i_4__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_2__6_0\(0),
      I2 => \variable_3_assignment[1]_i_2__6_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_2__6_0\(3),
      I5 => \^implication_variable_id_reg[3]_0\,
      O => \variable_3_assignment[1]_i_4__89_n_0\
    );
\variable_3_assignment[1]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[3]_0\,
      I1 => \variable_3_assignment[1]_i_3__9_0\(3),
      I2 => \variable_3_assignment[1]_i_5__4_n_0\,
      I3 => \variable_3_assignment[1]_i_3__9_0\(4),
      I4 => \^implication_variable_id_reg[4]_0\,
      O => \variable_3_assignment[1]_i_4__9_n_0\
    );
\variable_3_assignment[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__0_0\(0),
      I2 => \variable_3_assignment[1]_i_3__0_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__0_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5_n_0\
    );
\variable_3_assignment[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__3_0\(0),
      I2 => \variable_3_assignment[1]_i_3__3_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__3_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__0_n_0\
    );
\variable_3_assignment[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__4_0\(0),
      I2 => \variable_3_assignment[1]_i_3__4_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__4_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__1_n_0\
    );
\variable_3_assignment[1]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__16_0\(0),
      I2 => \variable_3_assignment[1]_i_3__16_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__16_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__10_n_0\
    );
\variable_3_assignment[1]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__17_0\(0),
      I2 => \variable_3_assignment[1]_i_3__17_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__17_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__11_n_0\
    );
\variable_3_assignment[1]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__18_0\(0),
      I2 => \variable_3_assignment[1]_i_3__18_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__18_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__12_n_0\
    );
\variable_3_assignment[1]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__20_0\(0),
      I2 => \variable_3_assignment[1]_i_3__20_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__20_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__13_n_0\
    );
\variable_3_assignment[1]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__25_0\(0),
      I2 => \variable_3_assignment[1]_i_3__25_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__25_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__14_n_0\
    );
\variable_3_assignment[1]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__26_0\(0),
      I2 => \variable_3_assignment[1]_i_3__26_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__26_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__15_n_0\
    );
\variable_3_assignment[1]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__27_0\(0),
      I2 => \variable_3_assignment[1]_i_3__27_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__27_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__16_n_0\
    );
\variable_3_assignment[1]_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__28_0\(0),
      I2 => \variable_3_assignment[1]_i_3__28_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__28_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__17_n_0\
    );
\variable_3_assignment[1]_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__30_0\(0),
      I2 => \variable_3_assignment[1]_i_3__30_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__30_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__18_n_0\
    );
\variable_3_assignment[1]_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__31_0\(0),
      I2 => \variable_3_assignment[1]_i_3__31_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__31_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__19_n_0\
    );
\variable_3_assignment[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__5_0\(0),
      I2 => \variable_3_assignment[1]_i_3__5_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__5_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__2_n_0\
    );
\variable_3_assignment[1]_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__32_0\(0),
      I2 => \variable_3_assignment[1]_i_3__32_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__32_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__20_n_0\
    );
\variable_3_assignment[1]_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__33_0\(0),
      I2 => \variable_3_assignment[1]_i_3__33_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__33_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__21_n_0\
    );
\variable_3_assignment[1]_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__34_0\(0),
      I2 => \variable_3_assignment[1]_i_3__34_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__34_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__22_n_0\
    );
\variable_3_assignment[1]_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__35_0\(0),
      I2 => \variable_3_assignment[1]_i_3__35_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__35_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__23_n_0\
    );
\variable_3_assignment[1]_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__36_0\(0),
      I2 => \variable_3_assignment[1]_i_3__36_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__36_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__24_n_0\
    );
\variable_3_assignment[1]_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__38_0\(0),
      I2 => \variable_3_assignment[1]_i_3__38_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__38_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__25_n_0\
    );
\variable_3_assignment[1]_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__40_0\(0),
      I2 => \variable_3_assignment[1]_i_3__40_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__40_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__27_n_0\
    );
\variable_3_assignment[1]_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__41_0\(0),
      I2 => \variable_3_assignment[1]_i_3__41_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__41_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__28_n_0\
    );
\variable_3_assignment[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__7_0\(0),
      I2 => \variable_3_assignment[1]_i_3__7_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__7_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__3_n_0\
    );
\variable_3_assignment[1]_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__45_0\(0),
      I2 => \variable_3_assignment[1]_i_3__45_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__45_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__30_n_0\
    );
\variable_3_assignment[1]_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__46_0\(0),
      I2 => \variable_3_assignment[1]_i_3__46_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__46_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__31_n_0\
    );
\variable_3_assignment[1]_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__48_0\(0),
      I2 => \variable_3_assignment[1]_i_3__48_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__48_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__32_n_0\
    );
\variable_3_assignment[1]_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__49_0\(0),
      I2 => \variable_3_assignment[1]_i_3__49_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__49_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__33_n_0\
    );
\variable_3_assignment[1]_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__51_0\(0),
      I2 => \variable_3_assignment[1]_i_3__51_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__51_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__34_n_0\
    );
\variable_3_assignment[1]_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__52_0\(0),
      I2 => \variable_3_assignment[1]_i_3__52_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__52_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__35_n_0\
    );
\variable_3_assignment[1]_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__53_0\(0),
      I2 => \variable_3_assignment[1]_i_3__53_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__53_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__36_n_0\
    );
\variable_3_assignment[1]_i_5__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__54_0\(0),
      I2 => \variable_3_assignment[1]_i_3__54_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__54_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__37_n_0\
    );
\variable_3_assignment[1]_i_5__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__55_0\(0),
      I2 => \variable_3_assignment[1]_i_3__55_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__55_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__38_n_0\
    );
\variable_3_assignment[1]_i_5__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__56_0\(0),
      I2 => \variable_3_assignment[1]_i_3__56_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__56_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__39_n_0\
    );
\variable_3_assignment[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__9_0\(0),
      I2 => \variable_3_assignment[1]_i_3__9_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__9_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__4_n_0\
    );
\variable_3_assignment[1]_i_5__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__57_0\(0),
      I2 => \variable_3_assignment[1]_i_3__57_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__57_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__40_n_0\
    );
\variable_3_assignment[1]_i_5__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__58_0\(0),
      I2 => \variable_3_assignment[1]_i_3__58_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__58_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__41_n_0\
    );
\variable_3_assignment[1]_i_5__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__59_0\(0),
      I2 => \variable_3_assignment[1]_i_3__59_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__59_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__42_n_0\
    );
\variable_3_assignment[1]_i_5__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__60_0\(0),
      I2 => \variable_3_assignment[1]_i_3__60_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__60_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__43_n_0\
    );
\variable_3_assignment[1]_i_5__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__61_0\(0),
      I2 => \variable_3_assignment[1]_i_3__61_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__61_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__44_n_0\
    );
\variable_3_assignment[1]_i_5__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__62_0\(0),
      I2 => \variable_3_assignment[1]_i_3__62_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__62_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__45_n_0\
    );
\variable_3_assignment[1]_i_5__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__63_0\(0),
      I2 => \variable_3_assignment[1]_i_3__63_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__63_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__46_n_0\
    );
\variable_3_assignment[1]_i_5__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__64_0\(0),
      I2 => \variable_3_assignment[1]_i_3__64_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__64_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__47_n_0\
    );
\variable_3_assignment[1]_i_5__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__66_0\(0),
      I2 => \variable_3_assignment[1]_i_3__66_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__66_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__48_n_0\
    );
\variable_3_assignment[1]_i_5__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__68_0\(0),
      I2 => \variable_3_assignment[1]_i_3__68_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__68_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__49_n_0\
    );
\variable_3_assignment[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__11_0\(0),
      I2 => \variable_3_assignment[1]_i_3__11_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__11_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__5_n_0\
    );
\variable_3_assignment[1]_i_5__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__69_0\(0),
      I2 => \variable_3_assignment[1]_i_3__69_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__69_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__50_n_0\
    );
\variable_3_assignment[1]_i_5__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__72_0\(0),
      I2 => \variable_3_assignment[1]_i_3__72_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__72_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__51_n_0\
    );
\variable_3_assignment[1]_i_5__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__73_0\(0),
      I2 => \variable_3_assignment[1]_i_3__73_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__73_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__52_n_0\
    );
\variable_3_assignment[1]_i_5__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__75_0\(0),
      I2 => \variable_3_assignment[1]_i_3__75_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__75_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__53_n_0\
    );
\variable_3_assignment[1]_i_5__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__76_0\(0),
      I2 => \variable_3_assignment[1]_i_3__76_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__76_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__54_n_0\
    );
\variable_3_assignment[1]_i_5__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__77_0\(0),
      I2 => \variable_3_assignment[1]_i_3__77_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__77_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__55_n_0\
    );
\variable_3_assignment[1]_i_5__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__79_0\(0),
      I2 => \variable_3_assignment[1]_i_3__79_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__79_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__56_n_0\
    );
\variable_3_assignment[1]_i_5__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__80_0\(0),
      I2 => \variable_3_assignment[1]_i_3__80_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__80_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__57_n_0\
    );
\variable_3_assignment[1]_i_5__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__81_0\(0),
      I2 => \variable_3_assignment[1]_i_3__81_0\(2),
      I3 => \^implication_variable_id_reg[2]_0\,
      I4 => \variable_3_assignment[1]_i_3__81_0\(1),
      I5 => \^implication_variable_id_reg[1]_0\,
      O => \variable_3_assignment[1]_i_5__58_n_0\
    );
\variable_3_assignment[1]_i_5__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^implication_variable_id_reg[4]_1\(0),
      I1 => broadcast_implication_reg_0,
      I2 => \variable_3_assignment[1]_i_4__45\(1),
      O => \^implication_variable_id_reg[0]_0\
    );
\variable_3_assignment[1]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__12_0\(0),
      I2 => \variable_3_assignment[1]_i_3__12_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__12_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__6_n_0\
    );
\variable_3_assignment[1]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__13_0\(0),
      I2 => \variable_3_assignment[1]_i_3__13_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__13_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__7_n_0\
    );
\variable_3_assignment[1]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^implication_variable_id_reg[0]_0\,
      I1 => \variable_3_assignment[1]_i_3__15_0\(0),
      I2 => \variable_3_assignment[1]_i_3__15_0\(1),
      I3 => \^implication_variable_id_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__15_0\(2),
      I5 => \^implication_variable_id_reg[2]_0\,
      O => \variable_3_assignment[1]_i_5__9_n_0\
    );
write_status_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => write_status_reg_i_2_n_0,
      I1 => s01_axi_aresetn,
      I2 => write_status_reg_i_3_n_0,
      I3 => \output_status_reg[2]\,
      I4 => \output_status_reg[2]_0\,
      I5 => write_to_status_reg,
      O => s01_axi_aresetn_216
    );
write_status_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => implication_found,
      I3 => \state__0\(1),
      O => write_status_reg_i_2_n_0
    );
write_status_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30E0"
    )
        port map (
      I0 => implication_found,
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => write_status_reg_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aresetn_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 3 downto 0 );
    implication_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fifo_wr_en : out STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    variable_1_polarity_reg : in STD_LOGIC;
    variable_1_polarity_reg_0 : in STD_LOGIC;
    \variable_1_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    variable_1_polarity_reg_1 : in STD_LOGIC;
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[15]\ : in STD_LOGIC;
    \slv_reg4_reg[15]_0\ : in STD_LOGIC;
    \slv_reg4_reg[15]_1\ : in STD_LOGIC;
    \slv_reg_wren__2\ : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal SAT : STD_LOGIC;
  signal \axi_reg5_o__0\ : STD_LOGIC;
  signal broadcast_implication_reg_n_0 : STD_LOGIC;
  signal \broadcast_implication_reg_rep__0_n_0\ : STD_LOGIC;
  signal broadcast_implication_reg_rep_n_0 : STD_LOGIC;
  signal chosen_implication_assignment : STD_LOGIC;
  signal chosen_implication_variable_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal clause_count_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal clear_cpu_req_i_1_n_0 : STD_LOGIC;
  signal clear_cpu_req_i_2_n_0 : STD_LOGIC;
  signal \^fifo_wr_en\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_32\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_33\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_34\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_36\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_32\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_31\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_32\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_29\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_9\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_27\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_10\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_11\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_12\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_13\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_14\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_15\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_16\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_17\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_18\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_19\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_20\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_21\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_22\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_23\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_24\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_25\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_26\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_28\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_30\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_9\ : STD_LOGIC;
  signal implicationSelector_n_1 : STD_LOGIC;
  signal implicationSelector_n_10 : STD_LOGIC;
  signal implicationSelector_n_100 : STD_LOGIC;
  signal implicationSelector_n_101 : STD_LOGIC;
  signal implicationSelector_n_102 : STD_LOGIC;
  signal implicationSelector_n_103 : STD_LOGIC;
  signal implicationSelector_n_104 : STD_LOGIC;
  signal implicationSelector_n_105 : STD_LOGIC;
  signal implicationSelector_n_106 : STD_LOGIC;
  signal implicationSelector_n_107 : STD_LOGIC;
  signal implicationSelector_n_108 : STD_LOGIC;
  signal implicationSelector_n_109 : STD_LOGIC;
  signal implicationSelector_n_11 : STD_LOGIC;
  signal implicationSelector_n_110 : STD_LOGIC;
  signal implicationSelector_n_111 : STD_LOGIC;
  signal implicationSelector_n_112 : STD_LOGIC;
  signal implicationSelector_n_113 : STD_LOGIC;
  signal implicationSelector_n_114 : STD_LOGIC;
  signal implicationSelector_n_115 : STD_LOGIC;
  signal implicationSelector_n_116 : STD_LOGIC;
  signal implicationSelector_n_117 : STD_LOGIC;
  signal implicationSelector_n_118 : STD_LOGIC;
  signal implicationSelector_n_119 : STD_LOGIC;
  signal implicationSelector_n_12 : STD_LOGIC;
  signal implicationSelector_n_120 : STD_LOGIC;
  signal implicationSelector_n_121 : STD_LOGIC;
  signal implicationSelector_n_122 : STD_LOGIC;
  signal implicationSelector_n_123 : STD_LOGIC;
  signal implicationSelector_n_124 : STD_LOGIC;
  signal implicationSelector_n_125 : STD_LOGIC;
  signal implicationSelector_n_126 : STD_LOGIC;
  signal implicationSelector_n_127 : STD_LOGIC;
  signal implicationSelector_n_128 : STD_LOGIC;
  signal implicationSelector_n_129 : STD_LOGIC;
  signal implicationSelector_n_13 : STD_LOGIC;
  signal implicationSelector_n_130 : STD_LOGIC;
  signal implicationSelector_n_131 : STD_LOGIC;
  signal implicationSelector_n_132 : STD_LOGIC;
  signal implicationSelector_n_133 : STD_LOGIC;
  signal implicationSelector_n_134 : STD_LOGIC;
  signal implicationSelector_n_135 : STD_LOGIC;
  signal implicationSelector_n_136 : STD_LOGIC;
  signal implicationSelector_n_137 : STD_LOGIC;
  signal implicationSelector_n_138 : STD_LOGIC;
  signal implicationSelector_n_139 : STD_LOGIC;
  signal implicationSelector_n_14 : STD_LOGIC;
  signal implicationSelector_n_140 : STD_LOGIC;
  signal implicationSelector_n_141 : STD_LOGIC;
  signal implicationSelector_n_142 : STD_LOGIC;
  signal implicationSelector_n_143 : STD_LOGIC;
  signal implicationSelector_n_144 : STD_LOGIC;
  signal implicationSelector_n_145 : STD_LOGIC;
  signal implicationSelector_n_146 : STD_LOGIC;
  signal implicationSelector_n_147 : STD_LOGIC;
  signal implicationSelector_n_148 : STD_LOGIC;
  signal implicationSelector_n_149 : STD_LOGIC;
  signal implicationSelector_n_15 : STD_LOGIC;
  signal implicationSelector_n_150 : STD_LOGIC;
  signal implicationSelector_n_151 : STD_LOGIC;
  signal implicationSelector_n_152 : STD_LOGIC;
  signal implicationSelector_n_153 : STD_LOGIC;
  signal implicationSelector_n_154 : STD_LOGIC;
  signal implicationSelector_n_155 : STD_LOGIC;
  signal implicationSelector_n_156 : STD_LOGIC;
  signal implicationSelector_n_157 : STD_LOGIC;
  signal implicationSelector_n_158 : STD_LOGIC;
  signal implicationSelector_n_159 : STD_LOGIC;
  signal implicationSelector_n_16 : STD_LOGIC;
  signal implicationSelector_n_160 : STD_LOGIC;
  signal implicationSelector_n_161 : STD_LOGIC;
  signal implicationSelector_n_162 : STD_LOGIC;
  signal implicationSelector_n_163 : STD_LOGIC;
  signal implicationSelector_n_164 : STD_LOGIC;
  signal implicationSelector_n_165 : STD_LOGIC;
  signal implicationSelector_n_166 : STD_LOGIC;
  signal implicationSelector_n_167 : STD_LOGIC;
  signal implicationSelector_n_168 : STD_LOGIC;
  signal implicationSelector_n_169 : STD_LOGIC;
  signal implicationSelector_n_17 : STD_LOGIC;
  signal implicationSelector_n_170 : STD_LOGIC;
  signal implicationSelector_n_171 : STD_LOGIC;
  signal implicationSelector_n_172 : STD_LOGIC;
  signal implicationSelector_n_173 : STD_LOGIC;
  signal implicationSelector_n_174 : STD_LOGIC;
  signal implicationSelector_n_175 : STD_LOGIC;
  signal implicationSelector_n_176 : STD_LOGIC;
  signal implicationSelector_n_177 : STD_LOGIC;
  signal implicationSelector_n_178 : STD_LOGIC;
  signal implicationSelector_n_179 : STD_LOGIC;
  signal implicationSelector_n_18 : STD_LOGIC;
  signal implicationSelector_n_180 : STD_LOGIC;
  signal implicationSelector_n_181 : STD_LOGIC;
  signal implicationSelector_n_182 : STD_LOGIC;
  signal implicationSelector_n_183 : STD_LOGIC;
  signal implicationSelector_n_184 : STD_LOGIC;
  signal implicationSelector_n_185 : STD_LOGIC;
  signal implicationSelector_n_186 : STD_LOGIC;
  signal implicationSelector_n_187 : STD_LOGIC;
  signal implicationSelector_n_188 : STD_LOGIC;
  signal implicationSelector_n_189 : STD_LOGIC;
  signal implicationSelector_n_19 : STD_LOGIC;
  signal implicationSelector_n_190 : STD_LOGIC;
  signal implicationSelector_n_191 : STD_LOGIC;
  signal implicationSelector_n_192 : STD_LOGIC;
  signal implicationSelector_n_193 : STD_LOGIC;
  signal implicationSelector_n_194 : STD_LOGIC;
  signal implicationSelector_n_195 : STD_LOGIC;
  signal implicationSelector_n_196 : STD_LOGIC;
  signal implicationSelector_n_197 : STD_LOGIC;
  signal implicationSelector_n_198 : STD_LOGIC;
  signal implicationSelector_n_199 : STD_LOGIC;
  signal implicationSelector_n_20 : STD_LOGIC;
  signal implicationSelector_n_200 : STD_LOGIC;
  signal implicationSelector_n_201 : STD_LOGIC;
  signal implicationSelector_n_202 : STD_LOGIC;
  signal implicationSelector_n_203 : STD_LOGIC;
  signal implicationSelector_n_204 : STD_LOGIC;
  signal implicationSelector_n_205 : STD_LOGIC;
  signal implicationSelector_n_206 : STD_LOGIC;
  signal implicationSelector_n_207 : STD_LOGIC;
  signal implicationSelector_n_208 : STD_LOGIC;
  signal implicationSelector_n_209 : STD_LOGIC;
  signal implicationSelector_n_21 : STD_LOGIC;
  signal implicationSelector_n_210 : STD_LOGIC;
  signal implicationSelector_n_211 : STD_LOGIC;
  signal implicationSelector_n_212 : STD_LOGIC;
  signal implicationSelector_n_213 : STD_LOGIC;
  signal implicationSelector_n_214 : STD_LOGIC;
  signal implicationSelector_n_215 : STD_LOGIC;
  signal implicationSelector_n_216 : STD_LOGIC;
  signal implicationSelector_n_217 : STD_LOGIC;
  signal implicationSelector_n_218 : STD_LOGIC;
  signal implicationSelector_n_219 : STD_LOGIC;
  signal implicationSelector_n_22 : STD_LOGIC;
  signal implicationSelector_n_220 : STD_LOGIC;
  signal implicationSelector_n_221 : STD_LOGIC;
  signal implicationSelector_n_222 : STD_LOGIC;
  signal implicationSelector_n_223 : STD_LOGIC;
  signal implicationSelector_n_224 : STD_LOGIC;
  signal implicationSelector_n_225 : STD_LOGIC;
  signal implicationSelector_n_226 : STD_LOGIC;
  signal implicationSelector_n_227 : STD_LOGIC;
  signal implicationSelector_n_228 : STD_LOGIC;
  signal implicationSelector_n_229 : STD_LOGIC;
  signal implicationSelector_n_23 : STD_LOGIC;
  signal implicationSelector_n_230 : STD_LOGIC;
  signal implicationSelector_n_231 : STD_LOGIC;
  signal implicationSelector_n_232 : STD_LOGIC;
  signal implicationSelector_n_233 : STD_LOGIC;
  signal implicationSelector_n_234 : STD_LOGIC;
  signal implicationSelector_n_235 : STD_LOGIC;
  signal implicationSelector_n_236 : STD_LOGIC;
  signal implicationSelector_n_237 : STD_LOGIC;
  signal implicationSelector_n_238 : STD_LOGIC;
  signal implicationSelector_n_239 : STD_LOGIC;
  signal implicationSelector_n_24 : STD_LOGIC;
  signal implicationSelector_n_240 : STD_LOGIC;
  signal implicationSelector_n_241 : STD_LOGIC;
  signal implicationSelector_n_242 : STD_LOGIC;
  signal implicationSelector_n_243 : STD_LOGIC;
  signal implicationSelector_n_244 : STD_LOGIC;
  signal implicationSelector_n_245 : STD_LOGIC;
  signal implicationSelector_n_246 : STD_LOGIC;
  signal implicationSelector_n_247 : STD_LOGIC;
  signal implicationSelector_n_248 : STD_LOGIC;
  signal implicationSelector_n_249 : STD_LOGIC;
  signal implicationSelector_n_25 : STD_LOGIC;
  signal implicationSelector_n_250 : STD_LOGIC;
  signal implicationSelector_n_251 : STD_LOGIC;
  signal implicationSelector_n_252 : STD_LOGIC;
  signal implicationSelector_n_253 : STD_LOGIC;
  signal implicationSelector_n_254 : STD_LOGIC;
  signal implicationSelector_n_255 : STD_LOGIC;
  signal implicationSelector_n_256 : STD_LOGIC;
  signal implicationSelector_n_257 : STD_LOGIC;
  signal implicationSelector_n_258 : STD_LOGIC;
  signal implicationSelector_n_259 : STD_LOGIC;
  signal implicationSelector_n_26 : STD_LOGIC;
  signal implicationSelector_n_260 : STD_LOGIC;
  signal implicationSelector_n_261 : STD_LOGIC;
  signal implicationSelector_n_262 : STD_LOGIC;
  signal implicationSelector_n_263 : STD_LOGIC;
  signal implicationSelector_n_264 : STD_LOGIC;
  signal implicationSelector_n_265 : STD_LOGIC;
  signal implicationSelector_n_266 : STD_LOGIC;
  signal implicationSelector_n_267 : STD_LOGIC;
  signal implicationSelector_n_268 : STD_LOGIC;
  signal implicationSelector_n_269 : STD_LOGIC;
  signal implicationSelector_n_27 : STD_LOGIC;
  signal implicationSelector_n_270 : STD_LOGIC;
  signal implicationSelector_n_271 : STD_LOGIC;
  signal implicationSelector_n_272 : STD_LOGIC;
  signal implicationSelector_n_273 : STD_LOGIC;
  signal implicationSelector_n_274 : STD_LOGIC;
  signal implicationSelector_n_275 : STD_LOGIC;
  signal implicationSelector_n_276 : STD_LOGIC;
  signal implicationSelector_n_277 : STD_LOGIC;
  signal implicationSelector_n_278 : STD_LOGIC;
  signal implicationSelector_n_279 : STD_LOGIC;
  signal implicationSelector_n_28 : STD_LOGIC;
  signal implicationSelector_n_280 : STD_LOGIC;
  signal implicationSelector_n_281 : STD_LOGIC;
  signal implicationSelector_n_282 : STD_LOGIC;
  signal implicationSelector_n_283 : STD_LOGIC;
  signal implicationSelector_n_284 : STD_LOGIC;
  signal implicationSelector_n_285 : STD_LOGIC;
  signal implicationSelector_n_286 : STD_LOGIC;
  signal implicationSelector_n_287 : STD_LOGIC;
  signal implicationSelector_n_288 : STD_LOGIC;
  signal implicationSelector_n_289 : STD_LOGIC;
  signal implicationSelector_n_29 : STD_LOGIC;
  signal implicationSelector_n_290 : STD_LOGIC;
  signal implicationSelector_n_291 : STD_LOGIC;
  signal implicationSelector_n_292 : STD_LOGIC;
  signal implicationSelector_n_293 : STD_LOGIC;
  signal implicationSelector_n_294 : STD_LOGIC;
  signal implicationSelector_n_295 : STD_LOGIC;
  signal implicationSelector_n_296 : STD_LOGIC;
  signal implicationSelector_n_297 : STD_LOGIC;
  signal implicationSelector_n_298 : STD_LOGIC;
  signal implicationSelector_n_299 : STD_LOGIC;
  signal implicationSelector_n_3 : STD_LOGIC;
  signal implicationSelector_n_30 : STD_LOGIC;
  signal implicationSelector_n_300 : STD_LOGIC;
  signal implicationSelector_n_301 : STD_LOGIC;
  signal implicationSelector_n_302 : STD_LOGIC;
  signal implicationSelector_n_303 : STD_LOGIC;
  signal implicationSelector_n_304 : STD_LOGIC;
  signal implicationSelector_n_305 : STD_LOGIC;
  signal implicationSelector_n_306 : STD_LOGIC;
  signal implicationSelector_n_307 : STD_LOGIC;
  signal implicationSelector_n_308 : STD_LOGIC;
  signal implicationSelector_n_309 : STD_LOGIC;
  signal implicationSelector_n_31 : STD_LOGIC;
  signal implicationSelector_n_310 : STD_LOGIC;
  signal implicationSelector_n_311 : STD_LOGIC;
  signal implicationSelector_n_312 : STD_LOGIC;
  signal implicationSelector_n_313 : STD_LOGIC;
  signal implicationSelector_n_314 : STD_LOGIC;
  signal implicationSelector_n_315 : STD_LOGIC;
  signal implicationSelector_n_316 : STD_LOGIC;
  signal implicationSelector_n_317 : STD_LOGIC;
  signal implicationSelector_n_318 : STD_LOGIC;
  signal implicationSelector_n_319 : STD_LOGIC;
  signal implicationSelector_n_32 : STD_LOGIC;
  signal implicationSelector_n_320 : STD_LOGIC;
  signal implicationSelector_n_321 : STD_LOGIC;
  signal implicationSelector_n_322 : STD_LOGIC;
  signal implicationSelector_n_323 : STD_LOGIC;
  signal implicationSelector_n_324 : STD_LOGIC;
  signal implicationSelector_n_325 : STD_LOGIC;
  signal implicationSelector_n_326 : STD_LOGIC;
  signal implicationSelector_n_327 : STD_LOGIC;
  signal implicationSelector_n_328 : STD_LOGIC;
  signal implicationSelector_n_329 : STD_LOGIC;
  signal implicationSelector_n_33 : STD_LOGIC;
  signal implicationSelector_n_330 : STD_LOGIC;
  signal implicationSelector_n_331 : STD_LOGIC;
  signal implicationSelector_n_332 : STD_LOGIC;
  signal implicationSelector_n_333 : STD_LOGIC;
  signal implicationSelector_n_334 : STD_LOGIC;
  signal implicationSelector_n_335 : STD_LOGIC;
  signal implicationSelector_n_336 : STD_LOGIC;
  signal implicationSelector_n_337 : STD_LOGIC;
  signal implicationSelector_n_338 : STD_LOGIC;
  signal implicationSelector_n_339 : STD_LOGIC;
  signal implicationSelector_n_34 : STD_LOGIC;
  signal implicationSelector_n_340 : STD_LOGIC;
  signal implicationSelector_n_341 : STD_LOGIC;
  signal implicationSelector_n_342 : STD_LOGIC;
  signal implicationSelector_n_343 : STD_LOGIC;
  signal implicationSelector_n_344 : STD_LOGIC;
  signal implicationSelector_n_345 : STD_LOGIC;
  signal implicationSelector_n_346 : STD_LOGIC;
  signal implicationSelector_n_347 : STD_LOGIC;
  signal implicationSelector_n_348 : STD_LOGIC;
  signal implicationSelector_n_349 : STD_LOGIC;
  signal implicationSelector_n_35 : STD_LOGIC;
  signal implicationSelector_n_350 : STD_LOGIC;
  signal implicationSelector_n_351 : STD_LOGIC;
  signal implicationSelector_n_352 : STD_LOGIC;
  signal implicationSelector_n_353 : STD_LOGIC;
  signal implicationSelector_n_354 : STD_LOGIC;
  signal implicationSelector_n_355 : STD_LOGIC;
  signal implicationSelector_n_356 : STD_LOGIC;
  signal implicationSelector_n_357 : STD_LOGIC;
  signal implicationSelector_n_358 : STD_LOGIC;
  signal implicationSelector_n_359 : STD_LOGIC;
  signal implicationSelector_n_36 : STD_LOGIC;
  signal implicationSelector_n_360 : STD_LOGIC;
  signal implicationSelector_n_361 : STD_LOGIC;
  signal implicationSelector_n_362 : STD_LOGIC;
  signal implicationSelector_n_363 : STD_LOGIC;
  signal implicationSelector_n_364 : STD_LOGIC;
  signal implicationSelector_n_365 : STD_LOGIC;
  signal implicationSelector_n_366 : STD_LOGIC;
  signal implicationSelector_n_367 : STD_LOGIC;
  signal implicationSelector_n_368 : STD_LOGIC;
  signal implicationSelector_n_369 : STD_LOGIC;
  signal implicationSelector_n_37 : STD_LOGIC;
  signal implicationSelector_n_370 : STD_LOGIC;
  signal implicationSelector_n_371 : STD_LOGIC;
  signal implicationSelector_n_372 : STD_LOGIC;
  signal implicationSelector_n_373 : STD_LOGIC;
  signal implicationSelector_n_374 : STD_LOGIC;
  signal implicationSelector_n_375 : STD_LOGIC;
  signal implicationSelector_n_376 : STD_LOGIC;
  signal implicationSelector_n_377 : STD_LOGIC;
  signal implicationSelector_n_378 : STD_LOGIC;
  signal implicationSelector_n_379 : STD_LOGIC;
  signal implicationSelector_n_38 : STD_LOGIC;
  signal implicationSelector_n_380 : STD_LOGIC;
  signal implicationSelector_n_381 : STD_LOGIC;
  signal implicationSelector_n_382 : STD_LOGIC;
  signal implicationSelector_n_383 : STD_LOGIC;
  signal implicationSelector_n_384 : STD_LOGIC;
  signal implicationSelector_n_385 : STD_LOGIC;
  signal implicationSelector_n_386 : STD_LOGIC;
  signal implicationSelector_n_387 : STD_LOGIC;
  signal implicationSelector_n_388 : STD_LOGIC;
  signal implicationSelector_n_389 : STD_LOGIC;
  signal implicationSelector_n_39 : STD_LOGIC;
  signal implicationSelector_n_390 : STD_LOGIC;
  signal implicationSelector_n_391 : STD_LOGIC;
  signal implicationSelector_n_392 : STD_LOGIC;
  signal implicationSelector_n_393 : STD_LOGIC;
  signal implicationSelector_n_394 : STD_LOGIC;
  signal implicationSelector_n_395 : STD_LOGIC;
  signal implicationSelector_n_396 : STD_LOGIC;
  signal implicationSelector_n_397 : STD_LOGIC;
  signal implicationSelector_n_398 : STD_LOGIC;
  signal implicationSelector_n_399 : STD_LOGIC;
  signal implicationSelector_n_4 : STD_LOGIC;
  signal implicationSelector_n_40 : STD_LOGIC;
  signal implicationSelector_n_400 : STD_LOGIC;
  signal implicationSelector_n_401 : STD_LOGIC;
  signal implicationSelector_n_402 : STD_LOGIC;
  signal implicationSelector_n_403 : STD_LOGIC;
  signal implicationSelector_n_404 : STD_LOGIC;
  signal implicationSelector_n_405 : STD_LOGIC;
  signal implicationSelector_n_406 : STD_LOGIC;
  signal implicationSelector_n_407 : STD_LOGIC;
  signal implicationSelector_n_408 : STD_LOGIC;
  signal implicationSelector_n_409 : STD_LOGIC;
  signal implicationSelector_n_41 : STD_LOGIC;
  signal implicationSelector_n_410 : STD_LOGIC;
  signal implicationSelector_n_411 : STD_LOGIC;
  signal implicationSelector_n_412 : STD_LOGIC;
  signal implicationSelector_n_413 : STD_LOGIC;
  signal implicationSelector_n_414 : STD_LOGIC;
  signal implicationSelector_n_415 : STD_LOGIC;
  signal implicationSelector_n_416 : STD_LOGIC;
  signal implicationSelector_n_417 : STD_LOGIC;
  signal implicationSelector_n_418 : STD_LOGIC;
  signal implicationSelector_n_419 : STD_LOGIC;
  signal implicationSelector_n_42 : STD_LOGIC;
  signal implicationSelector_n_420 : STD_LOGIC;
  signal implicationSelector_n_421 : STD_LOGIC;
  signal implicationSelector_n_422 : STD_LOGIC;
  signal implicationSelector_n_423 : STD_LOGIC;
  signal implicationSelector_n_424 : STD_LOGIC;
  signal implicationSelector_n_425 : STD_LOGIC;
  signal implicationSelector_n_426 : STD_LOGIC;
  signal implicationSelector_n_427 : STD_LOGIC;
  signal implicationSelector_n_428 : STD_LOGIC;
  signal implicationSelector_n_429 : STD_LOGIC;
  signal implicationSelector_n_43 : STD_LOGIC;
  signal implicationSelector_n_430 : STD_LOGIC;
  signal implicationSelector_n_431 : STD_LOGIC;
  signal implicationSelector_n_432 : STD_LOGIC;
  signal implicationSelector_n_433 : STD_LOGIC;
  signal implicationSelector_n_434 : STD_LOGIC;
  signal implicationSelector_n_435 : STD_LOGIC;
  signal implicationSelector_n_436 : STD_LOGIC;
  signal implicationSelector_n_437 : STD_LOGIC;
  signal implicationSelector_n_438 : STD_LOGIC;
  signal implicationSelector_n_439 : STD_LOGIC;
  signal implicationSelector_n_44 : STD_LOGIC;
  signal implicationSelector_n_440 : STD_LOGIC;
  signal implicationSelector_n_441 : STD_LOGIC;
  signal implicationSelector_n_442 : STD_LOGIC;
  signal implicationSelector_n_443 : STD_LOGIC;
  signal implicationSelector_n_444 : STD_LOGIC;
  signal implicationSelector_n_445 : STD_LOGIC;
  signal implicationSelector_n_446 : STD_LOGIC;
  signal implicationSelector_n_447 : STD_LOGIC;
  signal implicationSelector_n_448 : STD_LOGIC;
  signal implicationSelector_n_449 : STD_LOGIC;
  signal implicationSelector_n_45 : STD_LOGIC;
  signal implicationSelector_n_450 : STD_LOGIC;
  signal implicationSelector_n_451 : STD_LOGIC;
  signal implicationSelector_n_452 : STD_LOGIC;
  signal implicationSelector_n_453 : STD_LOGIC;
  signal implicationSelector_n_454 : STD_LOGIC;
  signal implicationSelector_n_455 : STD_LOGIC;
  signal implicationSelector_n_456 : STD_LOGIC;
  signal implicationSelector_n_457 : STD_LOGIC;
  signal implicationSelector_n_458 : STD_LOGIC;
  signal implicationSelector_n_459 : STD_LOGIC;
  signal implicationSelector_n_46 : STD_LOGIC;
  signal implicationSelector_n_460 : STD_LOGIC;
  signal implicationSelector_n_461 : STD_LOGIC;
  signal implicationSelector_n_462 : STD_LOGIC;
  signal implicationSelector_n_463 : STD_LOGIC;
  signal implicationSelector_n_464 : STD_LOGIC;
  signal implicationSelector_n_465 : STD_LOGIC;
  signal implicationSelector_n_466 : STD_LOGIC;
  signal implicationSelector_n_467 : STD_LOGIC;
  signal implicationSelector_n_468 : STD_LOGIC;
  signal implicationSelector_n_469 : STD_LOGIC;
  signal implicationSelector_n_47 : STD_LOGIC;
  signal implicationSelector_n_470 : STD_LOGIC;
  signal implicationSelector_n_471 : STD_LOGIC;
  signal implicationSelector_n_472 : STD_LOGIC;
  signal implicationSelector_n_473 : STD_LOGIC;
  signal implicationSelector_n_474 : STD_LOGIC;
  signal implicationSelector_n_475 : STD_LOGIC;
  signal implicationSelector_n_476 : STD_LOGIC;
  signal implicationSelector_n_477 : STD_LOGIC;
  signal implicationSelector_n_478 : STD_LOGIC;
  signal implicationSelector_n_479 : STD_LOGIC;
  signal implicationSelector_n_48 : STD_LOGIC;
  signal implicationSelector_n_480 : STD_LOGIC;
  signal implicationSelector_n_481 : STD_LOGIC;
  signal implicationSelector_n_482 : STD_LOGIC;
  signal implicationSelector_n_483 : STD_LOGIC;
  signal implicationSelector_n_484 : STD_LOGIC;
  signal implicationSelector_n_485 : STD_LOGIC;
  signal implicationSelector_n_486 : STD_LOGIC;
  signal implicationSelector_n_487 : STD_LOGIC;
  signal implicationSelector_n_488 : STD_LOGIC;
  signal implicationSelector_n_489 : STD_LOGIC;
  signal implicationSelector_n_49 : STD_LOGIC;
  signal implicationSelector_n_490 : STD_LOGIC;
  signal implicationSelector_n_491 : STD_LOGIC;
  signal implicationSelector_n_492 : STD_LOGIC;
  signal implicationSelector_n_493 : STD_LOGIC;
  signal implicationSelector_n_494 : STD_LOGIC;
  signal implicationSelector_n_495 : STD_LOGIC;
  signal implicationSelector_n_496 : STD_LOGIC;
  signal implicationSelector_n_497 : STD_LOGIC;
  signal implicationSelector_n_498 : STD_LOGIC;
  signal implicationSelector_n_499 : STD_LOGIC;
  signal implicationSelector_n_5 : STD_LOGIC;
  signal implicationSelector_n_50 : STD_LOGIC;
  signal implicationSelector_n_500 : STD_LOGIC;
  signal implicationSelector_n_501 : STD_LOGIC;
  signal implicationSelector_n_502 : STD_LOGIC;
  signal implicationSelector_n_503 : STD_LOGIC;
  signal implicationSelector_n_504 : STD_LOGIC;
  signal implicationSelector_n_505 : STD_LOGIC;
  signal implicationSelector_n_506 : STD_LOGIC;
  signal implicationSelector_n_507 : STD_LOGIC;
  signal implicationSelector_n_508 : STD_LOGIC;
  signal implicationSelector_n_509 : STD_LOGIC;
  signal implicationSelector_n_51 : STD_LOGIC;
  signal implicationSelector_n_510 : STD_LOGIC;
  signal implicationSelector_n_511 : STD_LOGIC;
  signal implicationSelector_n_512 : STD_LOGIC;
  signal implicationSelector_n_513 : STD_LOGIC;
  signal implicationSelector_n_514 : STD_LOGIC;
  signal implicationSelector_n_515 : STD_LOGIC;
  signal implicationSelector_n_516 : STD_LOGIC;
  signal implicationSelector_n_517 : STD_LOGIC;
  signal implicationSelector_n_518 : STD_LOGIC;
  signal implicationSelector_n_519 : STD_LOGIC;
  signal implicationSelector_n_52 : STD_LOGIC;
  signal implicationSelector_n_520 : STD_LOGIC;
  signal implicationSelector_n_521 : STD_LOGIC;
  signal implicationSelector_n_522 : STD_LOGIC;
  signal implicationSelector_n_523 : STD_LOGIC;
  signal implicationSelector_n_524 : STD_LOGIC;
  signal implicationSelector_n_525 : STD_LOGIC;
  signal implicationSelector_n_526 : STD_LOGIC;
  signal implicationSelector_n_527 : STD_LOGIC;
  signal implicationSelector_n_528 : STD_LOGIC;
  signal implicationSelector_n_529 : STD_LOGIC;
  signal implicationSelector_n_53 : STD_LOGIC;
  signal implicationSelector_n_530 : STD_LOGIC;
  signal implicationSelector_n_531 : STD_LOGIC;
  signal implicationSelector_n_532 : STD_LOGIC;
  signal implicationSelector_n_533 : STD_LOGIC;
  signal implicationSelector_n_534 : STD_LOGIC;
  signal implicationSelector_n_535 : STD_LOGIC;
  signal implicationSelector_n_536 : STD_LOGIC;
  signal implicationSelector_n_537 : STD_LOGIC;
  signal implicationSelector_n_538 : STD_LOGIC;
  signal implicationSelector_n_539 : STD_LOGIC;
  signal implicationSelector_n_54 : STD_LOGIC;
  signal implicationSelector_n_540 : STD_LOGIC;
  signal implicationSelector_n_541 : STD_LOGIC;
  signal implicationSelector_n_542 : STD_LOGIC;
  signal implicationSelector_n_543 : STD_LOGIC;
  signal implicationSelector_n_544 : STD_LOGIC;
  signal implicationSelector_n_545 : STD_LOGIC;
  signal implicationSelector_n_546 : STD_LOGIC;
  signal implicationSelector_n_547 : STD_LOGIC;
  signal implicationSelector_n_548 : STD_LOGIC;
  signal implicationSelector_n_549 : STD_LOGIC;
  signal implicationSelector_n_55 : STD_LOGIC;
  signal implicationSelector_n_550 : STD_LOGIC;
  signal implicationSelector_n_551 : STD_LOGIC;
  signal implicationSelector_n_553 : STD_LOGIC;
  signal implicationSelector_n_554 : STD_LOGIC;
  signal implicationSelector_n_555 : STD_LOGIC;
  signal implicationSelector_n_556 : STD_LOGIC;
  signal implicationSelector_n_557 : STD_LOGIC;
  signal implicationSelector_n_558 : STD_LOGIC;
  signal implicationSelector_n_559 : STD_LOGIC;
  signal implicationSelector_n_56 : STD_LOGIC;
  signal implicationSelector_n_560 : STD_LOGIC;
  signal implicationSelector_n_562 : STD_LOGIC;
  signal implicationSelector_n_563 : STD_LOGIC;
  signal implicationSelector_n_564 : STD_LOGIC;
  signal implicationSelector_n_57 : STD_LOGIC;
  signal implicationSelector_n_570 : STD_LOGIC;
  signal implicationSelector_n_571 : STD_LOGIC;
  signal implicationSelector_n_572 : STD_LOGIC;
  signal implicationSelector_n_573 : STD_LOGIC;
  signal implicationSelector_n_574 : STD_LOGIC;
  signal implicationSelector_n_58 : STD_LOGIC;
  signal implicationSelector_n_59 : STD_LOGIC;
  signal implicationSelector_n_6 : STD_LOGIC;
  signal implicationSelector_n_60 : STD_LOGIC;
  signal implicationSelector_n_61 : STD_LOGIC;
  signal implicationSelector_n_62 : STD_LOGIC;
  signal implicationSelector_n_63 : STD_LOGIC;
  signal implicationSelector_n_64 : STD_LOGIC;
  signal implicationSelector_n_65 : STD_LOGIC;
  signal implicationSelector_n_66 : STD_LOGIC;
  signal implicationSelector_n_67 : STD_LOGIC;
  signal implicationSelector_n_68 : STD_LOGIC;
  signal implicationSelector_n_69 : STD_LOGIC;
  signal implicationSelector_n_7 : STD_LOGIC;
  signal implicationSelector_n_70 : STD_LOGIC;
  signal implicationSelector_n_71 : STD_LOGIC;
  signal implicationSelector_n_72 : STD_LOGIC;
  signal implicationSelector_n_73 : STD_LOGIC;
  signal implicationSelector_n_74 : STD_LOGIC;
  signal implicationSelector_n_75 : STD_LOGIC;
  signal implicationSelector_n_76 : STD_LOGIC;
  signal implicationSelector_n_77 : STD_LOGIC;
  signal implicationSelector_n_78 : STD_LOGIC;
  signal implicationSelector_n_79 : STD_LOGIC;
  signal implicationSelector_n_8 : STD_LOGIC;
  signal implicationSelector_n_80 : STD_LOGIC;
  signal implicationSelector_n_81 : STD_LOGIC;
  signal implicationSelector_n_82 : STD_LOGIC;
  signal implicationSelector_n_83 : STD_LOGIC;
  signal implicationSelector_n_84 : STD_LOGIC;
  signal implicationSelector_n_85 : STD_LOGIC;
  signal implicationSelector_n_86 : STD_LOGIC;
  signal implicationSelector_n_87 : STD_LOGIC;
  signal implicationSelector_n_88 : STD_LOGIC;
  signal implicationSelector_n_89 : STD_LOGIC;
  signal implicationSelector_n_9 : STD_LOGIC;
  signal implicationSelector_n_90 : STD_LOGIC;
  signal implicationSelector_n_91 : STD_LOGIC;
  signal implicationSelector_n_92 : STD_LOGIC;
  signal implicationSelector_n_93 : STD_LOGIC;
  signal implicationSelector_n_94 : STD_LOGIC;
  signal implicationSelector_n_95 : STD_LOGIC;
  signal implicationSelector_n_96 : STD_LOGIC;
  signal implicationSelector_n_97 : STD_LOGIC;
  signal implicationSelector_n_98 : STD_LOGIC;
  signal implicationSelector_n_99 : STD_LOGIC;
  signal implication_assignments : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal implication_valid_o_i_3_n_0 : STD_LOGIC;
  signal implication_variable_ids : STD_LOGIC_VECTOR ( 34 downto 3 );
  signal in3 : STD_LOGIC;
  signal in4 : STD_LOGIC;
  signal is_unit : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal op_code_read : STD_LOGIC;
  signal output_status : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \output_status[2]_i_5_n_0\ : STD_LOGIC;
  signal \^s01_axi_aresetn_0\ : STD_LOGIC;
  signal start_implication_finder_i_5_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal top_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal variable_2_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal variable_3_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_status_reg1 : STD_LOGIC;
  signal write_to_status_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_9\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2\ : label is "soft_lutpair330";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[0]\ : label is "FSM_sequential_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]_rep\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[0]_rep\ : label is "FSM_sequential_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]_rep__0\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[0]_rep__0\ : label is "FSM_sequential_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]_rep__1\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[0]_rep__1\ : label is "FSM_sequential_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[1]\ : label is "FSM_sequential_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]_rep\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[1]_rep\ : label is "FSM_sequential_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]_rep__0\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[1]_rep__0\ : label is "FSM_sequential_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]_rep__1\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of \FSM_sequential_state_reg[1]_rep__1\ : label is "FSM_sequential_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "EVALUATE:001,PROPAGATE_IMPLICATIONS:000,BACKTRACK:101,PROPAGATE_DECISIONS:100,UPDATE_CLAUSES:110,IDLE:011,GET_IMPLICATION:010";
  attribute ORIG_CELL_NAME of broadcast_implication_reg : label is "broadcast_implication_reg";
  attribute ORIG_CELL_NAME of broadcast_implication_reg_rep : label is "broadcast_implication_reg";
  attribute ORIG_CELL_NAME of \broadcast_implication_reg_rep__0\ : label is "broadcast_implication_reg";
  attribute SOFT_HLUTNM of clear_cpu_req_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of clear_cpu_req_i_2 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of implication_valid_o_i_3 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \output_status[2]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \output_status[2]_i_5\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \slv_reg4[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \slv_reg4[10]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \slv_reg4[11]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \slv_reg4[12]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \slv_reg4[13]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \slv_reg4[14]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \slv_reg4[15]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \slv_reg4[16]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \slv_reg4[17]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \slv_reg4[18]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \slv_reg4[19]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \slv_reg4[1]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \slv_reg4[20]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \slv_reg4[21]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \slv_reg4[22]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \slv_reg4[23]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \slv_reg4[24]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \slv_reg4[25]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \slv_reg4[26]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \slv_reg4[27]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \slv_reg4[28]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \slv_reg4[29]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \slv_reg4[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \slv_reg4[30]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \slv_reg4[31]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \slv_reg4[3]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \slv_reg4[4]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \slv_reg4[5]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \slv_reg4[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \slv_reg4[7]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \slv_reg4[8]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \slv_reg4[9]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of start_implication_finder_i_5 : label is "soft_lutpair331";
begin
  fifo_wr_en <= \^fifo_wr_en\;
  s01_axi_aresetn_0 <= \^s01_axi_aresetn_0\;
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => \state__0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \FSM_sequential_state_reg[1]_rep_n_0\,
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => in4,
      I1 => in3,
      O => \FSM_sequential_state[0]_i_9_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D050D850"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state[2]_i_2_n_0\,
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[10].clauseModule_n_7\,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[10].clauseModule_n_8\,
      Q => \FSM_sequential_state_reg[0]_rep_n_0\,
      R => '0'
    );
\FSM_sequential_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[10].clauseModule_n_9\,
      Q => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      R => '0'
    );
\FSM_sequential_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[10].clauseModule_n_10\,
      Q => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_555,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_556,
      Q => \FSM_sequential_state_reg[1]_rep_n_0\,
      R => '0'
    );
\FSM_sequential_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_557,
      Q => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      R => '0'
    );
\FSM_sequential_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_558,
      Q => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => \state__0\(2),
      R => '0'
    );
\axi_reg5_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \axi_reg5_o__0\,
      D => chosen_implication_assignment,
      Q => implication_o(0),
      R => '0'
    );
\axi_reg5_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \axi_reg5_o__0\,
      D => chosen_implication_variable_id(0),
      Q => implication_o(1),
      R => '0'
    );
\axi_reg5_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \axi_reg5_o__0\,
      D => chosen_implication_variable_id(1),
      Q => implication_o(2),
      R => '0'
    );
\axi_reg5_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \axi_reg5_o__0\,
      D => chosen_implication_variable_id(2),
      Q => implication_o(3),
      R => '0'
    );
\axi_reg5_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \axi_reg5_o__0\,
      D => chosen_implication_variable_id(3),
      Q => implication_o(4),
      R => '0'
    );
\axi_reg5_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \axi_reg5_o__0\,
      D => chosen_implication_variable_id(4),
      Q => implication_o(5),
      R => '0'
    );
broadcast_implication_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_570,
      Q => broadcast_implication_reg_n_0,
      R => '0'
    );
broadcast_implication_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_573,
      Q => broadcast_implication_reg_rep_n_0,
      R => '0'
    );
\broadcast_implication_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_574,
      Q => \broadcast_implication_reg_rep__0_n_0\,
      R => '0'
    );
clear_cpu_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => clear_cpu_req_i_2_n_0,
      I3 => s01_axi_aresetn,
      I4 => op_code_read,
      O => clear_cpu_req_i_1_n_0
    );
clear_cpu_req_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => clear_cpu_req_i_2_n_0
    );
clear_cpu_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clear_cpu_req_i_1_n_0,
      Q => op_code_read,
      R => '0'
    );
\generate_clause_modules[0].clauseModule\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule
     port map (
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[0].clauseModule_n_1\,
      clause_in_use_reg_0 => \generate_clause_modules[0].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[16].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(0),
      implication_variable_ids(1 downto 0) => implication_variable_ids(4 downto 3),
      is_unit(0) => is_unit(0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_184 => \generate_clause_modules[2].clauseModule_n_8\,
      start_implication_finder_reg_i_184_0 => \generate_clause_modules[1].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_551,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[0].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_4,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[0].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[0].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[0].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[0].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[0].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_550,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_233,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[0].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[0].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\(4 downto 0) => variable_2_id(4 downto 0),
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_549,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[0].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_234,
      \variable_3_id_reg[4]_0\(4 downto 0) => variable_3_id(4 downto 0),
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[10].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\
     port map (
      \FSM_sequential_state[0]_i_15\ => \generate_clause_modules[10].clauseModule_n_11\,
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state[0]_i_3_n_0\,
      \FSM_sequential_state_reg[0]_0\ => implicationSelector_n_3,
      \FSM_sequential_state_reg[0]_rep__1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \FSM_sequential_state_reg[0]_rep__1_0\ => \generate_clause_modules[60].clauseModule_n_1\,
      \FSM_sequential_state_reg[0]_rep__1_1\ => \generate_clause_modules[89].clauseModule_n_9\,
      \FSM_sequential_state_reg[0]_rep__1_2\ => \generate_clause_modules[19].clauseModule_n_10\,
      \FSM_sequential_state_reg[0]_rep__1_3\ => \generate_clause_modules[72].clauseModule_n_3\,
      \FSM_sequential_state_reg[0]_rep__1_4\ => \FSM_sequential_state[0]_i_9_n_0\,
      \FSM_sequential_state_reg[2]\ => \generate_clause_modules[10].clauseModule_n_7\,
      \FSM_sequential_state_reg[2]_0\ => \generate_clause_modules[10].clauseModule_n_8\,
      \FSM_sequential_state_reg[2]_1\ => \generate_clause_modules[10].clauseModule_n_9\,
      \FSM_sequential_state_reg[2]_2\ => \generate_clause_modules[10].clauseModule_n_10\,
      Q(6 downto 0) => Q(8 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[10].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[10].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[10].clauseModule_n_13\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(10),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_7_0\ => \generate_clause_modules[9].clauseModule_n_6\,
      \implication_variable_id[1]_i_7\ => \generate_clause_modules[9].clauseModule_n_8\,
      is_unit(0) => is_unit(10),
      \output_status[2]_i_4\ => \generate_clause_modules[76].clauseModule_n_2\,
      \output_status[2]_i_4_0\ => \generate_clause_modules[3].clauseModule_n_11\,
      \output_status[2]_i_4_1\ => \generate_clause_modules[64].clauseModule_n_2\,
      \output_status[2]_i_4_2\ => \generate_clause_modules[77].clauseModule_n_8\,
      \output_status[2]_i_4_3\ => \generate_clause_modules[81].clauseModule_n_8\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[4]\ => \generate_clause_modules[10].clauseModule_n_0\,
      start_implication_finder_i_15(2) => is_unit(63),
      start_implication_finder_i_15(1) => is_unit(11),
      start_implication_finder_i_15(0) => is_unit(9),
      \state__0\(1) => \state__0\(2),
      \state__0\(0) => \state__0\(0),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[10].clauseModule_n_15\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_521,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[10].clauseModule_n_12\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_18,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[10].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[10].clauseModule_n_28\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[10].clauseModule_n_29\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[10].clauseModule_n_30\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[10].clauseModule_n_31\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[10].clauseModule_n_14\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_520,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_19,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[10].clauseModule_n_34\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_33\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[10].clauseModule_n_32\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[10].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[10].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[10].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[10].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[10].clauseModule_n_19\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[10].clauseModule_n_20\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[10].clauseModule_n_21\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[10].clauseModule_n_16\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_519,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_36\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_178,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[10].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[10].clauseModule_n_23\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[10].clauseModule_n_24\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[10].clauseModule_n_25\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[10].clauseModule_n_26\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[11].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\
     port map (
      CO(0) => \generate_clause_modules[11].clauseModule_n_10\,
      DI(0) => \generate_clause_modules[11].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(2) => \generate_clause_modules[8].clauseModule_n_0\,
      S(1) => \generate_clause_modules[5].clauseModule_n_1\,
      S(0) => \generate_clause_modules[2].clauseModule_n_1\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[11].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[11].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[11].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[11].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[11].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[11].clauseModule_n_2\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(11),
      \implication_variable_id[2]_i_7\ => \generate_clause_modules[10].clauseModule_n_34\,
      \implication_variable_id[3]_i_23\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_23_0\ => \generate_clause_modules[10].clauseModule_n_4\,
      \implication_variable_id[3]_i_24\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_24_0\ => \generate_clause_modules[10].clauseModule_n_33\,
      \implication_variable_id[4]_i_35\ => \generate_clause_modules[10].clauseModule_n_6\,
      \implication_variable_id[4]_i_36\ => implicationSelector_n_1,
      \implication_variable_id[4]_i_36_0\ => \generate_clause_modules[10].clauseModule_n_32\,
      is_unit(1 downto 0) => is_unit(10 downto 9),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_280 => \generate_clause_modules[10].clauseModule_n_13\,
      start_implication_finder_reg_i_280_0 => \generate_clause_modules[10].clauseModule_n_36\,
      start_implication_finder_reg_i_280_1 => \generate_clause_modules[10].clauseModule_n_1\,
      \state__0\(0) => \state__0\(2),
      state_reg(2) => \generate_clause_modules[90].clauseModule_n_7\,
      state_reg(1) => \generate_clause_modules[89].clauseModule_n_0\,
      state_reg(0) => \generate_clause_modules[86].clauseModule_n_0\,
      state_reg_i_19_0(3) => \generate_clause_modules[47].clauseModule_n_0\,
      state_reg_i_19_0(2) => \generate_clause_modules[44].clauseModule_n_0\,
      state_reg_i_19_0(1) => \generate_clause_modules[41].clauseModule_n_0\,
      state_reg_i_19_0(0) => \generate_clause_modules[38].clauseModule_n_0\,
      state_reg_i_2_0(3) => \generate_clause_modules[82].clauseModule_n_0\,
      state_reg_i_2_0(2) => \generate_clause_modules[80].clauseModule_n_0\,
      state_reg_i_2_0(1) => \generate_clause_modules[77].clauseModule_n_0\,
      state_reg_i_2_0(0) => \generate_clause_modules[74].clauseModule_n_0\,
      state_reg_i_3_0(3) => \generate_clause_modules[70].clauseModule_n_0\,
      state_reg_i_3_0(2) => \generate_clause_modules[68].clauseModule_n_1\,
      state_reg_i_3_0(1) => \generate_clause_modules[65].clauseModule_n_0\,
      state_reg_i_3_0(0) => \generate_clause_modules[62].clauseModule_n_1\,
      state_reg_i_50_0(3) => \generate_clause_modules[35].clauseModule_n_0\,
      state_reg_i_50_0(2) => \generate_clause_modules[32].clauseModule_n_0\,
      state_reg_i_50_0(1) => \generate_clause_modules[29].clauseModule_n_1\,
      state_reg_i_50_0(0) => \generate_clause_modules[26].clauseModule_n_0\,
      state_reg_i_79_0(3) => \generate_clause_modules[22].clauseModule_n_1\,
      state_reg_i_79_0(2) => \generate_clause_modules[20].clauseModule_n_1\,
      state_reg_i_79_0(1) => \generate_clause_modules[17].clauseModule_n_1\,
      state_reg_i_79_0(0) => \generate_clause_modules[14].clauseModule_n_0\,
      state_reg_i_7_0(3) => \generate_clause_modules[59].clauseModule_n_0\,
      state_reg_i_7_0(2) => \generate_clause_modules[56].clauseModule_n_0\,
      state_reg_i_7_0(1) => \generate_clause_modules[53].clauseModule_n_2\,
      state_reg_i_7_0(0) => \generate_clause_modules[50].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[11].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_518,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(11),
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[11].clauseModule_n_30\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_20,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[11].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[11].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[11].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[11].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[11].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[11].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_517,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_239,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[11].clauseModule_n_7\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[11].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[11].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[11].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[11].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[11].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[11].clauseModule_n_18\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[11].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_516,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_240,
      \variable_3_id_reg[0]_0\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_id_reg[0]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[11].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[11].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[11].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[11].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[11].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[12].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\
     port map (
      Q(2) => Q(8),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[12].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[12].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[12].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[12].clauseModule_n_7\,
      clause_in_use_reg_1 => \generate_clause_modules[4].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[5].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(12),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_7_0\ => \generate_clause_modules[11].clauseModule_n_7\,
      \implication_variable_id[1]_i_7\(0) => is_unit(11),
      \implication_variable_id[1]_i_7_0\ => \generate_clause_modules[11].clauseModule_n_9\,
      is_unit(0) => is_unit(12),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_150 => \generate_clause_modules[13].clauseModule_n_1\,
      start_implication_finder_reg_i_150_0 => \generate_clause_modules[14].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[12].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_515,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[12].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_21,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[12].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[12].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[12].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[12].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[12].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[12].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_514,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_22,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[12].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[12].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[12].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[12].clauseModule_n_3\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[12].clauseModule_n_5\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[12].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[12].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[12].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[12].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[12].clauseModule_n_15\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[12].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_513,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[12].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_179,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[12].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[12].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[12].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[12].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[12].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[13].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\
     port map (
      DI(0) => \generate_clause_modules[13].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[13].clauseModule_n_29\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[13].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[13].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[13].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[13].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[13].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[13].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[73].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(13),
      \implication_variable_id[2]_i_7\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_7_0\ => \generate_clause_modules[12].clauseModule_n_28\,
      \implication_variable_id[3]_i_23\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_23_0\ => \generate_clause_modules[12].clauseModule_n_3\,
      \implication_variable_id[3]_i_24\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_24_0\ => \generate_clause_modules[12].clauseModule_n_27\,
      \implication_variable_id[4]_i_35\(0) => is_unit(12),
      \implication_variable_id[4]_i_35_0\ => \generate_clause_modules[12].clauseModule_n_5\,
      \implication_variable_id[4]_i_36\ => \generate_clause_modules[12].clauseModule_n_26\,
      is_unit(0) => is_unit(13),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_280 => \generate_clause_modules[12].clauseModule_n_7\,
      start_implication_finder_reg_i_280_0 => \generate_clause_modules[12].clauseModule_n_30\,
      start_implication_finder_reg_i_280_1 => \generate_clause_modules[12].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[13].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_512,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_23,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[13].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[13].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[13].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[13].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[13].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[13].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_511,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_24,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[13].clauseModule_n_7\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[13].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[13].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[13].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[13].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[13].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[13].clauseModule_n_17\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[13].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_510,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_180,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[13].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[13].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[13].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[13].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[13].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[14].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\
     port map (
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[14].clauseModule_n_3\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[14].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[14].clauseModule_n_8\,
      clause_in_use_reg_1 => \generate_clause_modules[2].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(14),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_7_0\ => \generate_clause_modules[13].clauseModule_n_7\,
      \implication_variable_id[1]_i_7\ => \generate_clause_modules[13].clauseModule_n_9\,
      is_unit(0) => is_unit(14),
      \output_status[2]_i_6\(3 downto 2) => is_unit(89 downto 88),
      \output_status[2]_i_6\(1 downto 0) => is_unit(13 downto 12),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[14].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_509,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[14].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[14].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[14].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_25,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[14].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[14].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[14].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[14].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[14].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[14].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_508,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_140,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[14].clauseModule_n_29\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[14].clauseModule_n_28\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[14].clauseModule_n_27\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[14].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[14].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[14].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[14].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[14].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[14].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[14].clauseModule_n_16\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[14].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_507,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[14].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_141,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[14].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[14].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[14].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[14].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[14].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[15].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\
     port map (
      CO(0) => \generate_clause_modules[15].clauseModule_n_30\,
      DI(2) => \generate_clause_modules[13].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[11].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[9].clauseModule_n_0\,
      \FSM_sequential_state[0]_i_16\ => \generate_clause_modules[15].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_6\(3) => is_unit(90),
      \FSM_sequential_state[0]_i_6\(2) => is_unit(32),
      \FSM_sequential_state[0]_i_6\(1 downto 0) => is_unit(14 downto 13),
      Q(2) => Q(7),
      Q(1 downto 0) => Q(5 downto 4),
      S(2) => \generate_clause_modules[13].clauseModule_n_29\,
      S(1) => \generate_clause_modules[11].clauseModule_n_30\,
      S(0) => \generate_clause_modules[9].clauseModule_n_28\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[15].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[15].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[15].clauseModule_n_7\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[15].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[15].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[15].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[7].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(15),
      \implication_variable_id[2]_i_7\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_7_0\ => \generate_clause_modules[14].clauseModule_n_29\,
      \implication_variable_id[3]_i_23\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_23_0\ => \generate_clause_modules[14].clauseModule_n_4\,
      \implication_variable_id[3]_i_24\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_24_0\ => \generate_clause_modules[14].clauseModule_n_28\,
      \implication_variable_id[4]_i_35\ => \generate_clause_modules[14].clauseModule_n_6\,
      \implication_variable_id[4]_i_36\ => \generate_clause_modules[14].clauseModule_n_27\,
      is_unit(0) => is_unit(15),
      \output_status[2]_i_4\ => \generate_clause_modules[55].clauseModule_n_9\,
      \output_status[2]_i_4_0\ => \generate_clause_modules[14].clauseModule_n_7\,
      \output_status[2]_i_4_1\ => \generate_clause_modules[56].clauseModule_n_3\,
      \output_status[2]_i_4_2\ => \generate_clause_modules[4].clauseModule_n_7\,
      \output_status[2]_i_4_3\ => \generate_clause_modules[60].clauseModule_n_2\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_263(0) => \generate_clause_modules[6].clauseModule_n_29\,
      start_implication_finder_reg_i_280_0 => \generate_clause_modules[14].clauseModule_n_8\,
      start_implication_finder_reg_i_280_1 => \generate_clause_modules[14].clauseModule_n_31\,
      start_implication_finder_reg_i_280_2 => \generate_clause_modules[14].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[15].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_506,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[15].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_26,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[15].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[15].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[15].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[15].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[15].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[15].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_505,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_241,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[15].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[15].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[15].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[15].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[15].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[15].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[15].clauseModule_n_18\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[15].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_504,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_242,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[15].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[15].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[15].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[15].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[15].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[16].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\
     port map (
      Q(4 downto 0) => Q(6 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[16].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[16].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[16].clauseModule_n_7\,
      clause_in_use_reg_1 => \generate_clause_modules[1].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(16),
      \implication_variable_id[0]_i_7\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_7_0\ => \generate_clause_modules[15].clauseModule_n_6\,
      \implication_variable_id[1]_i_7\(0) => is_unit(15),
      \implication_variable_id[1]_i_7_0\ => \generate_clause_modules[15].clauseModule_n_8\,
      is_unit(0) => is_unit(16),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[16].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[16].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_503,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[16].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_27,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[16].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[16].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[16].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[16].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[16].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[16].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_502,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_28,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[16].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[16].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[16].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[16].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[16].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[16].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[16].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[16].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[16].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[16].clauseModule_n_15\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[16].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_501,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[16].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_181,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[16].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[16].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[16].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[16].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[16].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[17].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\
     port map (
      DI(0) => \generate_clause_modules[17].clauseModule_n_3\,
      Q(4 downto 2) => Q(8 downto 6),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[17].clauseModule_n_11\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[17].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[17].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[17].clauseModule_n_9\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[17].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[17].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[1].clauseModule_n_1\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(17),
      \implication_variable_id[1]_i_46\ => implicationSelector_n_553,
      \implication_variable_id[1]_i_46_0\ => \generate_clause_modules[16].clauseModule_n_27\,
      \implication_variable_id[2]_i_46\ => \generate_clause_modules[16].clauseModule_n_26\,
      \implication_variable_id[2]_i_7\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_7_0\ => \generate_clause_modules[16].clauseModule_n_28\,
      \implication_variable_id[3]_i_20\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_20_0\ => \generate_clause_modules[16].clauseModule_n_4\,
      \implication_variable_id[4]_i_32\ => \generate_clause_modules[16].clauseModule_n_6\,
      is_unit(0) => is_unit(17),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[17].clauseModule_n_0\,
      start_implication_finder_reg_i_150 => \generate_clause_modules[15].clauseModule_n_0\,
      start_implication_finder_reg_i_263 => \generate_clause_modules[16].clauseModule_n_7\,
      start_implication_finder_reg_i_263_0 => \generate_clause_modules[16].clauseModule_n_30\,
      start_implication_finder_reg_i_263_1 => \generate_clause_modules[16].clauseModule_n_1\,
      \state__0\(0) => \state__0\(2),
      state_reg_i_84(1 downto 0) => is_unit(16 downto 15),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[17].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_500,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[17].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[17].clauseModule_n_31\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_142,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[17].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[17].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[17].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[17].clauseModule_n_28\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[17].clauseModule_n_29\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[17].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_499,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_143,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[17].clauseModule_n_8\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[17].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[17].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[17].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[17].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[17].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[17].clauseModule_n_19\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[17].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_498,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_29,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[17].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[17].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[17].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[17].clauseModule_n_23\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[17].clauseModule_n_24\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[18].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[18].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[18].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[18].clauseModule_n_7\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(18),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_6_0\ => \generate_clause_modules[17].clauseModule_n_8\,
      \implication_variable_id[1]_i_6\(0) => is_unit(17),
      \implication_variable_id[1]_i_6_0\ => \generate_clause_modules[17].clauseModule_n_10\,
      is_unit(0) => is_unit(18),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[18].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_497,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_144,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[18].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[18].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[18].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[18].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[18].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_496,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_145,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[18].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[18].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[18].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[18].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[18].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[18].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[18].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[18].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[18].clauseModule_n_15\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_495,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[18].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_182,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[18].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[18].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[18].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[18].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[18].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[19].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\
     port map (
      DI(0) => \generate_clause_modules[19].clauseModule_n_0\,
      \FSM_sequential_state[0]_i_2\ => \generate_clause_modules[26].clauseModule_n_4\,
      \FSM_sequential_state[0]_i_2_0\ => \generate_clause_modules[1].clauseModule_n_8\,
      \FSM_sequential_state[0]_i_2_1\ => \generate_clause_modules[23].clauseModule_n_10\,
      \FSM_sequential_state[0]_i_7_0\(4 downto 1) => is_unit(39 downto 36),
      \FSM_sequential_state[0]_i_7_0\(0) => is_unit(18),
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[19].clauseModule_n_9\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[19].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[19].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[19].clauseModule_n_7\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[19].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[19].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[2].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(19),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_6_0\ => \generate_clause_modules[18].clauseModule_n_28\,
      \implication_variable_id[3]_i_20\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_20_0\ => \generate_clause_modules[18].clauseModule_n_4\,
      \implication_variable_id[3]_i_25\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_25_0\ => \generate_clause_modules[18].clauseModule_n_27\,
      \implication_variable_id[4]_i_32\ => \generate_clause_modules[18].clauseModule_n_6\,
      \implication_variable_id[4]_i_37\ => \generate_clause_modules[18].clauseModule_n_26\,
      is_unit(0) => is_unit(19),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_150 => \generate_clause_modules[20].clauseModule_n_8\,
      start_implication_finder_reg_i_263 => \generate_clause_modules[18].clauseModule_n_7\,
      start_implication_finder_reg_i_263_0 => \generate_clause_modules[18].clauseModule_n_30\,
      start_implication_finder_reg_i_263_1 => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[19].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_494,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[19].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[19].clauseModule_n_30\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_30,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[19].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[19].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[19].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[19].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[19].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[19].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_493,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_243,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[19].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[19].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[19].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[19].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[19].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[19].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[19].clauseModule_n_18\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[19].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_492,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_244,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[19].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[19].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[19].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[19].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[19].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[1].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\
     port map (
      DI(0) => \generate_clause_modules[1].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_7\(3) => is_unit(30),
      \FSM_sequential_state[0]_i_7\(2) => is_unit(24),
      \FSM_sequential_state[0]_i_7\(1) => is_unit(21),
      \FSM_sequential_state[0]_i_7\(0) => is_unit(0),
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[1].clauseModule_n_30\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[1].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[1].clauseModule_n_7\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[1].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[1].clauseModule_n_3\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(1),
      \implication_variable_id[2]_i_9\ => \generate_clause_modules[0].clauseModule_n_26\,
      \implication_variable_id[3]_i_26\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_26_0\ => \generate_clause_modules[0].clauseModule_n_25\,
      \implication_variable_id[4]_i_38\ => implicationSelector_n_1,
      \implication_variable_id[4]_i_38_0\ => \generate_clause_modules[0].clauseModule_n_24\,
      is_unit(0) => is_unit(1),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[1].clauseModule_n_1\,
      \slv_reg0_reg[7]\ => \generate_clause_modules[1].clauseModule_n_0\,
      start_implication_finder_reg_i_297 => \generate_clause_modules[0].clauseModule_n_2\,
      start_implication_finder_reg_i_297_0 => \generate_clause_modules[0].clauseModule_n_28\,
      start_implication_finder_reg_i_297_1 => \generate_clause_modules[0].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[1].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_548,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[1].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_5,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[1].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[1].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[1].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[1].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[1].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[1].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_547,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_235,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[1].clauseModule_n_28\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[1].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[1].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[1].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[1].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[1].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[1].clauseModule_n_17\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[1].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_546,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_236,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[1].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[1].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[1].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[1].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[1].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[20].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\
     port map (
      Q(4) => Q(8),
      Q(3 downto 2) => Q(6 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[20].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[20].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[20].clauseModule_n_8\,
      clause_in_use_reg_1 => \generate_clause_modules[5].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(20),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_6_0\ => \generate_clause_modules[19].clauseModule_n_6\,
      \implication_variable_id[1]_i_6\ => \generate_clause_modules[19].clauseModule_n_8\,
      is_unit(0) => is_unit(20),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[8]\ => \generate_clause_modules[20].clauseModule_n_0\,
      state_reg_i_84(1 downto 0) => is_unit(19 downto 18),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_491,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[20].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_31,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[20].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[20].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[20].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[20].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[20].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_490,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_32,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_29\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[20].clauseModule_n_28\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[20].clauseModule_n_27\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[20].clauseModule_n_5\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[20].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[20].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[20].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[20].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[20].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[20].clauseModule_n_16\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_489,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[20].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_183,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[20].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[20].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[20].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[20].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[20].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[21].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\
     port map (
      DI(0) => \generate_clause_modules[21].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[21].clauseModule_n_30\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[21].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[21].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[21].clauseModule_n_9\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[21].clauseModule_n_3\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[21].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[21].clauseModule_n_2\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(21),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_6_0\ => \generate_clause_modules[20].clauseModule_n_29\,
      \implication_variable_id[3]_i_20\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_20_0\ => \generate_clause_modules[20].clauseModule_n_5\,
      \implication_variable_id[3]_i_25\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_25_0\ => \generate_clause_modules[20].clauseModule_n_28\,
      \implication_variable_id[4]_i_32\ => \generate_clause_modules[20].clauseModule_n_7\,
      \implication_variable_id[4]_i_37\ => \generate_clause_modules[20].clauseModule_n_27\,
      is_unit(0) => is_unit(20),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[21].clauseModule_n_0\,
      start_implication_finder_reg_i_263 => \generate_clause_modules[20].clauseModule_n_8\,
      start_implication_finder_reg_i_263_0 => \generate_clause_modules[20].clauseModule_n_31\,
      start_implication_finder_reg_i_263_1 => \generate_clause_modules[20].clauseModule_n_3\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[21].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_488,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(21),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_33,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[21].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[21].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[21].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[21].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[21].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[21].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_487,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_245,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[21].clauseModule_n_8\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[21].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[21].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[21].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[21].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[21].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[21].clauseModule_n_18\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[21].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_486,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_246,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[21].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[21].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[21].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[21].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[21].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[22].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[22].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[22].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[22].clauseModule_n_8\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(22),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_6_0\ => \generate_clause_modules[21].clauseModule_n_8\,
      \implication_variable_id[1]_i_6\ => \generate_clause_modules[21].clauseModule_n_10\,
      is_unit(0) => is_unit(22),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[22].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      state_reg_i_84(1) => is_unit(23),
      state_reg_i_84(0) => is_unit(21),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[22].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_485,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[22].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[22].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_34,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[22].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[22].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[22].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[22].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[22].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[22].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_484,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_35,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[22].clauseModule_n_29\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[22].clauseModule_n_28\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[22].clauseModule_n_27\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[22].clauseModule_n_5\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[22].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[22].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[22].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[22].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[22].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[22].clauseModule_n_16\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[22].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_483,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[22].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_184,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[22].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[22].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[22].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[22].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[22].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[23].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\
     port map (
      CO(0) => \generate_clause_modules[23].clauseModule_n_30\,
      DI(2) => \generate_clause_modules[21].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[19].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[17].clauseModule_n_3\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[23].clauseModule_n_9\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[23].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[23].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[23].clauseModule_n_7\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[23].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[23].clauseModule_n_3\,
      clause_in_use_reg_0 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(23),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_6_0\ => \generate_clause_modules[22].clauseModule_n_29\,
      \implication_variable_id[3]_i_20\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_20_0\ => \generate_clause_modules[22].clauseModule_n_5\,
      \implication_variable_id[3]_i_25\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_25_0\ => \generate_clause_modules[22].clauseModule_n_28\,
      \implication_variable_id[4]_i_32\ => \generate_clause_modules[22].clauseModule_n_7\,
      \implication_variable_id[4]_i_37\ => \generate_clause_modules[22].clauseModule_n_27\,
      is_unit(2) => is_unit(31),
      is_unit(1) => is_unit(27),
      is_unit(0) => is_unit(22),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[23].clauseModule_n_0\,
      start_implication_finder_reg_i_150 => \generate_clause_modules[21].clauseModule_n_2\,
      start_implication_finder_reg_i_234(0) => \generate_clause_modules[15].clauseModule_n_30\,
      start_implication_finder_reg_i_234_0(2) => \generate_clause_modules[21].clauseModule_n_30\,
      start_implication_finder_reg_i_234_0(1) => \generate_clause_modules[19].clauseModule_n_30\,
      start_implication_finder_reg_i_234_0(0) => \generate_clause_modules[17].clauseModule_n_31\,
      start_implication_finder_reg_i_263_0 => \generate_clause_modules[22].clauseModule_n_8\,
      start_implication_finder_reg_i_263_1 => \generate_clause_modules[22].clauseModule_n_31\,
      start_implication_finder_reg_i_263_2 => \generate_clause_modules[22].clauseModule_n_3\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[23].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_482,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(23),
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[23].clauseModule_n_10\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_36,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[23].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[23].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[23].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[23].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[23].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[23].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_481,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_37,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[23].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[23].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[23].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[23].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[23].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[23].clauseModule_n_18\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[23].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_480,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_185,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[23].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[23].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[23].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[23].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[23].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[24].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[24].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[24].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[24].clauseModule_n_7\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(24),
      \implication_variable_id[0]_i_6\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_6_0\ => \generate_clause_modules[23].clauseModule_n_6\,
      \implication_variable_id[1]_i_6\(0) => is_unit(23),
      \implication_variable_id[1]_i_6_0\ => \generate_clause_modules[23].clauseModule_n_8\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[24].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[24].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_479,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[24].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(24),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_38,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[24].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[24].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[24].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[24].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[24].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[24].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_478,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_39,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[24].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[24].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[24].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[24].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[24].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[24].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[24].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[24].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[24].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[24].clauseModule_n_15\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[24].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_477,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[24].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_186,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[24].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[24].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[24].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[24].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[24].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[25].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\
     port map (
      DI(0) => \generate_clause_modules[25].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[25].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[25].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[25].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[25].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[25].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[25].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[73].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(25),
      \implication_variable_id[2]_i_6\ => implicationSelector_n_1,
      \implication_variable_id[2]_i_6_0\ => \generate_clause_modules[24].clauseModule_n_28\,
      \implication_variable_id[3]_i_21\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_21_0\ => \generate_clause_modules[24].clauseModule_n_4\,
      \implication_variable_id[3]_i_25\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_25_0\ => \generate_clause_modules[24].clauseModule_n_27\,
      \implication_variable_id[4]_i_33\(0) => is_unit(24),
      \implication_variable_id[4]_i_33_0\ => \generate_clause_modules[24].clauseModule_n_6\,
      \implication_variable_id[4]_i_37\ => \generate_clause_modules[24].clauseModule_n_26\,
      is_unit(0) => is_unit(25),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_116 => \generate_clause_modules[26].clauseModule_n_3\,
      start_implication_finder_reg_i_234 => \generate_clause_modules[24].clauseModule_n_7\,
      start_implication_finder_reg_i_234_0 => \generate_clause_modules[24].clauseModule_n_30\,
      start_implication_finder_reg_i_234_1 => \generate_clause_modules[24].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[25].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_476,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[25].clauseModule_n_27\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_40,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[25].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[25].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[25].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[25].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[25].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[25].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_475,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_41,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[25].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[25].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[25].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[25].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[25].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[25].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_474,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_187,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[25].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[25].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[25].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[25].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[25].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[26].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\
     port map (
      DI(0) => \generate_clause_modules[26].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_7\(1 downto 0) => is_unit(25 downto 24),
      Q(3) => Q(8),
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[26].clauseModule_n_29\,
      clause_in_use_reg_0 => \generate_clause_modules[26].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[18].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(26),
      is_unit(0) => is_unit(26),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_234 => \generate_clause_modules[27].clauseModule_n_8\,
      start_implication_finder_reg_i_234_0 => \generate_clause_modules[27].clauseModule_n_0\,
      start_implication_finder_reg_i_234_1 => \generate_clause_modules[27].clauseModule_n_28\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[26].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_473,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[26].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[26].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_42,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[26].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[26].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[26].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[26].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[26].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[26].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_472,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_43,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[26].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[26].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[26].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[26].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[26].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[26].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[26].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[26].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[26].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[26].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[26].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_471,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_188,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[26].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[26].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[26].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[26].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[26].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[27].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\
     port map (
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[27].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[27].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[27].clauseModule_n_1\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[27].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[27].clauseModule_n_3\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[27].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[23].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(27),
      \implication_variable_id[0]_i_47\ => implicationSelector_n_1,
      \implication_variable_id[0]_i_47_0\ => \generate_clause_modules[26].clauseModule_n_27\,
      \implication_variable_id[1]_i_47\ => implicationSelector_n_553,
      \implication_variable_id[1]_i_47_0\ => \generate_clause_modules[26].clauseModule_n_26\,
      \implication_variable_id[2]_i_47\ => \generate_clause_modules[26].clauseModule_n_25\,
      \implication_variable_id[3]_i_21\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_21_0\ => \generate_clause_modules[26].clauseModule_n_24\,
      \implication_variable_id[4]_i_33\(0) => is_unit(26),
      \implication_variable_id[4]_i_33_0\ => \generate_clause_modules[26].clauseModule_n_8\,
      is_unit(0) => is_unit(27),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_116 => \generate_clause_modules[28].clauseModule_n_2\,
      start_implication_finder_reg_i_116_0 => \generate_clause_modules[29].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[27].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_470,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[27].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_44,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[27].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[27].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[27].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[27].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[27].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[27].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => \generate_clause_modules[27].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_2\ => implicationSelector_n_469,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_45,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[27].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[27].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[27].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[27].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[27].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[27].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_468,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[27].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_189,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[27].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[27].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[27].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[27].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[27].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[28].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\
     port map (
      DI(0) => \generate_clause_modules[28].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[28].clauseModule_n_32\,
      clause_in_use_reg_0 => \generate_clause_modules[28].clauseModule_n_2\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(28),
      is_unit(0) => is_unit(28),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[28].clauseModule_n_0\,
      start_implication_finder_i_16_0(2 downto 1) => is_unit(71 downto 70),
      start_implication_finder_i_16_0(0) => is_unit(29),
      start_implication_finder_i_4 => \generate_clause_modules[68].clauseModule_n_4\,
      start_implication_finder_i_43 => \generate_clause_modules[28].clauseModule_n_3\,
      start_implication_finder_i_4_0 => \generate_clause_modules[87].clauseModule_n_8\,
      start_implication_finder_i_4_1 => \generate_clause_modules[85].clauseModule_n_9\,
      start_implication_finder_reg_i_234 => \generate_clause_modules[29].clauseModule_n_10\,
      start_implication_finder_reg_i_234_0 => \generate_clause_modules[29].clauseModule_n_3\,
      start_implication_finder_reg_i_234_1 => \generate_clause_modules[29].clauseModule_n_30\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[28].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_467,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_46,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[28].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[28].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[28].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[28].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[28].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => \generate_clause_modules[28].clauseModule_n_5\,
      variable_1_polarity_reg_1 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[28].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_466,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_146,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[28].clauseModule_n_29\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[28].clauseModule_n_28\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[28].clauseModule_n_27\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[28].clauseModule_n_26\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[28].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[28].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[28].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[28].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[28].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[28].clauseModule_n_15\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[28].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[28].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_465,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[28].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_190,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[28].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[28].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[28].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[28].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[28].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[29].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\
     port map (
      \FSM_sequential_state[0]_i_15\ => \generate_clause_modules[28].clauseModule_n_6\,
      \FSM_sequential_state[0]_i_15_0\ => \generate_clause_modules[28].clauseModule_n_5\,
      \FSM_sequential_state[0]_i_15_1\ => \generate_clause_modules[28].clauseModule_n_31\,
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(5),
      Q(0) => Q(2),
      \clause_count_reg[0]_rep\ => \generate_clause_modules[29].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[29].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[29].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[29].clauseModule_n_5\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[29].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[29].clauseModule_n_10\,
      clause_in_use_reg_1 => \generate_clause_modules[87].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[17].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(29),
      \implication_variable_id[0]_i_47\ => implicationSelector_n_1,
      \implication_variable_id[0]_i_47_0\ => \generate_clause_modules[28].clauseModule_n_29\,
      \implication_variable_id[1]_i_47\ => implicationSelector_n_553,
      \implication_variable_id[1]_i_47_0\ => \generate_clause_modules[28].clauseModule_n_28\,
      \implication_variable_id[2]_i_47\ => \generate_clause_modules[28].clauseModule_n_27\,
      \implication_variable_id[3]_i_21\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_21_0\ => \generate_clause_modules[28].clauseModule_n_26\,
      \implication_variable_id[4]_i_33\ => \generate_clause_modules[28].clauseModule_n_10\,
      is_unit(1 downto 0) => is_unit(28 downto 27),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[29].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[29].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_464,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[29].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(29),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[29].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_47,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[29].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[29].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[29].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[29].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[29].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[29].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_463,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_48,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[29].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[29].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[29].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[29].clauseModule_n_17\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[29].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[29].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[29].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_462,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[29].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_191,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[29].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[29].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[29].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[29].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[29].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[2].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[2].clauseModule_n_1\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[2].clauseModule_n_4\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[2].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[2].clauseModule_n_8\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(2),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_8_0\ => \generate_clause_modules[1].clauseModule_n_28\,
      \implication_variable_id[1]_i_8\ => \generate_clause_modules[1].clauseModule_n_12\,
      is_unit(0) => is_unit(2),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[2].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      state_reg_i_89(1 downto 0) => is_unit(1 downto 0),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[2].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_545,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_133,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[2].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[2].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[2].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[2].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[2].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[2].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_544,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_134,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[2].clauseModule_n_29\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_28\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[2].clauseModule_n_27\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[2].clauseModule_n_5\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[2].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[2].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[2].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[2].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[2].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[2].clauseModule_n_16\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[2].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_543,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_6,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[2].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[2].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[2].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[2].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[2].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[30].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\
     port map (
      Q(3) => Q(8),
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[30].clauseModule_n_1\,
      clause_in_use_reg_0 => \generate_clause_modules[30].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[18].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(30),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_116 => \generate_clause_modules[32].clauseModule_n_3\,
      start_implication_finder_reg_i_116_0 => \generate_clause_modules[31].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[30].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_461,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[30].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(30),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_49,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[30].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[30].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[30].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[30].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[30].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[30].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_460,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_50,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[30].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[30].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[30].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[30].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[30].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[30].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[30].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[30].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[30].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[30].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[30].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_459,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[30].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_192,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[30].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[30].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[30].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[30].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[30].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[31].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\
     port map (
      CO(0) => \generate_clause_modules[31].clauseModule_n_26\,
      DI(2) => \generate_clause_modules[28].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[26].clauseModule_n_2\,
      DI(0) => \generate_clause_modules[25].clauseModule_n_0\,
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      S(2) => \generate_clause_modules[28].clauseModule_n_32\,
      S(1) => \generate_clause_modules[26].clauseModule_n_29\,
      S(0) => \generate_clause_modules[25].clauseModule_n_27\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[31].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[31].clauseModule_n_1\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[31].clauseModule_n_6\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[31].clauseModule_n_3\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[31].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[31].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[2].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(31),
      \implication_variable_id[0]_i_47\ => implicationSelector_n_1,
      \implication_variable_id[0]_i_47_0\ => \generate_clause_modules[30].clauseModule_n_26\,
      \implication_variable_id[1]_i_47\ => implicationSelector_n_553,
      \implication_variable_id[1]_i_47_0\ => \generate_clause_modules[30].clauseModule_n_25\,
      \implication_variable_id[2]_i_47\ => \generate_clause_modules[30].clauseModule_n_24\,
      \implication_variable_id[3]_i_21\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_21_0\ => \generate_clause_modules[30].clauseModule_n_23\,
      \implication_variable_id[4]_i_33\(0) => is_unit(30),
      \implication_variable_id[4]_i_33_0\ => \generate_clause_modules[30].clauseModule_n_7\,
      is_unit(0) => is_unit(31),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_201(0) => \generate_clause_modules[23].clauseModule_n_30\,
      start_implication_finder_reg_i_234_0 => \generate_clause_modules[30].clauseModule_n_2\,
      start_implication_finder_reg_i_234_1 => \generate_clause_modules[30].clauseModule_n_28\,
      start_implication_finder_reg_i_234_2 => \generate_clause_modules[30].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[31].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_458,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_51,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[31].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[31].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[31].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[31].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[31].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[31].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_457,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_147,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[31].clauseModule_n_10\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[31].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[31].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[31].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[31].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[31].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_456,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_193,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[31].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[31].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[31].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[31].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[31].clauseModule_n_19\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[32].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[32].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(32),
      is_unit(1 downto 0) => is_unit(31 downto 30),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_455,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[32].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(32),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[32].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_52,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[32].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[32].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[32].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[32].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[32].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_454,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_53,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[32].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[32].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[32].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[32].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[32].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[32].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[32].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[32].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[32].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_453,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[32].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_194,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[32].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[32].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[32].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[32].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[32].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[33].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\
     port map (
      DI(0) => \generate_clause_modules[33].clauseModule_n_0\,
      Q(2) => Q(7),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[33].clauseModule_n_27\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[33].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[33].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[33].clauseModule_n_5\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[33].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[33].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[33].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[1].clauseModule_n_1\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(33),
      \implication_variable_id_reg[0]_i_39\ => \generate_clause_modules[32].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_39\ => \generate_clause_modules[32].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_39\ => \generate_clause_modules[32].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_19\ => implicationSelector_n_554,
      \implication_variable_id_reg[3]_i_19_0\ => \generate_clause_modules[32].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_31\(0) => is_unit(32),
      \implication_variable_id_reg[4]_i_31_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_31_1\ => \generate_clause_modules[32].clauseModule_n_7\,
      is_unit(0) => is_unit(33),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_201 => \generate_clause_modules[32].clauseModule_n_3\,
      start_implication_finder_reg_i_201_0 => \generate_clause_modules[32].clauseModule_n_28\,
      start_implication_finder_reg_i_201_1 => \generate_clause_modules[32].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[33].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_452,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_54,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[33].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[33].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[33].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[33].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[33].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[33].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_451,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_55,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[33].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[33].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[33].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[33].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[33].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[33].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_450,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_195,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[33].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[33].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[33].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[33].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[33].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[34].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\
     port map (
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(3),
      clause_in_use_reg_0 => \generate_clause_modules[34].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[10].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(34),
      is_unit(0) => is_unit(34),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[34].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_449,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[34].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_56,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[34].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[34].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[34].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[34].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[34].clauseModule_n_21\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[34].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_448,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_57,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[34].clauseModule_n_25\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[34].clauseModule_n_24\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[34].clauseModule_n_23\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[34].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[34].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[34].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[34].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[34].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[34].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[34].clauseModule_n_11\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[34].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_447,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[34].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_196,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[34].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[34].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[34].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[34].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[34].clauseModule_n_16\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[35].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\
     port map (
      DI(0) => \generate_clause_modules[35].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_8\(3) => is_unit(73),
      \FSM_sequential_state[0]_i_8\(2) => is_unit(44),
      \FSM_sequential_state[0]_i_8\(1 downto 0) => is_unit(34 downto 33),
      Q(2) => Q(7),
      Q(1 downto 0) => Q(5 downto 4),
      S(0) => \generate_clause_modules[35].clauseModule_n_8\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[35].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[35].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[35].clauseModule_n_5\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[35].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[35].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[7].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(35),
      \implication_variable_id_reg[0]_i_39\ => \generate_clause_modules[34].clauseModule_n_25\,
      \implication_variable_id_reg[1]_i_39\ => \generate_clause_modules[34].clauseModule_n_24\,
      \implication_variable_id_reg[2]_i_39\ => \generate_clause_modules[34].clauseModule_n_23\,
      \implication_variable_id_reg[3]_i_19\ => implicationSelector_n_554,
      \implication_variable_id_reg[3]_i_19_0\ => \generate_clause_modules[34].clauseModule_n_22\,
      \implication_variable_id_reg[4]_i_31\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_31_0\ => \generate_clause_modules[34].clauseModule_n_6\,
      is_unit(0) => is_unit(35),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_116 => \generate_clause_modules[33].clauseModule_n_1\,
      start_implication_finder_reg_i_201 => \generate_clause_modules[34].clauseModule_n_2\,
      start_implication_finder_reg_i_201_0 => \generate_clause_modules[34].clauseModule_n_27\,
      start_implication_finder_reg_i_201_1 => \generate_clause_modules[34].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[35].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_446,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[35].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[35].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\(0) => \generate_clause_modules[35].clauseModule_n_29\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_58,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[35].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[35].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[35].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[35].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[35].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[35].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_445,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_148,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[35].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[35].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[35].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[35].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[35].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[35].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_444,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_197,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[35].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[35].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[35].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[35].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[35].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[36].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\
     port map (
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[36].clauseModule_n_1\,
      clause_in_use_reg_0 => \generate_clause_modules[36].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[53].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[53].clauseModule_n_1\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(36),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_82 => \generate_clause_modules[38].clauseModule_n_2\,
      start_implication_finder_reg_i_82_0 => \generate_clause_modules[37].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[36].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_443,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[36].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(36),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_59,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[36].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[36].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[36].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[36].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[36].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[36].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_442,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_247,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[36].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[36].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[36].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[36].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[36].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[36].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[36].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[36].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[36].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[36].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[36].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_441,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[36].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_248,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[36].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[36].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[36].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[36].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[36].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[37].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\
     port map (
      DI(0) => \generate_clause_modules[37].clauseModule_n_0\,
      Q(2) => Q(8),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[37].clauseModule_n_27\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[37].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[37].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[37].clauseModule_n_5\,
      \clause_count_reg[0]_rep_2\ => \generate_clause_modules[37].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[37].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[37].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[53].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[4].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(37),
      \implication_variable_id_reg[0]_i_38\ => \generate_clause_modules[36].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_38\ => \generate_clause_modules[36].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_38\ => \generate_clause_modules[36].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_18\ => implicationSelector_n_554,
      \implication_variable_id_reg[3]_i_18_0\ => \generate_clause_modules[36].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_30\(0) => is_unit(36),
      \implication_variable_id_reg[4]_i_30_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_30_1\ => \generate_clause_modules[36].clauseModule_n_7\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_201 => \generate_clause_modules[36].clauseModule_n_2\,
      start_implication_finder_reg_i_201_0 => \generate_clause_modules[36].clauseModule_n_28\,
      start_implication_finder_reg_i_201_1 => \generate_clause_modules[36].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[37].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_440,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(37),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_60,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[37].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[37].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[37].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[37].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[37].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[37].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_439,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_61,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[37].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[37].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[37].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[37].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[37].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[37].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_438,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_198,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[37].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[37].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[37].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[37].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[37].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[38].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\
     port map (
      CO(0) => \generate_clause_modules[38].clauseModule_n_27\,
      DI(2) => \generate_clause_modules[37].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[35].clauseModule_n_2\,
      DI(0) => \generate_clause_modules[33].clauseModule_n_0\,
      Q(2) => Q(8),
      Q(1) => Q(5),
      Q(0) => Q(3),
      S(2) => \generate_clause_modules[37].clauseModule_n_27\,
      S(1) => \generate_clause_modules[35].clauseModule_n_29\,
      S(0) => \generate_clause_modules[33].clauseModule_n_27\,
      clause_in_use_reg_0 => \generate_clause_modules[38].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[53].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[6].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(38),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_167(0) => \generate_clause_modules[31].clauseModule_n_26\,
      start_implication_finder_reg_i_201_0 => \generate_clause_modules[39].clauseModule_n_7\,
      start_implication_finder_reg_i_201_1 => \generate_clause_modules[39].clauseModule_n_0\,
      start_implication_finder_reg_i_201_2 => \generate_clause_modules[39].clauseModule_n_27\,
      state_reg_i_50(1 downto 0) => is_unit(37 downto 36),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[38].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_437,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[38].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(38),
      \variable_1_assignment_reg[1]_2\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_62,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[38].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[38].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[38].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[38].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[38].clauseModule_n_21\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[38].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_436,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_63,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[38].clauseModule_n_25\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[38].clauseModule_n_24\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[38].clauseModule_n_23\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[38].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[38].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[38].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[38].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[38].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[38].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[38].clauseModule_n_11\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[38].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_435,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_199,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[38].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[38].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[38].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[38].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[38].clauseModule_n_16\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[39].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\
     port map (
      Q(3 downto 1) => Q(8 downto 6),
      Q(0) => Q(4),
      \clause_count_reg[0]_rep\ => \generate_clause_modules[39].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[39].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[39].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[39].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[39].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[39].clauseModule_n_7\,
      clause_in_use_reg_1 => \generate_clause_modules[51].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(39),
      \implication_variable_id_reg[0]_i_38\ => \generate_clause_modules[38].clauseModule_n_25\,
      \implication_variable_id_reg[1]_i_38\ => \generate_clause_modules[38].clauseModule_n_24\,
      \implication_variable_id_reg[2]_i_38\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_38_0\ => \generate_clause_modules[38].clauseModule_n_23\,
      \implication_variable_id_reg[3]_i_18\ => \generate_clause_modules[38].clauseModule_n_22\,
      \implication_variable_id_reg[4]_i_30\(0) => is_unit(38),
      \implication_variable_id_reg[4]_i_30_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_30_1\ => \generate_clause_modules[38].clauseModule_n_6\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[39].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_434,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[39].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(39),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_64,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[39].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[39].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[39].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[39].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[39].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[39].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_433,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_249,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[39].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[39].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[39].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[39].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[39].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[39].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_432,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[39].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_250,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[39].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[39].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[39].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[39].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[39].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[3].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\
     port map (
      DI(0) => \generate_clause_modules[3].clauseModule_n_1\,
      \FSM_sequential_state[0]_i_4\(3) => is_unit(48),
      \FSM_sequential_state[0]_i_4\(2) => is_unit(40),
      \FSM_sequential_state[0]_i_4\(1) => is_unit(34),
      \FSM_sequential_state[0]_i_4\(0) => is_unit(2),
      \FSM_sequential_state_reg[0]_rep\ => \generate_clause_modules[3].clauseModule_n_0\,
      Q(4 downto 0) => Q(8 downto 4),
      S(0) => \generate_clause_modules[3].clauseModule_n_31\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[3].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[3].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[3].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[3].clauseModule_n_9\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[3].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[3].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[7].clauseModule_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_4 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(3),
      \implication_variable_id[2]_i_8\ => \generate_clause_modules[2].clauseModule_n_29\,
      \implication_variable_id[3]_i_27\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_27_0\ => \generate_clause_modules[2].clauseModule_n_28\,
      \implication_variable_id[3]_i_59\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_59_0\ => \generate_clause_modules[2].clauseModule_n_5\,
      \implication_variable_id[4]_i_39\ => implicationSelector_n_1,
      \implication_variable_id[4]_i_39_0\ => \generate_clause_modules[2].clauseModule_n_27\,
      \implication_variable_id[4]_i_85\ => \generate_clause_modules[2].clauseModule_n_7\,
      is_unit(0) => is_unit(3),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_297 => \generate_clause_modules[2].clauseModule_n_8\,
      start_implication_finder_reg_i_297_0 => \generate_clause_modules[2].clauseModule_n_31\,
      start_implication_finder_reg_i_297_1 => \generate_clause_modules[2].clauseModule_n_3\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[3].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_542,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[3].clauseModule_n_11\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_135,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[3].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[3].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[3].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[3].clauseModule_n_28\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[3].clauseModule_n_29\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[3].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_541,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_9,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[3].clauseModule_n_8\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[3].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[3].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[3].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[3].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[3].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[3].clauseModule_n_19\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[3].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_540,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_173,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[3].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[3].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[3].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[3].clauseModule_n_23\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[3].clauseModule_n_24\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[40].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\
     port map (
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(3),
      clause_in_use_reg_0 => \generate_clause_modules[40].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[10].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(40),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[40].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_431,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[40].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(40),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_65,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[40].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[40].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[40].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[40].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[40].clauseModule_n_21\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[40].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_430,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_66,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[40].clauseModule_n_25\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[40].clauseModule_n_24\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[40].clauseModule_n_23\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[40].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[40].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[40].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[40].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[40].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[40].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[40].clauseModule_n_11\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[40].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_429,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[40].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_200,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[40].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[40].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[40].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[40].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[40].clauseModule_n_16\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[41].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\
     port map (
      DI(0) => \generate_clause_modules[41].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_8\(4) => is_unit(50),
      \FSM_sequential_state[0]_i_8\(3 downto 2) => is_unit(40 downto 39),
      \FSM_sequential_state[0]_i_8\(1) => is_unit(20),
      \FSM_sequential_state[0]_i_8\(0) => is_unit(17),
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[41].clauseModule_n_8\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[41].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[41].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[41].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[41].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[41].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[16].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(41),
      \implication_variable_id_reg[0]_i_37\ => \generate_clause_modules[40].clauseModule_n_25\,
      \implication_variable_id_reg[1]_i_37\ => \generate_clause_modules[40].clauseModule_n_24\,
      \implication_variable_id_reg[2]_i_37\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_37_0\ => \generate_clause_modules[40].clauseModule_n_23\,
      \implication_variable_id_reg[3]_i_17\ => \generate_clause_modules[40].clauseModule_n_22\,
      \implication_variable_id_reg[4]_i_29\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_29_0\ => \generate_clause_modules[40].clauseModule_n_6\,
      is_unit(0) => is_unit(41),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_167 => \generate_clause_modules[40].clauseModule_n_2\,
      start_implication_finder_reg_i_167_0 => \generate_clause_modules[40].clauseModule_n_27\,
      start_implication_finder_reg_i_167_1 => \generate_clause_modules[40].clauseModule_n_0\,
      start_implication_finder_reg_i_82 => \generate_clause_modules[39].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[41].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_428,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[41].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[41].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\(0) => \generate_clause_modules[41].clauseModule_n_29\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_67,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[41].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[41].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[41].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[41].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[41].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[41].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_427,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_149,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[41].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[41].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[41].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[41].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[41].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[41].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_426,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_201,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[41].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[41].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[41].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[41].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[41].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[42].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\
     port map (
      Q(4) => Q(7),
      Q(3 downto 0) => Q(5 downto 2),
      S(0) => \generate_clause_modules[42].clauseModule_n_1\,
      clause_in_use_reg_0 => \generate_clause_modules[42].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(42),
      is_unit(0) => is_unit(42),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_82 => \generate_clause_modules[43].clauseModule_n_1\,
      start_implication_finder_reg_i_82_0 => \generate_clause_modules[44].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_425,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[42].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_68,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[42].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[42].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[42].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[42].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[42].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_424,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_251,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[42].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[42].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[42].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[42].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[42].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[42].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[42].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[42].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[42].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_423,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[42].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_252,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[42].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[42].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[42].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[42].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[42].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[43].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\
     port map (
      DI(0) => \generate_clause_modules[43].clauseModule_n_0\,
      Q(2) => Q(7),
      Q(1 downto 0) => Q(5 downto 4),
      S(0) => \generate_clause_modules[43].clauseModule_n_27\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[43].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[43].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[43].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[43].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[43].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[43].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[7].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(43),
      \implication_variable_id_reg[0]_i_37\ => \generate_clause_modules[42].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_37\ => \generate_clause_modules[42].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_37\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_37_0\ => \generate_clause_modules[42].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_17\ => \generate_clause_modules[42].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_29\(0) => is_unit(42),
      \implication_variable_id_reg[4]_i_29_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_29_1\ => \generate_clause_modules[42].clauseModule_n_7\,
      is_unit(0) => is_unit(43),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_167 => \generate_clause_modules[42].clauseModule_n_2\,
      start_implication_finder_reg_i_167_0 => \generate_clause_modules[42].clauseModule_n_28\,
      start_implication_finder_reg_i_167_1 => \generate_clause_modules[42].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[43].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_422,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_69,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[43].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[43].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[43].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[43].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[43].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[43].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_421,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_253,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[43].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[43].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[43].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[43].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[43].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[43].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_420,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_254,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[43].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[43].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[43].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[43].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[43].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[44].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\
     port map (
      Q(2) => Q(8),
      Q(1) => Q(5),
      Q(0) => Q(2),
      clause_in_use_reg_0 => \generate_clause_modules[44].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[53].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[4].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(44),
      is_unit(1 downto 0) => is_unit(43 downto 42),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[44].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_419,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[44].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(44),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[44].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_70,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[44].clauseModule_n_14\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[44].clauseModule_n_15\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[44].clauseModule_n_16\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[44].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[44].clauseModule_n_18\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[44].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_418,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_150,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[44].clauseModule_n_22\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[44].clauseModule_n_21\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[44].clauseModule_n_20\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[44].clauseModule_n_19\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[44].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[44].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[44].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[44].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[44].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[44].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment[1]_i_3__42\ => implicationSelector_n_7,
      \variable_3_assignment[1]_i_3__42_0\ => implicationSelector_n_8,
      \variable_3_assignment[1]_i_4__45_0\ => implicationSelector_n_564,
      \variable_3_assignment[1]_i_4__45_1\ => implicationSelector_n_563,
      \variable_3_assignment[1]_i_4__45_2\ => implicationSelector_n_562,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[44].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_417,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[44].clauseModule_n_24\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_202,
      \variable_3_id_reg[4]_0\ => \generate_clause_modules[44].clauseModule_n_3\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[45].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\
     port map (
      DI(0) => \generate_clause_modules[45].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[45].clauseModule_n_29\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[45].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[45].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[45].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[45].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[45].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[45].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(45),
      \implication_variable_id_reg[0]_i_36\ => \generate_clause_modules[44].clauseModule_n_22\,
      \implication_variable_id_reg[1]_i_36\ => \generate_clause_modules[44].clauseModule_n_21\,
      \implication_variable_id_reg[2]_i_36\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_36_0\ => \generate_clause_modules[44].clauseModule_n_20\,
      \implication_variable_id_reg[3]_i_16\ => \generate_clause_modules[44].clauseModule_n_19\,
      \implication_variable_id_reg[4]_i_28\(0) => is_unit(44),
      \implication_variable_id_reg[4]_i_28_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_28_1\ => \generate_clause_modules[44].clauseModule_n_8\,
      is_unit(0) => is_unit(45),
      \output_status[2]_i_8\ => \generate_clause_modules[47].clauseModule_n_11\,
      \output_status[2]_i_8_0\ => \generate_clause_modules[47].clauseModule_n_10\,
      \output_status[2]_i_8_1\ => \generate_clause_modules[47].clauseModule_n_26\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[45].clauseModule_n_0\,
      start_implication_finder_reg_i_167 => \generate_clause_modules[44].clauseModule_n_4\,
      start_implication_finder_reg_i_167_0 => \generate_clause_modules[44].clauseModule_n_24\,
      start_implication_finder_reg_i_167_1 => \generate_clause_modules[44].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[45].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_416,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_71,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[45].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[45].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[45].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[45].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[45].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[45].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_415,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_72,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[45].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[45].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[45].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[45].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[45].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[45].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[45].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_414,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_203,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[45].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[45].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[45].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[45].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[45].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[46].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[46].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(46),
      is_unit(0) => is_unit(46),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[46].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_413,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[46].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_73,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[46].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[46].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[46].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[46].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[46].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[46].clauseModule_n_2\,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[46].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_412,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_74,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[46].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[46].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[46].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[46].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[46].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[46].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[46].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[46].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[46].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[46].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[46].clauseModule_n_3\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[46].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_411,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[46].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \generate_clause_modules[46].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_4\ => implicationSelector_n_204,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[46].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[46].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[46].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[46].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[46].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[47].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\
     port map (
      CO(0) => \generate_clause_modules[47].clauseModule_n_27\,
      DI(2) => \generate_clause_modules[45].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[43].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[41].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_5\(2) => is_unit(59),
      \FSM_sequential_state[0]_i_5\(1 downto 0) => is_unit(46 downto 45),
      Q(2) => Q(7),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[47].clauseModule_n_8\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[47].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[47].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[47].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[47].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[47].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[47].clauseModule_n_11\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[45].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(47),
      \implication_variable_id_reg[0]_i_36\ => \generate_clause_modules[46].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_36\ => \generate_clause_modules[46].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_36\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_36_0\ => \generate_clause_modules[46].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_16\ => \generate_clause_modules[46].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_28\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_28_0\ => \generate_clause_modules[46].clauseModule_n_8\,
      is_unit(0) => is_unit(47),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_133(0) => \generate_clause_modules[38].clauseModule_n_27\,
      start_implication_finder_reg_i_133_0(2) => \generate_clause_modules[45].clauseModule_n_29\,
      start_implication_finder_reg_i_133_0(1) => \generate_clause_modules[43].clauseModule_n_27\,
      start_implication_finder_reg_i_133_0(0) => \generate_clause_modules[41].clauseModule_n_29\,
      start_implication_finder_reg_i_167_0 => \generate_clause_modules[46].clauseModule_n_4\,
      start_implication_finder_reg_i_167_1 => \generate_clause_modules[46].clauseModule_n_30\,
      start_implication_finder_reg_i_167_2 => \generate_clause_modules[46].clauseModule_n_0\,
      start_implication_finder_reg_i_82 => \generate_clause_modules[45].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[47].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_410,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[47].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[47].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_75,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[47].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[47].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[47].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[47].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[47].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[47].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[47].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_409,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_151,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[47].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[47].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[47].clauseModule_n_17\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[47].clauseModule_n_18\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[47].clauseModule_n_19\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment[1]_i_3__39\ => implicationSelector_n_7,
      \variable_3_assignment[1]_i_3__39_0\ => implicationSelector_n_8,
      \variable_3_assignment[1]_i_4__42_0\ => implicationSelector_n_563,
      \variable_3_assignment[1]_i_4__42_1\ => implicationSelector_n_564,
      \variable_3_assignment[1]_i_4__42_2\ => implicationSelector_n_562,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[47].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_408,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[47].clauseModule_n_26\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_205,
      \variable_3_id_reg[4]_0\ => \generate_clause_modules[47].clauseModule_n_7\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[48].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\
     port map (
      Q(0) => Q(3),
      S(0) => \generate_clause_modules[48].clauseModule_n_1\,
      clause_in_use_reg_0 => \generate_clause_modules[48].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[50].clauseModule_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_4 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(48),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_44 => \generate_clause_modules[49].clauseModule_n_1\,
      start_implication_finder_reg_i_44_0 => \generate_clause_modules[50].clauseModule_n_4\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[48].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_407,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[48].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(48),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_76,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[48].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[48].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[48].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[48].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[48].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[48].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_406,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_77,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[48].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[48].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[48].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[48].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[48].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[48].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[48].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[48].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[48].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[48].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[48].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_405,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[48].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => implicationSelector_n_206,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[48].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[48].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[48].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[48].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[48].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[49].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\
     port map (
      DI(0) => \generate_clause_modules[49].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[49].clauseModule_n_27\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[49].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[49].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[49].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[49].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[49].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[49].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(49),
      \implication_variable_id_reg[0]_i_43\ => \generate_clause_modules[48].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_43\ => \generate_clause_modules[48].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_43\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_43_0\ => \generate_clause_modules[48].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_15\ => \generate_clause_modules[48].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_27\(0) => is_unit(48),
      \implication_variable_id_reg[4]_i_27_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_27_1\ => \generate_clause_modules[48].clauseModule_n_7\,
      is_unit(0) => is_unit(49),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_133 => \generate_clause_modules[48].clauseModule_n_2\,
      start_implication_finder_reg_i_133_0 => \generate_clause_modules[48].clauseModule_n_28\,
      start_implication_finder_reg_i_133_1 => \generate_clause_modules[48].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[49].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_404,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_78,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[49].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[49].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[49].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[49].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[49].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[49].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_403,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_255,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[49].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[49].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[49].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[49].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[49].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[49].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_402,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_256,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[49].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[49].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[49].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[49].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[49].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[4].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\
     port map (
      Q(4 downto 0) => Q(6 downto 2),
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[4].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[4].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[4].clauseModule_n_8\,
      clause_in_use_reg_1 => \generate_clause_modules[1].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(4),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_8_0\ => \generate_clause_modules[3].clauseModule_n_8\,
      \implication_variable_id[1]_i_8\ => \generate_clause_modules[3].clauseModule_n_10\,
      is_unit(0) => is_unit(4),
      \output_status[2]_i_6\(3) => is_unit(52),
      \output_status[2]_i_6\(2) => is_unit(6),
      \output_status[2]_i_6\(1 downto 0) => is_unit(3 downto 2),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[4].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[4].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_539,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[4].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_136,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[4].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[4].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[4].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[4].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[4].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[4].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_538,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_137,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[4].clauseModule_n_29\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_28\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[4].clauseModule_n_27\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[4].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[4].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[4].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[4].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[4].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[4].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[4].clauseModule_n_16\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[4].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_537,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_10,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[4].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[4].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[4].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[4].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[4].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[50].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[50].clauseModule_n_4\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(50),
      is_unit(1 downto 0) => is_unit(49 downto 48),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[50].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[50].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_401,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[50].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(50),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[50].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_79,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[50].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[50].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[50].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[50].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[50].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[50].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_400,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_152,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[50].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[50].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[50].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[50].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[50].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[50].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[50].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[50].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[50].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[50].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[50].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_399,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[50].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_207,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[50].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[50].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[50].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[50].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[50].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[51].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\
     port map (
      DI(0) => \generate_clause_modules[51].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[51].clauseModule_n_8\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[51].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[51].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[51].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[51].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[51].clauseModule_n_7\,
      clause_in_use_reg_0 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(51),
      \implication_variable_id_reg[0]_i_43\ => \generate_clause_modules[50].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_43\ => \generate_clause_modules[50].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_43\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_43_0\ => \generate_clause_modules[50].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_15\ => \generate_clause_modules[50].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_27\(0) => is_unit(50),
      \implication_variable_id_reg[4]_i_27_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_27_1\ => \generate_clause_modules[50].clauseModule_n_8\,
      is_unit(0) => is_unit(51),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[51].clauseModule_n_0\,
      start_implication_finder_reg_i_133 => \generate_clause_modules[50].clauseModule_n_4\,
      start_implication_finder_reg_i_133_0 => \generate_clause_modules[50].clauseModule_n_29\,
      start_implication_finder_reg_i_133_1 => \generate_clause_modules[50].clauseModule_n_3\,
      start_implication_finder_reg_i_44 => \generate_clause_modules[53].clauseModule_n_5\,
      start_implication_finder_reg_i_44_0 => \generate_clause_modules[52].clauseModule_n_2\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[51].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_398,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[51].clauseModule_n_28\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_153,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[51].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[51].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[51].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[51].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[51].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[51].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_397,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_154,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[51].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[51].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[51].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[51].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[51].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[51].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_396,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_80,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[51].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[51].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[51].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[51].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[51].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[52].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\
     port map (
      Q(2 downto 1) => Q(6 downto 5),
      Q(0) => Q(2),
      clause_in_use_reg_0 => \generate_clause_modules[52].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[53].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[20].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(52),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[52].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_395,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[52].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(52),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_81,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[52].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[52].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[52].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[52].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[52].clauseModule_n_21\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[52].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_394,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_82,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[52].clauseModule_n_25\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[52].clauseModule_n_24\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[52].clauseModule_n_23\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[52].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[52].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[52].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[52].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[52].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[52].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[52].clauseModule_n_11\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[52].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_393,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[52].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_208,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[52].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[52].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[52].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[52].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[52].clauseModule_n_16\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[53].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\
     port map (
      DI(0) => \generate_clause_modules[53].clauseModule_n_4\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[53].clauseModule_n_30\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[53].clauseModule_n_6\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[53].clauseModule_n_7\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[53].clauseModule_n_8\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[53].clauseModule_n_9\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[53].clauseModule_n_10\,
      clause_in_use_reg_0 => \generate_clause_modules[53].clauseModule_n_5\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(53),
      \implication_variable_id_reg[0]_i_42\ => \generate_clause_modules[52].clauseModule_n_25\,
      \implication_variable_id_reg[1]_i_42\ => \generate_clause_modules[52].clauseModule_n_24\,
      \implication_variable_id_reg[2]_i_42\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_42_0\ => \generate_clause_modules[52].clauseModule_n_23\,
      \implication_variable_id_reg[3]_i_14\ => \generate_clause_modules[52].clauseModule_n_22\,
      \implication_variable_id_reg[4]_i_26\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_26_0\ => \generate_clause_modules[52].clauseModule_n_6\,
      is_unit(0) => is_unit(53),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[4]\ => \generate_clause_modules[53].clauseModule_n_0\,
      \slv_reg0_reg[5]\ => \generate_clause_modules[53].clauseModule_n_1\,
      start_implication_finder_reg_i_133 => \generate_clause_modules[52].clauseModule_n_2\,
      start_implication_finder_reg_i_133_0 => \generate_clause_modules[52].clauseModule_n_27\,
      start_implication_finder_reg_i_133_1 => \generate_clause_modules[52].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      state_reg_i_19(1 downto 0) => is_unit(52 downto 51),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[53].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_392,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[53].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_155,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[53].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[53].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[53].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[53].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[53].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[53].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_391,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_156,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[53].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[53].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[53].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[53].clauseModule_n_17\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[53].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[53].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_390,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_83,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[53].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[53].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[53].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[53].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[53].clauseModule_n_23\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[54].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\
     port map (
      CO(0) => \generate_clause_modules[54].clauseModule_n_26\,
      DI(2) => \generate_clause_modules[53].clauseModule_n_4\,
      DI(1) => \generate_clause_modules[51].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[49].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(2) => \generate_clause_modules[53].clauseModule_n_30\,
      S(1) => \generate_clause_modules[51].clauseModule_n_28\,
      S(0) => \generate_clause_modules[49].clauseModule_n_27\,
      clause_in_use_reg_0 => \generate_clause_modules[54].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(54),
      is_unit(0) => is_unit(54),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_133_0 => \generate_clause_modules[55].clauseModule_n_8\,
      start_implication_finder_reg_i_133_1 => \generate_clause_modules[55].clauseModule_n_0\,
      start_implication_finder_reg_i_133_2 => \generate_clause_modules[55].clauseModule_n_29\,
      start_implication_finder_reg_i_99(0) => \generate_clause_modules[47].clauseModule_n_27\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[54].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_389,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_84,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[54].clauseModule_n_16\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[54].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[54].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[54].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[54].clauseModule_n_20\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[54].clauseModule_n_2\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_388,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_157,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[54].clauseModule_n_24\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[54].clauseModule_n_23\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[54].clauseModule_n_22\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[54].clauseModule_n_21\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[54].clauseModule_n_5\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[54].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[54].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[54].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[54].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[54].clauseModule_n_10\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[54].clauseModule_n_4\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_387,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_209,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[54].clauseModule_n_11\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[54].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[54].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[54].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[54].clauseModule_n_15\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[55].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[55].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[55].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[55].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[55].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[55].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[55].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(55),
      \implication_variable_id_reg[0]_i_42\ => \generate_clause_modules[54].clauseModule_n_24\,
      \implication_variable_id_reg[1]_i_42\ => \generate_clause_modules[54].clauseModule_n_23\,
      \implication_variable_id_reg[2]_i_42\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_42_0\ => \generate_clause_modules[54].clauseModule_n_22\,
      \implication_variable_id_reg[3]_i_14\ => \generate_clause_modules[54].clauseModule_n_21\,
      \implication_variable_id_reg[4]_i_26\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_26_0\ => \generate_clause_modules[54].clauseModule_n_5\,
      is_unit(0) => is_unit(55),
      \output_status[2]_i_6\(2) => is_unit(54),
      \output_status[2]_i_6\(1) => is_unit(16),
      \output_status[2]_i_6\(0) => is_unit(12),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_44 => \generate_clause_modules[56].clauseModule_n_4\,
      start_implication_finder_reg_i_44_0 => \generate_clause_modules[54].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[55].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_386,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[55].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[55].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_85,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[55].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[55].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[55].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[55].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[55].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[55].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => \generate_clause_modules[55].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_2\ => implicationSelector_n_385,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_158,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[55].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[55].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[55].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[55].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[55].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[55].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_384,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[55].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_210,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[55].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[55].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[55].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[55].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[55].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[56].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\
     port map (
      Q(0) => Q(7),
      clause_in_use_reg_0 => \generate_clause_modules[56].clauseModule_n_4\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \generate_clause_modules[24].clauseModule_n_0\,
      clause_in_use_reg_4 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(56),
      is_unit(0) => is_unit(56),
      \output_status[2]_i_6\(4 downto 3) => is_unit(58 downto 57),
      \output_status[2]_i_6\(2 downto 0) => is_unit(55 downto 53),
      \output_status[2]_i_6_0\ => \generate_clause_modules[59].clauseModule_n_8\,
      \output_status[2]_i_6_1\ => \generate_clause_modules[45].clauseModule_n_9\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[56].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_383,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[56].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[56].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[56].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_86,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[56].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[56].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[56].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[56].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[56].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[56].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_382,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_159,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[56].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[56].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[56].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[56].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[56].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[56].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[56].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[56].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[56].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[56].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[56].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_381,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[56].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_211,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[56].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[56].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[56].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[56].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[56].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[57].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\
     port map (
      DI(0) => \generate_clause_modules[57].clauseModule_n_1\,
      \FSM_sequential_state_reg[0]_rep\ => \generate_clause_modules[57].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[57].clauseModule_n_28\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[57].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[57].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[57].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[57].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[57].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[57].clauseModule_n_2\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(57),
      \implication_variable_id_reg[0]_i_41\ => \generate_clause_modules[56].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_41\ => \generate_clause_modules[56].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_41\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_41_0\ => \generate_clause_modules[56].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_13\ => \generate_clause_modules[56].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_25\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_25_0\ => \generate_clause_modules[56].clauseModule_n_8\,
      is_unit(0) => is_unit(56),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_99 => \generate_clause_modules[56].clauseModule_n_4\,
      start_implication_finder_reg_i_99_0 => \generate_clause_modules[56].clauseModule_n_29\,
      start_implication_finder_reg_i_99_1 => \generate_clause_modules[56].clauseModule_n_2\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[57].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_380,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(57),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_87,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[57].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[57].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[57].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[57].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[57].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[57].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_379,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_88,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[57].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[57].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[57].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[57].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[57].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[57].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_378,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_212,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[57].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[57].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[57].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[57].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[57].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[58].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\
     port map (
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[58].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[57].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(58),
      is_unit(2 downto 1) => is_unit(57 downto 56),
      is_unit(0) => is_unit(53),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[58].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_377,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[58].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[58].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_2\(0) => is_unit(58),
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_89,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[58].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[58].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[58].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[58].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[58].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[58].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_376,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_160,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[58].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[58].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[58].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[58].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[58].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[58].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[58].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[58].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[58].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[58].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[58].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_375,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[58].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_213,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[58].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[58].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[58].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[58].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[58].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[59].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\
     port map (
      DI(0) => \generate_clause_modules[59].clauseModule_n_2\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[59].clauseModule_n_9\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[59].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[59].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[59].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[59].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[59].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[59].clauseModule_n_8\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(59),
      \implication_variable_id_reg[0]_i_41\ => \generate_clause_modules[58].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_41\ => \generate_clause_modules[58].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_41\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_41_0\ => \generate_clause_modules[58].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_13\ => \generate_clause_modules[58].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_25\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_25_0\ => \generate_clause_modules[58].clauseModule_n_7\,
      \output_status[2]_i_8\ => \generate_clause_modules[46].clauseModule_n_3\,
      \output_status[2]_i_8_0\ => \generate_clause_modules[46].clauseModule_n_2\,
      \output_status[2]_i_8_1\ => \generate_clause_modules[46].clauseModule_n_29\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_44 => \generate_clause_modules[57].clauseModule_n_2\,
      start_implication_finder_reg_i_99 => \generate_clause_modules[58].clauseModule_n_3\,
      start_implication_finder_reg_i_99_0 => \generate_clause_modules[58].clauseModule_n_28\,
      start_implication_finder_reg_i_99_1 => \generate_clause_modules[58].clauseModule_n_0\,
      state_reg_i_19(1 downto 0) => is_unit(58 downto 57),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[59].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_374,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[59].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(59),
      \variable_1_assignment_reg[1]_2\(0) => \generate_clause_modules[59].clauseModule_n_29\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_90,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[59].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[59].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[59].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[59].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[59].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[59].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_373,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_257,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[59].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[59].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[59].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[59].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[59].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[59].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_372,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_258,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[59].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[59].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[59].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[59].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[59].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[5].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\
     port map (
      DI(0) => \generate_clause_modules[5].clauseModule_n_3\,
      \FSM_sequential_state_reg[1]_rep\ => \generate_clause_modules[5].clauseModule_n_0\,
      Q(4 downto 3) => Q(8 downto 7),
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[5].clauseModule_n_1\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[5].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[5].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[5].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[5].clauseModule_n_9\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[5].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[4].clauseModule_n_0\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(5),
      \implication_variable_id[2]_i_8\ => \generate_clause_modules[4].clauseModule_n_29\,
      \implication_variable_id[3]_i_27\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_27_0\ => \generate_clause_modules[4].clauseModule_n_28\,
      \implication_variable_id[3]_i_60\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_60_0\ => \generate_clause_modules[4].clauseModule_n_4\,
      \implication_variable_id[4]_i_39\ => implicationSelector_n_1,
      \implication_variable_id[4]_i_39_0\ => \generate_clause_modules[4].clauseModule_n_27\,
      \implication_variable_id[4]_i_86\ => \generate_clause_modules[4].clauseModule_n_6\,
      is_unit(0) => is_unit(5),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_184 => \generate_clause_modules[3].clauseModule_n_2\,
      start_implication_finder_reg_i_297 => \generate_clause_modules[4].clauseModule_n_8\,
      start_implication_finder_reg_i_297_0 => \generate_clause_modules[4].clauseModule_n_31\,
      start_implication_finder_reg_i_297_1 => \generate_clause_modules[4].clauseModule_n_1\,
      \state__0\(0) => \state__0\(2),
      state_reg_i_89(1 downto 0) => is_unit(4 downto 3),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[5].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_536,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[5].clauseModule_n_31\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_11,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[5].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[5].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[5].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[5].clauseModule_n_28\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[5].clauseModule_n_29\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\(0) => \generate_clause_modules[5].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => \generate_clause_modules[5].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_2\ => implicationSelector_n_535,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_138,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[5].clauseModule_n_8\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[5].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[5].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[5].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[5].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[5].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[5].clauseModule_n_19\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[5].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_534,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_174,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[5].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[5].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[5].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[5].clauseModule_n_23\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[5].clauseModule_n_24\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[60].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\
     port map (
      \FSM_sequential_state[0]_i_19\ => \generate_clause_modules[60].clauseModule_n_1\,
      \FSM_sequential_state[0]_i_2\ => \generate_clause_modules[4].clauseModule_n_7\,
      \FSM_sequential_state[0]_i_2_0\ => \generate_clause_modules[47].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_2_1\ => \generate_clause_modules[58].clauseModule_n_1\,
      Q(0) => Q(3),
      clause_in_use_reg_0 => \generate_clause_modules[60].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[62].clauseModule_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_4 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(60),
      is_unit(0) => is_unit(60),
      \output_status[2]_i_6\(2 downto 1) => is_unit(62 downto 61),
      \output_status[2]_i_6\(0) => is_unit(5),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[60].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_371,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[60].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[60].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_91,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[60].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[60].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[60].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[60].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[60].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[60].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_370,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_161,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[60].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[60].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[60].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[60].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[60].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[60].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[60].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[60].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[60].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[60].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[60].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_369,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[60].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_214,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[60].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[60].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[60].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[60].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[60].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[61].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\
     port map (
      DI(0) => \generate_clause_modules[61].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[61].clauseModule_n_28\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[61].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[61].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[61].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[61].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[61].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[61].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(61),
      \implication_variable_id_reg[0]_i_40\ => \generate_clause_modules[60].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_40\ => \generate_clause_modules[60].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_40\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_40_0\ => \generate_clause_modules[60].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_12\ => \generate_clause_modules[60].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_24\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_24_0\ => \generate_clause_modules[60].clauseModule_n_8\,
      is_unit(0) => is_unit(60),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[4]\ => \generate_clause_modules[61].clauseModule_n_0\,
      start_implication_finder_reg_i_99 => \generate_clause_modules[60].clauseModule_n_4\,
      start_implication_finder_reg_i_99_0 => \generate_clause_modules[60].clauseModule_n_29\,
      start_implication_finder_reg_i_99_1 => \generate_clause_modules[60].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[61].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_368,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(61),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_92,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[61].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[61].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[61].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[61].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[61].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[61].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_367,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_93,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[61].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[61].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[61].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[61].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[61].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[61].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_366,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_215,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[61].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[61].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[61].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[61].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[61].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[62].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\
     port map (
      CO(0) => \generate_clause_modules[62].clauseModule_n_28\,
      DI(2) => \generate_clause_modules[61].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[59].clauseModule_n_2\,
      DI(0) => \generate_clause_modules[57].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[62].clauseModule_n_3\,
      clause_in_use_reg_0 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(62),
      is_unit(1 downto 0) => is_unit(61 downto 60),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[62].clauseModule_n_0\,
      start_implication_finder_reg_i_17 => \generate_clause_modules[60].clauseModule_n_4\,
      start_implication_finder_reg_i_17_0 => \generate_clause_modules[61].clauseModule_n_2\,
      start_implication_finder_reg_i_61(0) => \generate_clause_modules[54].clauseModule_n_26\,
      start_implication_finder_reg_i_61_0(2) => \generate_clause_modules[61].clauseModule_n_28\,
      start_implication_finder_reg_i_61_0(1) => \generate_clause_modules[59].clauseModule_n_29\,
      start_implication_finder_reg_i_61_0(0) => \generate_clause_modules[57].clauseModule_n_28\,
      start_implication_finder_reg_i_99_0 => \generate_clause_modules[63].clauseModule_n_7\,
      start_implication_finder_reg_i_99_1 => \generate_clause_modules[63].clauseModule_n_0\,
      start_implication_finder_reg_i_99_2 => \generate_clause_modules[63].clauseModule_n_27\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[62].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_365,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[62].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(62),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_162,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[62].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[62].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[62].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[62].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[62].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[62].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_364,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_163,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[62].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[62].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[62].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[62].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[62].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[62].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[62].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[62].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[62].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[62].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[62].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_363,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_216,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[62].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[62].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[62].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[62].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[62].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[63].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\
     port map (
      Q(2) => Q(7),
      Q(1 downto 0) => Q(3 downto 2),
      \clause_count_reg[0]_rep\ => \generate_clause_modules[63].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[63].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[63].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[63].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[63].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[63].clauseModule_n_7\,
      clause_in_use_reg_1 => \generate_clause_modules[61].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(63),
      \implication_variable_id_reg[0]_i_40\ => \generate_clause_modules[62].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_40\ => \generate_clause_modules[62].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_40\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_40_0\ => \generate_clause_modules[62].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_12\ => \generate_clause_modules[62].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_24\(0) => is_unit(62),
      \implication_variable_id_reg[4]_i_24_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_24_1\ => \generate_clause_modules[62].clauseModule_n_7\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[63].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_362,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[63].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(63),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_94,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[63].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[63].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[63].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[63].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[63].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[63].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_361,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_95,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[63].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[63].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[63].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[63].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[63].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[63].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_360,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[63].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_217,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[63].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[63].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[63].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[63].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[63].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[64].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\
     port map (
      \FSM_sequential_state[0]_i_10\ => \generate_clause_modules[64].clauseModule_n_1\,
      \FSM_sequential_state[0]_i_4\(2) => is_unit(79),
      \FSM_sequential_state[0]_i_4\(1) => is_unit(7),
      \FSM_sequential_state[0]_i_4\(0) => is_unit(0),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[64].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[1].clauseModule_n_1\,
      clause_in_use_reg_2 => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(64),
      is_unit(0) => is_unit(64),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_4 => \generate_clause_modules[3].clauseModule_n_11\,
      start_implication_finder_i_4_0 => \generate_clause_modules[76].clauseModule_n_2\,
      start_implication_finder_i_4_1 => \generate_clause_modules[10].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[64].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_359,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[64].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[64].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_96,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[64].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[64].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[64].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[64].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[64].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[64].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_358,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_259,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[64].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[64].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[64].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[64].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[64].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[64].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[64].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[64].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[64].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[64].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[64].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_357,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[64].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_260,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[64].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[64].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[64].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[64].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[64].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[65].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\
     port map (
      DI(0) => \generate_clause_modules[65].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_8\(4) => is_unit(78),
      \FSM_sequential_state[0]_i_8\(3 downto 2) => is_unit(64 downto 63),
      \FSM_sequential_state[0]_i_8\(1 downto 0) => is_unit(43 downto 42),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[65].clauseModule_n_8\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[65].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[65].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[65].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[65].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[65].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[1].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(65),
      \implication_variable_id_reg[0]_i_32\ => \generate_clause_modules[64].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_32\ => \generate_clause_modules[64].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_32\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_32_0\ => \generate_clause_modules[64].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_34\ => \generate_clause_modules[64].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_46\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_46_0\ => \generate_clause_modules[64].clauseModule_n_8\,
      is_unit(0) => is_unit(65),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_17 => \generate_clause_modules[63].clauseModule_n_7\,
      start_implication_finder_reg_i_61 => \generate_clause_modules[64].clauseModule_n_4\,
      start_implication_finder_reg_i_61_0 => \generate_clause_modules[64].clauseModule_n_29\,
      start_implication_finder_reg_i_61_1 => \generate_clause_modules[64].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[65].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_356,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[65].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[65].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_2\(0) => \generate_clause_modules[65].clauseModule_n_29\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_164,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[65].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[65].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[65].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[65].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[65].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[65].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_355,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_165,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[65].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[65].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[65].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[65].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[65].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[65].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_354,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_97,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[65].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[65].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[65].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[65].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[65].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[66].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\
     port map (
      Q(4 downto 2) => Q(8 downto 6),
      Q(1 downto 0) => Q(3 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[66].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[1].clauseModule_n_1\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(66),
      is_unit(0) => is_unit(66),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[8]\ => \generate_clause_modules[66].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[66].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_353,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[66].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_98,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[66].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[66].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[66].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[66].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[66].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[66].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_352,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_261,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[66].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[66].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[66].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[66].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[66].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[66].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[66].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[66].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[66].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[66].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[66].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_351,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[66].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_262,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[66].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[66].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[66].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[66].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[66].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[67].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\
     port map (
      DI(0) => \generate_clause_modules[67].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(4 downto 3),
      S(0) => \generate_clause_modules[67].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[67].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[67].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[67].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[67].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[67].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[21].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(67),
      \implication_variable_id_reg[0]_i_32\ => \generate_clause_modules[66].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_32\ => \generate_clause_modules[66].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_32\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_32_0\ => \generate_clause_modules[66].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_34\ => \generate_clause_modules[66].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_46\(0) => is_unit(66),
      \implication_variable_id_reg[4]_i_46_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_46_1\ => \generate_clause_modules[66].clauseModule_n_7\,
      is_unit(0) => is_unit(67),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_17 => \generate_clause_modules[68].clauseModule_n_5\,
      start_implication_finder_reg_i_61 => \generate_clause_modules[66].clauseModule_n_3\,
      start_implication_finder_reg_i_61_0 => \generate_clause_modules[66].clauseModule_n_28\,
      start_implication_finder_reg_i_61_1 => \generate_clause_modules[66].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[67].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_350,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[67].clauseModule_n_27\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_99,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[67].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[67].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[67].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[67].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[67].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[67].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_349,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_263,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[67].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[67].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[67].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[67].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[67].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[67].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_348,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_264,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[67].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[67].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[67].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[67].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[67].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[68].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\
     port map (
      \FSM_sequential_state_reg[1]_rep\ => \generate_clause_modules[68].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[68].clauseModule_n_5\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(68),
      is_unit(0) => is_unit(68),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_16(4 downto 3) => is_unit(81 downto 80),
      start_implication_finder_i_16(2) => is_unit(69),
      start_implication_finder_i_16(1 downto 0) => is_unit(67 downto 66),
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[68].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_347,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[68].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[68].clauseModule_n_3\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[68].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_100,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[68].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[68].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[68].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[68].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[68].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_0,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[68].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_346,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_101,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[68].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[68].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[68].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[68].clauseModule_n_25\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[68].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[68].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[68].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[68].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[68].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[68].clauseModule_n_14\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[68].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_345,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[68].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_218,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[68].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[68].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[68].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[68].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[68].clauseModule_n_19\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[69].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\
     port map (
      DI(0) => \generate_clause_modules[69].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(4 downto 3),
      S(0) => \generate_clause_modules[69].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[69].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[69].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[69].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[69].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[69].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[21].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(69),
      \implication_variable_id_reg[0]_i_31\ => \generate_clause_modules[68].clauseModule_n_28\,
      \implication_variable_id_reg[1]_i_31\ => \generate_clause_modules[68].clauseModule_n_27\,
      \implication_variable_id_reg[2]_i_31\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_31_0\ => \generate_clause_modules[68].clauseModule_n_26\,
      \implication_variable_id_reg[3]_i_33\ => \generate_clause_modules[68].clauseModule_n_25\,
      \implication_variable_id_reg[4]_i_45\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_45_0\ => \generate_clause_modules[68].clauseModule_n_9\,
      is_unit(0) => is_unit(68),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_17 => \generate_clause_modules[71].clauseModule_n_0\,
      start_implication_finder_reg_i_17_0 => \generate_clause_modules[70].clauseModule_n_4\,
      start_implication_finder_reg_i_61 => \generate_clause_modules[68].clauseModule_n_5\,
      start_implication_finder_reg_i_61_0 => \generate_clause_modules[68].clauseModule_n_30\,
      start_implication_finder_reg_i_61_1 => \generate_clause_modules[68].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[69].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_344,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(69),
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[69].clauseModule_n_27\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_102,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[69].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[69].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[69].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[69].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[69].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[69].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_343,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_265,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[69].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[69].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[69].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[69].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[69].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[69].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_342,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_266,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[69].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[69].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[69].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[69].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[69].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[6].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\
     port map (
      DI(2) => \generate_clause_modules[5].clauseModule_n_3\,
      DI(1) => \generate_clause_modules[3].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[1].clauseModule_n_2\,
      Q(4) => Q(8),
      Q(3 downto 2) => Q(6 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      S(2) => \generate_clause_modules[5].clauseModule_n_31\,
      S(1) => \generate_clause_modules[3].clauseModule_n_31\,
      S(0) => \generate_clause_modules[1].clauseModule_n_30\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[6].clauseModule_n_2\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[6].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[6].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[5].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(6),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_8_0\ => \generate_clause_modules[5].clauseModule_n_8\,
      \implication_variable_id[1]_i_8\ => \generate_clause_modules[5].clauseModule_n_10\,
      implication_variable_ids(1 downto 0) => implication_variable_ids(34 downto 33),
      is_unit(0) => is_unit(5),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[6].clauseModule_n_0\,
      start_implication_finder_reg_i_297_0 => \generate_clause_modules[7].clauseModule_n_11\,
      start_implication_finder_reg_i_297_1 => \generate_clause_modules[7].clauseModule_n_1\,
      start_implication_finder_reg_i_297_2 => \generate_clause_modules[7].clauseModule_n_31\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_533,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(6),
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[6].clauseModule_n_29\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_12,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[6].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[6].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[6].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[6].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[6].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_532,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_139,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[6].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[6].clauseModule_n_25\,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[6].clauseModule_n_10\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[6].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[6].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[6].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[6].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_531,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_175,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[6].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[6].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[6].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[6].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[6].clauseModule_n_19\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[70].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\
     port map (
      \FSM_sequential_state[0]_i_15\ => \generate_clause_modules[71].clauseModule_n_8\,
      \FSM_sequential_state[0]_i_15_0\ => \generate_clause_modules[71].clauseModule_n_7\,
      \FSM_sequential_state[0]_i_15_1\ => \generate_clause_modules[71].clauseModule_n_28\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      clause_in_use_reg_0 => \generate_clause_modules[70].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[22].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(70),
      is_unit(1) => is_unit(71),
      is_unit(0) => is_unit(69),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[70].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_341,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[70].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(70),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[70].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_103,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[70].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[70].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[70].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[70].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[70].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[70].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_340,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_104,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[70].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[70].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[70].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[70].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[70].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[70].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[70].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[70].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[70].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[70].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[70].clauseModule_n_3\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[70].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_339,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[70].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_219,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[70].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[70].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[70].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[70].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[70].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[71].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\
     port map (
      CO(0) => \generate_clause_modules[71].clauseModule_n_29\,
      DI(2) => \generate_clause_modules[69].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[67].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[65].clauseModule_n_2\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(2) => \generate_clause_modules[69].clauseModule_n_27\,
      S(1) => \generate_clause_modules[67].clauseModule_n_27\,
      S(0) => \generate_clause_modules[65].clauseModule_n_29\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[71].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[71].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[71].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[71].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[71].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[71].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[23].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(71),
      \implication_variable_id_reg[0]_i_31\ => \generate_clause_modules[70].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_31\ => \generate_clause_modules[70].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_31\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_31_0\ => \generate_clause_modules[70].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_33\ => \generate_clause_modules[70].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_45\(0) => is_unit(70),
      \implication_variable_id_reg[4]_i_45_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_45_1\ => \generate_clause_modules[70].clauseModule_n_8\,
      is_unit(0) => is_unit(71),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_29(0) => \generate_clause_modules[62].clauseModule_n_28\,
      start_implication_finder_reg_i_61_0 => \generate_clause_modules[70].clauseModule_n_4\,
      start_implication_finder_reg_i_61_1 => \generate_clause_modules[70].clauseModule_n_29\,
      start_implication_finder_reg_i_61_2 => \generate_clause_modules[70].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[71].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_338,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_105,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[71].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[71].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[71].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[71].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[71].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => \generate_clause_modules[71].clauseModule_n_7\,
      variable_1_polarity_reg_1 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[71].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_337,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_106,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[71].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[71].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[71].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[71].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[71].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[71].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[71].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_336,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[71].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_220,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[71].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[71].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[71].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[71].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[71].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[72].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\
     port map (
      DI(0) => \generate_clause_modules[72].clauseModule_n_0\,
      \FSM_sequential_state[0]_i_2\ => \generate_clause_modules[35].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_2_0\ => \generate_clause_modules[65].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_2_1\ => \generate_clause_modules[41].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_32\ => \generate_clause_modules[72].clauseModule_n_3\,
      \FSM_sequential_state[0]_i_8_0\(2 downto 1) => is_unit(75 downto 74),
      \FSM_sequential_state[0]_i_8_0\(0) => is_unit(66),
      \FSM_sequential_state_reg[2]\ => \generate_clause_modules[72].clauseModule_n_2\,
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[72].clauseModule_n_30\,
      clause_in_use_reg_0 => \generate_clause_modules[72].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[4].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(72),
      is_unit(0) => is_unit(72),
      \output_status_reg[2]\ => \FSM_sequential_state[0]_i_9_n_0\,
      \output_status_reg[2]_0\ => \generate_clause_modules[19].clauseModule_n_10\,
      \output_status_reg[2]_1\ => \generate_clause_modules[15].clauseModule_n_9\,
      \output_status_reg[2]_2\ => \generate_clause_modules[10].clauseModule_n_11\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg => \generate_clause_modules[89].clauseModule_n_9\,
      start_implication_finder_reg_0 => \generate_clause_modules[60].clauseModule_n_1\,
      start_implication_finder_reg_1 => \generate_clause_modules[64].clauseModule_n_1\,
      start_implication_finder_reg_2 => \generate_clause_modules[28].clauseModule_n_3\,
      start_implication_finder_reg_i_29 => \generate_clause_modules[73].clauseModule_n_8\,
      start_implication_finder_reg_i_29_0 => \generate_clause_modules[73].clauseModule_n_1\,
      start_implication_finder_reg_i_29_1 => \generate_clause_modules[73].clauseModule_n_28\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[72].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_335,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_107,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[72].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[72].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[72].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[72].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[72].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[72].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_334,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_108,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[72].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[72].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[72].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[72].clauseModule_n_25\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[72].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[72].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[72].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[72].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[72].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[72].clauseModule_n_14\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[72].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_333,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_221,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[72].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[72].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[72].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[72].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[72].clauseModule_n_19\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      write_status_reg1 => write_status_reg1
    );
\generate_clause_modules[73].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\
     port map (
      \FSM_sequential_state_reg[1]_rep\ => \generate_clause_modules[73].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      \clause_count_reg[0]_rep\ => \generate_clause_modules[73].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[73].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[73].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[73].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[73].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[73].clauseModule_n_8\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(73),
      \implication_variable_id_reg[0]_i_30\ => \generate_clause_modules[72].clauseModule_n_28\,
      \implication_variable_id_reg[1]_i_30\ => \generate_clause_modules[72].clauseModule_n_27\,
      \implication_variable_id_reg[2]_i_30\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_30_0\ => \generate_clause_modules[72].clauseModule_n_26\,
      \implication_variable_id_reg[3]_i_32\ => \generate_clause_modules[72].clauseModule_n_25\,
      \implication_variable_id_reg[4]_i_44\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_44_0\ => \generate_clause_modules[72].clauseModule_n_9\,
      is_unit(0) => is_unit(72),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[73].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_332,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[73].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(73),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_109,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[73].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[73].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[73].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[73].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[73].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[73].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_331,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_110,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[73].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[73].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[73].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[73].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[73].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[73].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_330,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[73].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_222,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[73].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[73].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[73].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[73].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[73].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[74].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\
     port map (
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(4 downto 3),
      S(0) => \generate_clause_modules[74].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[74].clauseModule_n_5\,
      clause_in_use_reg_1 => \generate_clause_modules[28].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(74),
      is_unit(1 downto 0) => is_unit(73 downto 72),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_6 => \generate_clause_modules[72].clauseModule_n_1\,
      start_implication_finder_reg_i_6_0 => \generate_clause_modules[73].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[74].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_329,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[74].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(74),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[74].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_111,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[74].clauseModule_n_15\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[74].clauseModule_n_16\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[74].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[74].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[74].clauseModule_n_19\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[74].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_328,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_166,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[74].clauseModule_n_23\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[74].clauseModule_n_22\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[74].clauseModule_n_21\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[74].clauseModule_n_20\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[74].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[74].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[74].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[74].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[74].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[74].clauseModule_n_14\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment[1]_i_3__14\ => implicationSelector_n_7,
      \variable_3_assignment[1]_i_3__14_0\ => implicationSelector_n_8,
      \variable_3_assignment[1]_i_4__15_0\ => implicationSelector_n_563,
      \variable_3_assignment[1]_i_4__15_1\ => implicationSelector_n_564,
      \variable_3_assignment[1]_i_4__15_2\ => implicationSelector_n_562,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[74].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_327,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[74].clauseModule_n_25\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_223,
      \variable_3_id_reg[4]_0\ => \generate_clause_modules[74].clauseModule_n_3\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[75].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\
     port map (
      DI(0) => \generate_clause_modules[75].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[75].clauseModule_n_27\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[75].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[75].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[75].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[75].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[75].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[75].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[23].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(75),
      \implication_variable_id_reg[0]_i_30\ => \generate_clause_modules[74].clauseModule_n_23\,
      \implication_variable_id_reg[1]_i_30\ => \generate_clause_modules[74].clauseModule_n_22\,
      \implication_variable_id_reg[2]_i_30\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_30_0\ => \generate_clause_modules[74].clauseModule_n_21\,
      \implication_variable_id_reg[3]_i_32\ => \generate_clause_modules[74].clauseModule_n_20\,
      \implication_variable_id_reg[4]_i_44\(0) => is_unit(74),
      \implication_variable_id_reg[4]_i_44_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_44_1\ => \generate_clause_modules[74].clauseModule_n_9\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_29 => \generate_clause_modules[74].clauseModule_n_5\,
      start_implication_finder_reg_i_29_0 => \generate_clause_modules[74].clauseModule_n_25\,
      start_implication_finder_reg_i_29_1 => \generate_clause_modules[74].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[75].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_326,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(75),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_112,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[75].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[75].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[75].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[75].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[75].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[75].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_325,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_113,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[75].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[75].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[75].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[75].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[75].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[75].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_324,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_224,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[75].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[75].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[75].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[75].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[75].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[76].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\
     port map (
      \FSM_sequential_state[0]_i_4\(2) => is_unit(51),
      \FSM_sequential_state[0]_i_4\(1) => is_unit(49),
      \FSM_sequential_state[0]_i_4\(0) => is_unit(8),
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[76].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(76),
      is_unit(0) => is_unit(76),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[8]\ => \generate_clause_modules[76].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[76].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_323,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[76].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[76].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_114,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[76].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[76].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[76].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[76].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[76].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[76].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_322,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_167,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[76].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[76].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[76].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[76].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[76].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[76].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[76].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[76].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[76].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[76].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[76].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_321,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[76].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_225,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[76].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[76].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[76].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[76].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[76].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[77].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\
     port map (
      DI(0) => \generate_clause_modules[77].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_4\(4) => is_unit(87),
      \FSM_sequential_state[0]_i_4\(3) => is_unit(84),
      \FSM_sequential_state[0]_i_4\(2 downto 1) => is_unit(76 downto 75),
      \FSM_sequential_state[0]_i_4\(0) => is_unit(67),
      \FSM_sequential_state[0]_i_4_0\ => \generate_clause_modules[86].clauseModule_n_5\,
      \FSM_sequential_state[0]_i_4_1\ => \generate_clause_modules[82].clauseModule_n_3\,
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[77].clauseModule_n_9\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[77].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[77].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[77].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[77].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[77].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[76].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(77),
      \implication_variable_id_reg[0]_i_29\ => \generate_clause_modules[76].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_29\ => \generate_clause_modules[76].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_29\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_29_0\ => \generate_clause_modules[76].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_31\ => \generate_clause_modules[76].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_43\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_43_0\ => \generate_clause_modules[76].clauseModule_n_8\,
      is_unit(0) => is_unit(77),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_29 => \generate_clause_modules[76].clauseModule_n_4\,
      start_implication_finder_reg_i_29_0 => \generate_clause_modules[76].clauseModule_n_29\,
      start_implication_finder_reg_i_29_1 => \generate_clause_modules[76].clauseModule_n_1\,
      start_implication_finder_reg_i_6 => \generate_clause_modules[75].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[77].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_320,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[77].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[77].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_2\(0) => \generate_clause_modules[77].clauseModule_n_29\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_115,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[77].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[77].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[77].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[77].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[77].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[77].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_319,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_116,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[77].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[77].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[77].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[77].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[77].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[77].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_318,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_226,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[77].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[77].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[77].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[77].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[77].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[78].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\
     port map (
      \FSM_sequential_state_reg[0]_rep\ => \generate_clause_modules[78].clauseModule_n_0\,
      Q(4 downto 3) => Q(8 downto 7),
      Q(2 downto 0) => Q(5 downto 3),
      S(0) => \generate_clause_modules[78].clauseModule_n_2\,
      clause_in_use_reg_0 => \generate_clause_modules[78].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[6].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(78),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_6 => \generate_clause_modules[80].clauseModule_n_3\,
      start_implication_finder_reg_i_6_0 => \generate_clause_modules[79].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[78].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_317,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[78].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(78),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_168,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[78].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[78].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[78].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[78].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[78].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[78].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_316,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_169,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[78].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[78].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[78].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[78].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[78].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[78].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[78].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[78].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[78].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[78].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[78].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_315,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[78].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_117,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[78].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[78].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[78].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[78].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[78].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[79].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\
     port map (
      CO(0) => \generate_clause_modules[79].clauseModule_n_26\,
      DI(2) => \generate_clause_modules[77].clauseModule_n_2\,
      DI(1) => \generate_clause_modules[75].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[72].clauseModule_n_0\,
      Q(2 downto 0) => Q(6 downto 4),
      S(2) => \generate_clause_modules[77].clauseModule_n_29\,
      S(1) => \generate_clause_modules[75].clauseModule_n_27\,
      S(0) => \generate_clause_modules[72].clauseModule_n_30\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[79].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[79].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[79].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[79].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[79].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[79].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[7].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(79),
      \implication_variable_id_reg[0]_i_29\ => \generate_clause_modules[78].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_29\ => \generate_clause_modules[78].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_29\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_29_0\ => \generate_clause_modules[78].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_31\ => \generate_clause_modules[78].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_43\(0) => is_unit(78),
      \implication_variable_id_reg[4]_i_43_0\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_43_1\ => \generate_clause_modules[78].clauseModule_n_8\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_10(0) => \generate_clause_modules[71].clauseModule_n_29\,
      start_implication_finder_reg_i_29_0 => \generate_clause_modules[78].clauseModule_n_3\,
      start_implication_finder_reg_i_29_1 => \generate_clause_modules[78].clauseModule_n_29\,
      start_implication_finder_reg_i_29_2 => \generate_clause_modules[78].clauseModule_n_1\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[79].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_314,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(79),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_118,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[79].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[79].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[79].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[79].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[79].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[79].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_313,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_267,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[79].clauseModule_n_10\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[79].clauseModule_n_11\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[79].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[79].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[79].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[79].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_312,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_268,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[79].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[79].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[79].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[79].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[79].clauseModule_n_19\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[7].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\
     port map (
      Q(4 downto 0) => Q(6 downto 2),
      S(0) => \generate_clause_modules[7].clauseModule_n_10\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[7].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[7].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[7].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[7].clauseModule_n_8\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[7].clauseModule_n_2\,
      clause_in_use_reg_0 => \generate_clause_modules[1].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(7),
      \implication_variable_id[2]_i_8\(0) => is_unit(6),
      \implication_variable_id[2]_i_8_0\ => \generate_clause_modules[6].clauseModule_n_27\,
      \implication_variable_id[3]_i_27\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_27_0\ => \generate_clause_modules[6].clauseModule_n_26\,
      \implication_variable_id[4]_i_39\ => implicationSelector_n_1,
      \implication_variable_id[4]_i_39_0\ => \generate_clause_modules[6].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_22\ => implicationSelector_n_554,
      \implication_variable_id_reg[3]_i_22_0\ => \generate_clause_modules[5].clauseModule_n_7\,
      \implication_variable_id_reg[4]_i_34\(0) => clause_count_reg(1),
      \implication_variable_id_reg[4]_i_34_0\ => \generate_clause_modules[5].clauseModule_n_9\,
      implication_variable_ids(1 downto 0) => implication_variable_ids(34 downto 33),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[7].clauseModule_n_0\,
      start_implication_finder_reg_i_184 => \generate_clause_modules[6].clauseModule_n_1\,
      start_implication_finder_reg_i_184_0 => \generate_clause_modules[8].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[7].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_530,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[7].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(7),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_13,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[7].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[7].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[7].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[7].clauseModule_n_28\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[7].clauseModule_n_29\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[7].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => \generate_clause_modules[7].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_2\ => implicationSelector_n_529,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_237,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[7].clauseModule_n_7\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[7].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[7].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[7].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[7].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[7].clauseModule_n_18\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[7].clauseModule_n_19\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[7].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_528,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[7].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_238,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[7].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[7].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[7].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[7].clauseModule_n_23\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[7].clauseModule_n_24\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[80].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\
     port map (
      Q(2 downto 1) => Q(6 downto 5),
      Q(0) => Q(2),
      clause_in_use_reg_0 => \generate_clause_modules[80].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[16].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(80),
      is_unit(1 downto 0) => is_unit(79 downto 78),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[80].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_311,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[80].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(80),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[80].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_170,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[80].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[80].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[80].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[80].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[80].clauseModule_n_22\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[80].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_310,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_119,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[80].clauseModule_n_26\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[80].clauseModule_n_25\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[80].clauseModule_n_24\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[80].clauseModule_n_23\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[80].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[80].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[80].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[80].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[80].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[80].clauseModule_n_12\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[80].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_309,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[80].clauseModule_n_28\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_227,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[80].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[80].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[80].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[80].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[80].clauseModule_n_17\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[81].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\
     port map (
      DI(0) => \generate_clause_modules[81].clauseModule_n_0\,
      \FSM_sequential_state[0]_i_4\ => \generate_clause_modules[70].clauseModule_n_3\,
      \FSM_sequential_state[0]_i_4_0\ => \generate_clause_modules[29].clauseModule_n_9\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(4 downto 3),
      S(0) => \generate_clause_modules[81].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[81].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[81].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[81].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[81].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[81].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[21].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(81),
      \implication_variable_id_reg[0]_i_35\ => \generate_clause_modules[80].clauseModule_n_26\,
      \implication_variable_id_reg[1]_i_35\ => \generate_clause_modules[80].clauseModule_n_25\,
      \implication_variable_id_reg[2]_i_35\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_35_0\ => \generate_clause_modules[80].clauseModule_n_24\,
      \implication_variable_id_reg[3]_i_30\ => \generate_clause_modules[80].clauseModule_n_23\,
      \implication_variable_id_reg[4]_i_42\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_42_0\ => \generate_clause_modules[80].clauseModule_n_7\,
      is_unit(2) => is_unit(80),
      is_unit(1 downto 0) => is_unit(69 downto 68),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_10 => \generate_clause_modules[80].clauseModule_n_3\,
      start_implication_finder_reg_i_10_0 => \generate_clause_modules[80].clauseModule_n_28\,
      start_implication_finder_reg_i_10_1 => \generate_clause_modules[80].clauseModule_n_2\,
      start_implication_finder_reg_i_6 => \generate_clause_modules[83].clauseModule_n_1\,
      start_implication_finder_reg_i_6_0 => \generate_clause_modules[82].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[81].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_308,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(81),
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[81].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_2\(0) => \generate_clause_modules[81].clauseModule_n_28\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_120,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[81].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[81].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[81].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[81].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[81].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[81].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_307,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_269,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[81].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[81].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[81].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[81].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[81].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[81].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_306,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_270,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[81].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[81].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[81].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[81].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[81].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[82].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\
     port map (
      \FSM_sequential_state[0]_i_14\ => \generate_clause_modules[83].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_14_0\ => \generate_clause_modules[83].clauseModule_n_8\,
      \FSM_sequential_state[0]_i_14_1\ => \generate_clause_modules[83].clauseModule_n_29\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      clause_in_use_reg_0 => \generate_clause_modules[82].clauseModule_n_4\,
      clause_in_use_reg_1 => \generate_clause_modules[22].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(82),
      is_unit(0) => is_unit(82),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state_reg_i_3(1) => is_unit(83),
      state_reg_i_3(0) => is_unit(81),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[82].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_305,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[82].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[82].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_171,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[82].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[82].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[82].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[82].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[82].clauseModule_n_23\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[82].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_304,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_121,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[82].clauseModule_n_27\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[82].clauseModule_n_26\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[82].clauseModule_n_25\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[82].clauseModule_n_24\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[82].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[82].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[82].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[82].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[82].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[82].clauseModule_n_13\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[82].clauseModule_n_3\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[82].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_303,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[82].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_228,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[82].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[82].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[82].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[82].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[82].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[83].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\
     port map (
      DI(0) => \generate_clause_modules[83].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[83].clauseModule_n_30\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[83].clauseModule_n_2\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[83].clauseModule_n_4\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[83].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[83].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[83].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[83].clauseModule_n_1\,
      clause_in_use_reg_1 => \generate_clause_modules[23].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(83),
      \implication_variable_id_reg[0]_i_35\ => \generate_clause_modules[82].clauseModule_n_27\,
      \implication_variable_id_reg[1]_i_35\ => \generate_clause_modules[82].clauseModule_n_26\,
      \implication_variable_id_reg[2]_i_35\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_35_0\ => \generate_clause_modules[82].clauseModule_n_25\,
      \implication_variable_id_reg[3]_i_30\ => \generate_clause_modules[82].clauseModule_n_24\,
      \implication_variable_id_reg[4]_i_42\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_42_0\ => \generate_clause_modules[82].clauseModule_n_8\,
      is_unit(0) => is_unit(82),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_10 => \generate_clause_modules[82].clauseModule_n_4\,
      start_implication_finder_reg_i_10_0 => \generate_clause_modules[82].clauseModule_n_29\,
      start_implication_finder_reg_i_10_1 => \generate_clause_modules[82].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[83].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_302,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(83),
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_122,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[83].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[83].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[83].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[83].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[83].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => \generate_clause_modules[83].clauseModule_n_8\,
      variable_1_polarity_reg_1 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[83].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_301,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_271,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[83].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[83].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[83].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[83].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[83].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[83].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[83].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_300,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[83].clauseModule_n_29\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_272,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[83].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[83].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[83].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[83].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[83].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[84].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[84].clauseModule_n_2\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(84),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[84].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_299,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[84].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(84),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_123,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[84].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[84].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[84].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[84].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[84].clauseModule_n_21\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[84].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_298,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_172,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[84].clauseModule_n_25\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[84].clauseModule_n_24\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[84].clauseModule_n_23\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[84].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[84].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[84].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[84].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[84].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[84].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[84].clauseModule_n_11\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[84].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_297,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[84].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_229,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[68].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[84].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[84].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[84].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[84].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[84].clauseModule_n_16\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[85].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\
     port map (
      DI(0) => \generate_clause_modules[85].clauseModule_n_1\,
      \FSM_sequential_state_reg[0]_rep\ => \generate_clause_modules[85].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[85].clauseModule_n_32\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[85].clauseModule_n_3\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[85].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[85].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[85].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[85].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[85].clauseModule_n_2\,
      clause_in_use_reg_1 => \FSM_sequential_state_reg[0]_rep_n_0\,
      clause_in_use_reg_2 => \FSM_sequential_state_reg[1]_rep_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(85),
      \implication_variable_id_reg[0]_i_34\ => \generate_clause_modules[84].clauseModule_n_25\,
      \implication_variable_id_reg[1]_i_34\ => \generate_clause_modules[84].clauseModule_n_24\,
      \implication_variable_id_reg[2]_i_34\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_34_0\ => \generate_clause_modules[84].clauseModule_n_23\,
      \implication_variable_id_reg[3]_i_29\ => \generate_clause_modules[84].clauseModule_n_22\,
      \implication_variable_id_reg[4]_i_41\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_41_0\ => \generate_clause_modules[84].clauseModule_n_6\,
      is_unit(0) => is_unit(85),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_16(3) => is_unit(86),
      start_implication_finder_i_16(2) => is_unit(84),
      start_implication_finder_i_16(1) => is_unit(77),
      start_implication_finder_i_16(0) => is_unit(67),
      start_implication_finder_reg_i_10 => \generate_clause_modules[84].clauseModule_n_2\,
      start_implication_finder_reg_i_10_0 => \generate_clause_modules[84].clauseModule_n_27\,
      start_implication_finder_reg_i_10_1 => \generate_clause_modules[84].clauseModule_n_0\,
      \state__0\(0) => \state__0\(2),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[85].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_296,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[85].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_1\ => implicationSelector_n_124,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[85].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[85].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[85].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[85].clauseModule_n_28\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[85].clauseModule_n_29\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => \generate_clause_modules[85].clauseModule_n_10\,
      variable_1_polarity_reg_1 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[85].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_295,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_125,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[85].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[85].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[85].clauseModule_n_17\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[85].clauseModule_n_18\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[85].clauseModule_n_19\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[85].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[85].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_294,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[85].clauseModule_n_31\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_230,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[85].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[85].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[85].clauseModule_n_22\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[85].clauseModule_n_23\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[85].clauseModule_n_24\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[86].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\
     port map (
      \FSM_sequential_state[0]_i_14\ => \generate_clause_modules[85].clauseModule_n_11\,
      \FSM_sequential_state[0]_i_14_0\ => \generate_clause_modules[85].clauseModule_n_10\,
      \FSM_sequential_state[0]_i_14_1\ => \generate_clause_modules[85].clauseModule_n_31\,
      Q(4 downto 2) => Q(7 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[86].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[86].clauseModule_n_4\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(86),
      is_unit(1 downto 0) => is_unit(85 downto 84),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_2 => \generate_clause_modules[84].clauseModule_n_2\,
      start_implication_finder_reg_i_2_0 => \generate_clause_modules[85].clauseModule_n_2\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[86].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_293,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[86].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(86),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[86].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_126,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[86].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[86].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[86].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[86].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[86].clauseModule_n_24\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[86].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_292,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_127,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[86].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[86].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[86].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[86].clauseModule_n_25\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[86].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[86].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[86].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[86].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[86].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[86].clauseModule_n_14\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[86].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[86].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_291,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[86].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_231,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[78].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[86].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[86].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[86].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[86].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[86].clauseModule_n_19\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[87].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\
     port map (
      CO(0) => \generate_clause_modules[87].clauseModule_n_28\,
      DI(2) => \generate_clause_modules[85].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[83].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[81].clauseModule_n_0\,
      Q(4 downto 0) => Q(6 downto 2),
      S(0) => \generate_clause_modules[87].clauseModule_n_7\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[87].clauseModule_n_1\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[87].clauseModule_n_3\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[87].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[87].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[87].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[66].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(87),
      \implication_variable_id_reg[0]_i_34\ => \generate_clause_modules[86].clauseModule_n_28\,
      \implication_variable_id_reg[1]_i_34\ => \generate_clause_modules[86].clauseModule_n_27\,
      \implication_variable_id_reg[2]_i_34\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_34_0\ => \generate_clause_modules[86].clauseModule_n_26\,
      \implication_variable_id_reg[3]_i_29\ => \generate_clause_modules[86].clauseModule_n_25\,
      \implication_variable_id_reg[4]_i_41\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_41_0\ => \generate_clause_modules[86].clauseModule_n_9\,
      is_unit(3) => is_unit(86),
      is_unit(2 downto 0) => is_unit(84 downto 82),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[87].clauseModule_n_0\,
      start_implication_finder_reg_i_10_0 => \generate_clause_modules[86].clauseModule_n_4\,
      start_implication_finder_reg_i_10_1 => \generate_clause_modules[86].clauseModule_n_30\,
      start_implication_finder_reg_i_10_2 => \generate_clause_modules[86].clauseModule_n_2\,
      start_implication_finder_reg_i_2 => \generate_clause_modules[88].clauseModule_n_2\,
      start_implication_finder_reg_i_2_0 => \generate_clause_modules[89].clauseModule_n_3\,
      start_implication_finder_reg_i_3(0) => \generate_clause_modules[79].clauseModule_n_26\,
      start_implication_finder_reg_i_3_0(2) => \generate_clause_modules[85].clauseModule_n_32\,
      start_implication_finder_reg_i_3_0(1) => \generate_clause_modules[83].clauseModule_n_30\,
      start_implication_finder_reg_i_3_0(0) => \generate_clause_modules[81].clauseModule_n_28\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[87].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_290,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(87),
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[87].clauseModule_n_8\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_128,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[87].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[87].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[87].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[87].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[87].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[87].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_289,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_273,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[87].clauseModule_n_12\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[87].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[87].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[87].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[87].clauseModule_n_16\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[87].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_288,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_274,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[87].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[87].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[87].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[87].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[87].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[88].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      clause_in_use_reg_0 => \generate_clause_modules[88].clauseModule_n_2\,
      clause_in_use_reg_1 => \generate_clause_modules[68].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(88),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[88].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_287,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[88].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(88),
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_129,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[88].clauseModule_n_17\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[88].clauseModule_n_18\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[88].clauseModule_n_19\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[88].clauseModule_n_20\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[88].clauseModule_n_21\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[88].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_286,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_275,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[88].clauseModule_n_25\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[88].clauseModule_n_24\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[88].clauseModule_n_23\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[88].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[88].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[88].clauseModule_n_7\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[88].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[88].clauseModule_n_9\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[88].clauseModule_n_10\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[88].clauseModule_n_11\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[88].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_285,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[88].clauseModule_n_27\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_276,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[88].clauseModule_n_12\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[88].clauseModule_n_13\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[88].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[88].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[88].clauseModule_n_16\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[89].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\
     port map (
      DI(0) => \generate_clause_modules[89].clauseModule_n_2\,
      \FSM_sequential_state[0]_i_2\ => \generate_clause_modules[55].clauseModule_n_9\,
      \FSM_sequential_state[0]_i_2_0\ => \generate_clause_modules[15].clauseModule_n_10\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(5 downto 3),
      S(0) => \generate_clause_modules[89].clauseModule_n_29\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[89].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[89].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[89].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[89].clauseModule_n_7\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[89].clauseModule_n_8\,
      clause_in_use_reg_0 => \generate_clause_modules[89].clauseModule_n_3\,
      clause_in_use_reg_1 => \generate_clause_modules[85].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(89),
      \implication_variable_id_reg[0]_i_33\ => \generate_clause_modules[88].clauseModule_n_25\,
      \implication_variable_id_reg[1]_i_33\ => \generate_clause_modules[88].clauseModule_n_24\,
      \implication_variable_id_reg[2]_i_33\ => implicationSelector_n_554,
      \implication_variable_id_reg[2]_i_33_0\ => \generate_clause_modules[88].clauseModule_n_23\,
      \implication_variable_id_reg[3]_i_28\ => \generate_clause_modules[88].clauseModule_n_22\,
      \implication_variable_id_reg[4]_i_40\ => implicationSelector_n_1,
      \implication_variable_id_reg[4]_i_40_0\ => \generate_clause_modules[88].clauseModule_n_6\,
      is_unit(2 downto 1) => is_unit(88 downto 87),
      is_unit(0) => is_unit(14),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg_i_3 => \generate_clause_modules[88].clauseModule_n_2\,
      start_implication_finder_reg_i_3_0 => \generate_clause_modules[88].clauseModule_n_27\,
      start_implication_finder_reg_i_3_1 => \generate_clause_modules[88].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[89].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_284,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[89].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => is_unit(89),
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[89].clauseModule_n_9\,
      \variable_1_assignment_reg[1]_3\ => implicationSelector_n_130,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[89].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[89].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[89].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[89].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[89].clauseModule_n_27\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[89].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_283,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_131,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[89].clauseModule_n_13\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[89].clauseModule_n_14\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[89].clauseModule_n_15\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[89].clauseModule_n_16\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[89].clauseModule_n_17\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[89].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_282,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_232,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[89].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[89].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[89].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[89].clauseModule_n_21\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[89].clauseModule_n_22\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[8].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\
     port map (
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[8].clauseModule_n_0\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[8].clauseModule_n_3\,
      \clause_count_reg[0]_rep__1_0\ => \generate_clause_modules[8].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[8].clauseModule_n_7\,
      clause_in_use_reg_1 => \generate_clause_modules[4].clauseModule_n_0\,
      clause_in_use_reg_2 => \generate_clause_modules[1].clauseModule_n_0\,
      clause_in_use_reg_3 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(8),
      \implication_variable_id[0]_i_8\ => implicationSelector_n_553,
      \implication_variable_id[0]_i_8_0\ => \generate_clause_modules[7].clauseModule_n_7\,
      \implication_variable_id[1]_i_8\ => \generate_clause_modules[7].clauseModule_n_9\,
      is_unit(1 downto 0) => is_unit(7 downto 6),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \state__0\(1 downto 0) => \state__0\(1 downto 0),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[8].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_527,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(8),
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[8].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_14,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[8].clauseModule_n_21\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[8].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[8].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[8].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[8].clauseModule_n_25\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[8].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_526,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_15,
      \variable_2_id_reg[0]_0\ => \generate_clause_modules[8].clauseModule_n_28\,
      \variable_2_id_reg[1]_0\ => \generate_clause_modules[8].clauseModule_n_27\,
      \variable_2_id_reg[2]_0\ => \generate_clause_modules[8].clauseModule_n_26\,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[8].clauseModule_n_4\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[8].clauseModule_n_6\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[8].clauseModule_n_11\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[8].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[8].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[8].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[8].clauseModule_n_15\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[8].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_525,
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[8].clauseModule_n_30\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_3\ => implicationSelector_n_176,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[8].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[8].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[8].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[8].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[8].clauseModule_n_20\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[90].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\
     port map (
      CO(0) => in3,
      DI(0) => \generate_clause_modules[89].clauseModule_n_2\,
      \FSM_sequential_state_reg[1]_rep\ => \generate_clause_modules[90].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(2),
      S(0) => SAT,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[90].clauseModule_n_4\,
      \clause_count_reg[0]_rep_0\ => \generate_clause_modules[90].clauseModule_n_5\,
      \clause_count_reg[0]_rep_1\ => \generate_clause_modules[90].clauseModule_n_6\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[90].clauseModule_n_1\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[90].clauseModule_n_3\,
      clause_in_use_reg_0 => \generate_clause_modules[18].clauseModule_n_0\,
      clause_in_use_reg_1 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(90),
      \implication_variable_id_reg[2]_i_33\ => implicationSelector_n_554,
      \implication_variable_id_reg[4]_i_40\ => implicationSelector_n_1,
      \output_status_reg[0]\ => implicationSelector_n_560,
      \output_status_reg[0]_0\ => \generate_clause_modules[72].clauseModule_n_2\,
      \output_status_reg[0]_1\ => \output_status[2]_i_5_n_0\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => \generate_clause_modules[90].clauseModule_n_8\,
      start_implication_finder_reg(0) => \generate_clause_modules[87].clauseModule_n_28\,
      start_implication_finder_reg_0(0) => \generate_clause_modules[89].clauseModule_n_29\,
      \state__0\(2 downto 0) => \state__0\(2 downto 0),
      top_status(0) => top_status(0),
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[90].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_281,
      \variable_1_assignment_reg[1]_0\(0) => is_unit(90),
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[90].clauseModule_n_7\,
      \variable_1_assignment_reg[1]_2\ => implicationSelector_n_132,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[90].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[90].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[90].clauseModule_n_26\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[90].clauseModule_n_27\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[90].clauseModule_n_28\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[90].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_280,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_277,
      \variable_2_id_reg[4]_0\(4) => \generate_clause_modules[90].clauseModule_n_19\,
      \variable_2_id_reg[4]_0\(3) => \generate_clause_modules[90].clauseModule_n_20\,
      \variable_2_id_reg[4]_0\(2) => \generate_clause_modules[90].clauseModule_n_21\,
      \variable_2_id_reg[4]_0\(1) => \generate_clause_modules[90].clauseModule_n_22\,
      \variable_2_id_reg[4]_0\(0) => \generate_clause_modules[90].clauseModule_n_23\,
      \variable_2_id_reg[4]_1\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[90].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_279,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_278,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[90].clauseModule_n_14\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[90].clauseModule_n_15\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[90].clauseModule_n_16\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[90].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[90].clauseModule_n_18\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[9].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\
     port map (
      CO(0) => in4,
      DI(0) => \generate_clause_modules[9].clauseModule_n_0\,
      Q(2 downto 0) => Q(5 downto 3),
      S(0) => \generate_clause_modules[9].clauseModule_n_28\,
      \clause_count_reg[0]_rep\ => \generate_clause_modules[9].clauseModule_n_5\,
      \clause_count_reg[0]_rep__0\ => \generate_clause_modules[9].clauseModule_n_3\,
      \clause_count_reg[0]_rep__0_0\ => \generate_clause_modules[9].clauseModule_n_4\,
      \clause_count_reg[0]_rep__0_1\ => \generate_clause_modules[9].clauseModule_n_7\,
      \clause_count_reg[0]_rep__1\ => \generate_clause_modules[9].clauseModule_n_1\,
      clause_in_use_reg_0 => \generate_clause_modules[29].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[3].clauseModule_n_0\,
      clause_in_use_reg_2 => \^s01_axi_aresetn_0\,
      implication_assignments(0) => implication_assignments(9),
      \implication_variable_id[2]_i_8\ => \generate_clause_modules[8].clauseModule_n_28\,
      \implication_variable_id[3]_i_23\ => implicationSelector_n_554,
      \implication_variable_id[3]_i_23_0\ => \generate_clause_modules[8].clauseModule_n_4\,
      \implication_variable_id[3]_i_27\ => implicationSelector_n_553,
      \implication_variable_id[3]_i_27_0\ => \generate_clause_modules[8].clauseModule_n_27\,
      \implication_variable_id[4]_i_35\(0) => is_unit(8),
      \implication_variable_id[4]_i_35_0\ => \generate_clause_modules[8].clauseModule_n_6\,
      \implication_variable_id[4]_i_39\ => implicationSelector_n_1,
      \implication_variable_id[4]_i_39_0\ => \generate_clause_modules[8].clauseModule_n_26\,
      is_unit(0) => is_unit(9),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_reg => \generate_clause_modules[9].clauseModule_n_30\,
      start_implication_finder_reg_0(2) => SAT,
      start_implication_finder_reg_0(1) => \generate_clause_modules[87].clauseModule_n_7\,
      start_implication_finder_reg_0(0) => \generate_clause_modules[86].clauseModule_n_3\,
      start_implication_finder_reg_1(0) => in3,
      start_implication_finder_reg_2 => \output_status[2]_i_5_n_0\,
      start_implication_finder_reg_3 => start_implication_finder_i_5_n_0,
      start_implication_finder_reg_4 => start_implication_finder_reg_n_0,
      start_implication_finder_reg_i_116_0(3) => \generate_clause_modules[23].clauseModule_n_9\,
      start_implication_finder_reg_i_116_0(2) => \generate_clause_modules[19].clauseModule_n_9\,
      start_implication_finder_reg_i_116_0(1) => \generate_clause_modules[17].clauseModule_n_11\,
      start_implication_finder_reg_i_116_0(0) => \generate_clause_modules[12].clauseModule_n_6\,
      start_implication_finder_reg_i_150_0(2) => \generate_clause_modules[7].clauseModule_n_10\,
      start_implication_finder_reg_i_150_0(1) => \generate_clause_modules[5].clauseModule_n_11\,
      start_implication_finder_reg_i_150_0(0) => \generate_clause_modules[0].clauseModule_n_1\,
      start_implication_finder_reg_i_17_0(3) => \generate_clause_modules[59].clauseModule_n_9\,
      start_implication_finder_reg_i_17_0(2) => \generate_clause_modules[55].clauseModule_n_7\,
      start_implication_finder_reg_i_17_0(1) => \generate_clause_modules[51].clauseModule_n_8\,
      start_implication_finder_reg_i_17_0(0) => \generate_clause_modules[48].clauseModule_n_1\,
      start_implication_finder_reg_i_184_0 => \generate_clause_modules[11].clauseModule_n_2\,
      start_implication_finder_reg_i_184_1 => \generate_clause_modules[10].clauseModule_n_13\,
      start_implication_finder_reg_i_280 => \generate_clause_modules[8].clauseModule_n_7\,
      start_implication_finder_reg_i_280_0 => \generate_clause_modules[8].clauseModule_n_30\,
      start_implication_finder_reg_i_280_1 => \generate_clause_modules[8].clauseModule_n_2\,
      start_implication_finder_reg_i_2_0(3) => \generate_clause_modules[81].clauseModule_n_7\,
      start_implication_finder_reg_i_2_0(2) => \generate_clause_modules[78].clauseModule_n_2\,
      start_implication_finder_reg_i_2_0(1) => \generate_clause_modules[77].clauseModule_n_9\,
      start_implication_finder_reg_i_2_0(0) => \generate_clause_modules[74].clauseModule_n_4\,
      start_implication_finder_reg_i_44_0(3) => \generate_clause_modules[47].clauseModule_n_8\,
      start_implication_finder_reg_i_44_0(2) => \generate_clause_modules[42].clauseModule_n_1\,
      start_implication_finder_reg_i_44_0(1) => \generate_clause_modules[41].clauseModule_n_8\,
      start_implication_finder_reg_i_44_0(0) => \generate_clause_modules[36].clauseModule_n_1\,
      start_implication_finder_reg_i_6_0(3) => \generate_clause_modules[69].clauseModule_n_7\,
      start_implication_finder_reg_i_6_0(2) => \generate_clause_modules[67].clauseModule_n_7\,
      start_implication_finder_reg_i_6_0(1) => \generate_clause_modules[65].clauseModule_n_8\,
      start_implication_finder_reg_i_6_0(0) => \generate_clause_modules[62].clauseModule_n_3\,
      start_implication_finder_reg_i_82_0(3) => \generate_clause_modules[35].clauseModule_n_8\,
      start_implication_finder_reg_i_82_0(2) => \generate_clause_modules[30].clauseModule_n_1\,
      start_implication_finder_reg_i_82_0(1) => \generate_clause_modules[27].clauseModule_n_7\,
      start_implication_finder_reg_i_82_0(0) => \generate_clause_modules[25].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[9].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_1\ => implicationSelector_n_524,
      \variable_1_assignment_reg[1]_0\ => implicationSelector_n_16,
      \variable_1_id_reg[4]_0\(4) => \generate_clause_modules[9].clauseModule_n_22\,
      \variable_1_id_reg[4]_0\(3) => \generate_clause_modules[9].clauseModule_n_23\,
      \variable_1_id_reg[4]_0\(2) => \generate_clause_modules[9].clauseModule_n_24\,
      \variable_1_id_reg[4]_0\(1) => \generate_clause_modules[9].clauseModule_n_25\,
      \variable_1_id_reg[4]_0\(0) => \generate_clause_modules[9].clauseModule_n_26\,
      \variable_1_id_reg[4]_1\(4 downto 0) => \variable_1_id_reg[4]\(5 downto 1),
      variable_1_polarity_reg_0 => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_0\ => \generate_clause_modules[9].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_1\ => implicationSelector_n_523,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_17,
      \variable_2_id_reg[3]_0\ => \generate_clause_modules[9].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\ => \generate_clause_modules[9].clauseModule_n_8\,
      \variable_2_id_reg[4]_1\(4) => \generate_clause_modules[9].clauseModule_n_12\,
      \variable_2_id_reg[4]_1\(3) => \generate_clause_modules[9].clauseModule_n_13\,
      \variable_2_id_reg[4]_1\(2) => \generate_clause_modules[9].clauseModule_n_14\,
      \variable_2_id_reg[4]_1\(1) => \generate_clause_modules[9].clauseModule_n_15\,
      \variable_2_id_reg[4]_1\(0) => \generate_clause_modules[9].clauseModule_n_16\,
      \variable_2_id_reg[4]_2\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]_0\ => \generate_clause_modules[9].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_1\ => implicationSelector_n_522,
      \variable_3_assignment_reg[1]_0\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_1\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_177,
      \variable_3_id_reg[4]_0\(4) => \generate_clause_modules[9].clauseModule_n_17\,
      \variable_3_id_reg[4]_0\(3) => \generate_clause_modules[9].clauseModule_n_18\,
      \variable_3_id_reg[4]_0\(2) => \generate_clause_modules[9].clauseModule_n_19\,
      \variable_3_id_reg[4]_0\(1) => \generate_clause_modules[9].clauseModule_n_20\,
      \variable_3_id_reg[4]_0\(0) => \generate_clause_modules[9].clauseModule_n_21\,
      \variable_3_id_reg[4]_1\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0),
      write_status_reg1 => write_status_reg1
    );
implicationSelector: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector
     port map (
      CO(0) => \generate_clause_modules[11].clauseModule_n_10\,
      E(0) => \axi_reg5_o__0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state[2]_i_2_n_0\,
      \FSM_sequential_state_reg[1]_rep\ => implicationSelector_n_199,
      \FSM_sequential_state_reg[1]_rep_0\ => implicationSelector_n_206,
      \FSM_sequential_state_reg[1]_rep_1\ => implicationSelector_n_213,
      \FSM_sequential_state_reg[1]_rep_2\ => implicationSelector_n_218,
      \FSM_sequential_state_reg[1]_rep_3\ => implicationSelector_n_227,
      \FSM_sequential_state_reg[1]_rep_4\ => implicationSelector_n_228,
      \FSM_sequential_state_reg[1]_rep_5\ => implicationSelector_n_231,
      \FSM_sequential_state_reg[1]_rep_6\ => implicationSelector_n_232,
      \FSM_sequential_state_reg[1]_rep__0\ => implicationSelector_n_175,
      \FSM_sequential_state_reg[1]_rep__0_0\ => implicationSelector_n_178,
      \FSM_sequential_state_reg[1]_rep__0_1\ => implicationSelector_n_182,
      \FSM_sequential_state_reg[1]_rep__0_10\ => implicationSelector_n_211,
      \FSM_sequential_state_reg[1]_rep__0_11\ => implicationSelector_n_212,
      \FSM_sequential_state_reg[1]_rep__0_12\ => implicationSelector_n_214,
      \FSM_sequential_state_reg[1]_rep__0_13\ => implicationSelector_n_215,
      \FSM_sequential_state_reg[1]_rep__0_14\ => implicationSelector_n_216,
      \FSM_sequential_state_reg[1]_rep__0_15\ => implicationSelector_n_217,
      \FSM_sequential_state_reg[1]_rep__0_16\ => implicationSelector_n_223,
      \FSM_sequential_state_reg[1]_rep__0_17\ => implicationSelector_n_224,
      \FSM_sequential_state_reg[1]_rep__0_18\ => implicationSelector_n_225,
      \FSM_sequential_state_reg[1]_rep__0_19\ => implicationSelector_n_226,
      \FSM_sequential_state_reg[1]_rep__0_2\ => implicationSelector_n_183,
      \FSM_sequential_state_reg[1]_rep__0_20\ => implicationSelector_n_229,
      \FSM_sequential_state_reg[1]_rep__0_21\ => implicationSelector_n_230,
      \FSM_sequential_state_reg[1]_rep__0_3\ => implicationSelector_n_198,
      \FSM_sequential_state_reg[1]_rep__0_4\ => implicationSelector_n_204,
      \FSM_sequential_state_reg[1]_rep__0_5\ => implicationSelector_n_205,
      \FSM_sequential_state_reg[1]_rep__0_6\ => implicationSelector_n_207,
      \FSM_sequential_state_reg[1]_rep__0_7\ => implicationSelector_n_208,
      \FSM_sequential_state_reg[1]_rep__0_8\ => implicationSelector_n_209,
      \FSM_sequential_state_reg[1]_rep__0_9\ => implicationSelector_n_210,
      \FSM_sequential_state_reg[1]_rep__1\ => implicationSelector_n_173,
      \FSM_sequential_state_reg[1]_rep__1_0\ => implicationSelector_n_174,
      \FSM_sequential_state_reg[1]_rep__1_1\ => implicationSelector_n_176,
      \FSM_sequential_state_reg[1]_rep__1_10\ => implicationSelector_n_188,
      \FSM_sequential_state_reg[1]_rep__1_11\ => implicationSelector_n_189,
      \FSM_sequential_state_reg[1]_rep__1_12\ => implicationSelector_n_190,
      \FSM_sequential_state_reg[1]_rep__1_13\ => implicationSelector_n_191,
      \FSM_sequential_state_reg[1]_rep__1_14\ => implicationSelector_n_192,
      \FSM_sequential_state_reg[1]_rep__1_15\ => implicationSelector_n_193,
      \FSM_sequential_state_reg[1]_rep__1_16\ => implicationSelector_n_194,
      \FSM_sequential_state_reg[1]_rep__1_17\ => implicationSelector_n_195,
      \FSM_sequential_state_reg[1]_rep__1_18\ => implicationSelector_n_196,
      \FSM_sequential_state_reg[1]_rep__1_19\ => implicationSelector_n_197,
      \FSM_sequential_state_reg[1]_rep__1_2\ => implicationSelector_n_177,
      \FSM_sequential_state_reg[1]_rep__1_20\ => implicationSelector_n_200,
      \FSM_sequential_state_reg[1]_rep__1_21\ => implicationSelector_n_201,
      \FSM_sequential_state_reg[1]_rep__1_22\ => implicationSelector_n_202,
      \FSM_sequential_state_reg[1]_rep__1_23\ => implicationSelector_n_203,
      \FSM_sequential_state_reg[1]_rep__1_24\ => implicationSelector_n_219,
      \FSM_sequential_state_reg[1]_rep__1_25\ => implicationSelector_n_220,
      \FSM_sequential_state_reg[1]_rep__1_26\ => implicationSelector_n_221,
      \FSM_sequential_state_reg[1]_rep__1_27\ => implicationSelector_n_222,
      \FSM_sequential_state_reg[1]_rep__1_28\(1 downto 0) => Q(1 downto 0),
      \FSM_sequential_state_reg[1]_rep__1_3\ => implicationSelector_n_179,
      \FSM_sequential_state_reg[1]_rep__1_4\ => implicationSelector_n_180,
      \FSM_sequential_state_reg[1]_rep__1_5\ => implicationSelector_n_181,
      \FSM_sequential_state_reg[1]_rep__1_6\ => implicationSelector_n_184,
      \FSM_sequential_state_reg[1]_rep__1_7\ => implicationSelector_n_185,
      \FSM_sequential_state_reg[1]_rep__1_8\ => implicationSelector_n_186,
      \FSM_sequential_state_reg[1]_rep__1_9\ => implicationSelector_n_187,
      \FSM_sequential_state_reg[2]\ => implicationSelector_n_555,
      \FSM_sequential_state_reg[2]_0\ => implicationSelector_n_556,
      \FSM_sequential_state_reg[2]_1\ => implicationSelector_n_557,
      \FSM_sequential_state_reg[2]_2\ => implicationSelector_n_558,
      \FSM_sequential_state_reg[2]_3\ => implicationSelector_n_560,
      Q(0) => clause_count_reg(1),
      broadcast_implication_reg => \FSM_sequential_state_reg[1]_rep_n_0\,
      broadcast_implication_reg_0 => broadcast_implication_reg_n_0,
      chosen_implication_assignment => chosen_implication_assignment,
      \clause_count_reg[0]_rep_0\ => implicationSelector_n_554,
      \clause_count_reg[0]_rep__0_0\ => implicationSelector_n_1,
      \clause_count_reg[0]_rep__1_0\ => implicationSelector_n_553,
      fifo_wr_en => \^fifo_wr_en\,
      impl_found_reg_0 => implicationSelector_n_570,
      impl_found_reg_1 => implicationSelector_n_573,
      impl_found_reg_2 => implicationSelector_n_574,
      \implication_assignment_reg[0]_0\ => implicationSelector_n_279,
      \implication_assignment_reg[0]_1\ => implicationSelector_n_280,
      \implication_assignment_reg[0]_10\ => implicationSelector_n_289,
      \implication_assignment_reg[0]_11\ => implicationSelector_n_290,
      \implication_assignment_reg[0]_12\ => implicationSelector_n_291,
      \implication_assignment_reg[0]_13\ => implicationSelector_n_292,
      \implication_assignment_reg[0]_14\ => implicationSelector_n_293,
      \implication_assignment_reg[0]_15\ => implicationSelector_n_294,
      \implication_assignment_reg[0]_16\ => implicationSelector_n_295,
      \implication_assignment_reg[0]_17\ => implicationSelector_n_296,
      \implication_assignment_reg[0]_18\ => implicationSelector_n_297,
      \implication_assignment_reg[0]_19\ => implicationSelector_n_298,
      \implication_assignment_reg[0]_2\ => implicationSelector_n_281,
      \implication_assignment_reg[0]_20\ => implicationSelector_n_299,
      \implication_assignment_reg[0]_21\ => implicationSelector_n_300,
      \implication_assignment_reg[0]_22\ => implicationSelector_n_301,
      \implication_assignment_reg[0]_23\ => implicationSelector_n_302,
      \implication_assignment_reg[0]_24\ => implicationSelector_n_303,
      \implication_assignment_reg[0]_25\ => implicationSelector_n_304,
      \implication_assignment_reg[0]_26\ => implicationSelector_n_305,
      \implication_assignment_reg[0]_27\ => implicationSelector_n_306,
      \implication_assignment_reg[0]_28\ => implicationSelector_n_307,
      \implication_assignment_reg[0]_29\ => implicationSelector_n_308,
      \implication_assignment_reg[0]_3\ => implicationSelector_n_282,
      \implication_assignment_reg[0]_30\ => implicationSelector_n_309,
      \implication_assignment_reg[0]_31\ => implicationSelector_n_310,
      \implication_assignment_reg[0]_32\ => implicationSelector_n_311,
      \implication_assignment_reg[0]_33\ => implicationSelector_n_312,
      \implication_assignment_reg[0]_34\ => implicationSelector_n_313,
      \implication_assignment_reg[0]_35\ => implicationSelector_n_314,
      \implication_assignment_reg[0]_36\ => implicationSelector_n_315,
      \implication_assignment_reg[0]_37\ => implicationSelector_n_316,
      \implication_assignment_reg[0]_38\ => implicationSelector_n_317,
      \implication_assignment_reg[0]_39\ => implicationSelector_n_318,
      \implication_assignment_reg[0]_4\ => implicationSelector_n_283,
      \implication_assignment_reg[0]_40\ => implicationSelector_n_319,
      \implication_assignment_reg[0]_41\ => implicationSelector_n_320,
      \implication_assignment_reg[0]_42\ => implicationSelector_n_321,
      \implication_assignment_reg[0]_43\ => implicationSelector_n_322,
      \implication_assignment_reg[0]_44\ => implicationSelector_n_323,
      \implication_assignment_reg[0]_45\ => implicationSelector_n_324,
      \implication_assignment_reg[0]_46\ => implicationSelector_n_325,
      \implication_assignment_reg[0]_47\ => implicationSelector_n_326,
      \implication_assignment_reg[0]_48\ => implicationSelector_n_327,
      \implication_assignment_reg[0]_49\ => implicationSelector_n_328,
      \implication_assignment_reg[0]_5\ => implicationSelector_n_284,
      \implication_assignment_reg[0]_50\ => implicationSelector_n_329,
      \implication_assignment_reg[0]_51\ => implicationSelector_n_330,
      \implication_assignment_reg[0]_52\ => implicationSelector_n_331,
      \implication_assignment_reg[0]_53\ => implicationSelector_n_332,
      \implication_assignment_reg[0]_54\ => implicationSelector_n_333,
      \implication_assignment_reg[0]_55\ => implicationSelector_n_334,
      \implication_assignment_reg[0]_56\ => implicationSelector_n_335,
      \implication_assignment_reg[0]_57\ => implicationSelector_n_336,
      \implication_assignment_reg[0]_58\ => implicationSelector_n_337,
      \implication_assignment_reg[0]_59\ => implicationSelector_n_338,
      \implication_assignment_reg[0]_6\ => implicationSelector_n_285,
      \implication_assignment_reg[0]_60\ => implicationSelector_n_339,
      \implication_assignment_reg[0]_61\ => implicationSelector_n_340,
      \implication_assignment_reg[0]_62\ => implicationSelector_n_341,
      \implication_assignment_reg[0]_63\ => implicationSelector_n_342,
      \implication_assignment_reg[0]_64\ => implicationSelector_n_343,
      \implication_assignment_reg[0]_65\ => implicationSelector_n_344,
      \implication_assignment_reg[0]_66\ => implicationSelector_n_345,
      \implication_assignment_reg[0]_67\ => implicationSelector_n_346,
      \implication_assignment_reg[0]_68\ => implicationSelector_n_347,
      \implication_assignment_reg[0]_69\ => implicationSelector_n_348,
      \implication_assignment_reg[0]_7\ => implicationSelector_n_286,
      \implication_assignment_reg[0]_70\ => implicationSelector_n_349,
      \implication_assignment_reg[0]_71\ => implicationSelector_n_350,
      \implication_assignment_reg[0]_72\ => implicationSelector_n_351,
      \implication_assignment_reg[0]_73\ => implicationSelector_n_352,
      \implication_assignment_reg[0]_74\ => implicationSelector_n_353,
      \implication_assignment_reg[0]_75\ => implicationSelector_n_354,
      \implication_assignment_reg[0]_76\ => implicationSelector_n_355,
      \implication_assignment_reg[0]_77\ => implicationSelector_n_356,
      \implication_assignment_reg[0]_78\ => implicationSelector_n_357,
      \implication_assignment_reg[0]_79\ => implicationSelector_n_358,
      \implication_assignment_reg[0]_8\ => implicationSelector_n_287,
      \implication_assignment_reg[0]_80\ => implicationSelector_n_359,
      \implication_assignment_reg[0]_81\ => implicationSelector_n_360,
      \implication_assignment_reg[0]_82\ => implicationSelector_n_361,
      \implication_assignment_reg[0]_83\ => implicationSelector_n_362,
      \implication_assignment_reg[0]_84\ => implicationSelector_n_363,
      \implication_assignment_reg[0]_85\ => implicationSelector_n_364,
      \implication_assignment_reg[0]_86\ => implicationSelector_n_365,
      \implication_assignment_reg[0]_87\ => implicationSelector_n_366,
      \implication_assignment_reg[0]_88\ => implicationSelector_n_367,
      \implication_assignment_reg[0]_89\ => implicationSelector_n_368,
      \implication_assignment_reg[0]_9\ => implicationSelector_n_288,
      \implication_assignment_reg[0]_90\ => implicationSelector_n_369,
      \implication_assignment_reg[0]_rep_0\ => implicationSelector_n_370,
      \implication_assignment_reg[0]_rep_1\ => implicationSelector_n_371,
      \implication_assignment_reg[0]_rep_10\ => implicationSelector_n_380,
      \implication_assignment_reg[0]_rep_11\ => implicationSelector_n_381,
      \implication_assignment_reg[0]_rep_12\ => implicationSelector_n_382,
      \implication_assignment_reg[0]_rep_13\ => implicationSelector_n_383,
      \implication_assignment_reg[0]_rep_14\ => implicationSelector_n_384,
      \implication_assignment_reg[0]_rep_15\ => implicationSelector_n_385,
      \implication_assignment_reg[0]_rep_16\ => implicationSelector_n_386,
      \implication_assignment_reg[0]_rep_17\ => implicationSelector_n_387,
      \implication_assignment_reg[0]_rep_18\ => implicationSelector_n_388,
      \implication_assignment_reg[0]_rep_19\ => implicationSelector_n_389,
      \implication_assignment_reg[0]_rep_2\ => implicationSelector_n_372,
      \implication_assignment_reg[0]_rep_20\ => implicationSelector_n_390,
      \implication_assignment_reg[0]_rep_21\ => implicationSelector_n_391,
      \implication_assignment_reg[0]_rep_22\ => implicationSelector_n_392,
      \implication_assignment_reg[0]_rep_23\ => implicationSelector_n_393,
      \implication_assignment_reg[0]_rep_24\ => implicationSelector_n_394,
      \implication_assignment_reg[0]_rep_25\ => implicationSelector_n_395,
      \implication_assignment_reg[0]_rep_26\ => implicationSelector_n_396,
      \implication_assignment_reg[0]_rep_27\ => implicationSelector_n_397,
      \implication_assignment_reg[0]_rep_28\ => implicationSelector_n_398,
      \implication_assignment_reg[0]_rep_29\ => implicationSelector_n_399,
      \implication_assignment_reg[0]_rep_3\ => implicationSelector_n_373,
      \implication_assignment_reg[0]_rep_30\ => implicationSelector_n_400,
      \implication_assignment_reg[0]_rep_31\ => implicationSelector_n_401,
      \implication_assignment_reg[0]_rep_32\ => implicationSelector_n_402,
      \implication_assignment_reg[0]_rep_33\ => implicationSelector_n_403,
      \implication_assignment_reg[0]_rep_34\ => implicationSelector_n_404,
      \implication_assignment_reg[0]_rep_35\ => implicationSelector_n_405,
      \implication_assignment_reg[0]_rep_36\ => implicationSelector_n_406,
      \implication_assignment_reg[0]_rep_37\ => implicationSelector_n_407,
      \implication_assignment_reg[0]_rep_38\ => implicationSelector_n_408,
      \implication_assignment_reg[0]_rep_39\ => implicationSelector_n_409,
      \implication_assignment_reg[0]_rep_4\ => implicationSelector_n_374,
      \implication_assignment_reg[0]_rep_40\ => implicationSelector_n_410,
      \implication_assignment_reg[0]_rep_41\ => implicationSelector_n_411,
      \implication_assignment_reg[0]_rep_42\ => implicationSelector_n_412,
      \implication_assignment_reg[0]_rep_43\ => implicationSelector_n_413,
      \implication_assignment_reg[0]_rep_44\ => implicationSelector_n_414,
      \implication_assignment_reg[0]_rep_45\ => implicationSelector_n_415,
      \implication_assignment_reg[0]_rep_46\ => implicationSelector_n_416,
      \implication_assignment_reg[0]_rep_47\ => implicationSelector_n_417,
      \implication_assignment_reg[0]_rep_48\ => implicationSelector_n_418,
      \implication_assignment_reg[0]_rep_49\ => implicationSelector_n_419,
      \implication_assignment_reg[0]_rep_5\ => implicationSelector_n_375,
      \implication_assignment_reg[0]_rep_50\ => implicationSelector_n_420,
      \implication_assignment_reg[0]_rep_51\ => implicationSelector_n_421,
      \implication_assignment_reg[0]_rep_52\ => implicationSelector_n_422,
      \implication_assignment_reg[0]_rep_53\ => implicationSelector_n_423,
      \implication_assignment_reg[0]_rep_54\ => implicationSelector_n_424,
      \implication_assignment_reg[0]_rep_55\ => implicationSelector_n_425,
      \implication_assignment_reg[0]_rep_56\ => implicationSelector_n_426,
      \implication_assignment_reg[0]_rep_57\ => implicationSelector_n_427,
      \implication_assignment_reg[0]_rep_58\ => implicationSelector_n_428,
      \implication_assignment_reg[0]_rep_59\ => implicationSelector_n_429,
      \implication_assignment_reg[0]_rep_6\ => implicationSelector_n_376,
      \implication_assignment_reg[0]_rep_60\ => implicationSelector_n_430,
      \implication_assignment_reg[0]_rep_61\ => implicationSelector_n_431,
      \implication_assignment_reg[0]_rep_62\ => implicationSelector_n_432,
      \implication_assignment_reg[0]_rep_63\ => implicationSelector_n_433,
      \implication_assignment_reg[0]_rep_64\ => implicationSelector_n_434,
      \implication_assignment_reg[0]_rep_65\ => implicationSelector_n_435,
      \implication_assignment_reg[0]_rep_66\ => implicationSelector_n_436,
      \implication_assignment_reg[0]_rep_67\ => implicationSelector_n_437,
      \implication_assignment_reg[0]_rep_68\ => implicationSelector_n_438,
      \implication_assignment_reg[0]_rep_69\ => implicationSelector_n_439,
      \implication_assignment_reg[0]_rep_7\ => implicationSelector_n_377,
      \implication_assignment_reg[0]_rep_70\ => implicationSelector_n_440,
      \implication_assignment_reg[0]_rep_71\ => implicationSelector_n_441,
      \implication_assignment_reg[0]_rep_72\ => implicationSelector_n_442,
      \implication_assignment_reg[0]_rep_73\ => implicationSelector_n_443,
      \implication_assignment_reg[0]_rep_74\ => implicationSelector_n_444,
      \implication_assignment_reg[0]_rep_75\ => implicationSelector_n_445,
      \implication_assignment_reg[0]_rep_76\ => implicationSelector_n_446,
      \implication_assignment_reg[0]_rep_77\ => implicationSelector_n_447,
      \implication_assignment_reg[0]_rep_78\ => implicationSelector_n_448,
      \implication_assignment_reg[0]_rep_79\ => implicationSelector_n_449,
      \implication_assignment_reg[0]_rep_8\ => implicationSelector_n_378,
      \implication_assignment_reg[0]_rep_80\ => implicationSelector_n_450,
      \implication_assignment_reg[0]_rep_81\ => implicationSelector_n_451,
      \implication_assignment_reg[0]_rep_82\ => implicationSelector_n_452,
      \implication_assignment_reg[0]_rep_83\ => implicationSelector_n_453,
      \implication_assignment_reg[0]_rep_84\ => implicationSelector_n_454,
      \implication_assignment_reg[0]_rep_85\ => implicationSelector_n_455,
      \implication_assignment_reg[0]_rep_86\ => implicationSelector_n_456,
      \implication_assignment_reg[0]_rep_87\ => implicationSelector_n_457,
      \implication_assignment_reg[0]_rep_88\ => implicationSelector_n_458,
      \implication_assignment_reg[0]_rep_89\ => implicationSelector_n_459,
      \implication_assignment_reg[0]_rep_9\ => implicationSelector_n_379,
      \implication_assignment_reg[0]_rep_90\ => implicationSelector_n_461,
      \implication_assignment_reg[0]_rep__0_0\ => implicationSelector_n_460,
      \implication_assignment_reg[0]_rep__0_1\ => implicationSelector_n_462,
      \implication_assignment_reg[0]_rep__0_10\ => implicationSelector_n_471,
      \implication_assignment_reg[0]_rep__0_11\ => implicationSelector_n_472,
      \implication_assignment_reg[0]_rep__0_12\ => implicationSelector_n_473,
      \implication_assignment_reg[0]_rep__0_13\ => implicationSelector_n_474,
      \implication_assignment_reg[0]_rep__0_14\ => implicationSelector_n_475,
      \implication_assignment_reg[0]_rep__0_15\ => implicationSelector_n_476,
      \implication_assignment_reg[0]_rep__0_16\ => implicationSelector_n_477,
      \implication_assignment_reg[0]_rep__0_17\ => implicationSelector_n_478,
      \implication_assignment_reg[0]_rep__0_18\ => implicationSelector_n_479,
      \implication_assignment_reg[0]_rep__0_19\ => implicationSelector_n_480,
      \implication_assignment_reg[0]_rep__0_2\ => implicationSelector_n_463,
      \implication_assignment_reg[0]_rep__0_20\ => implicationSelector_n_481,
      \implication_assignment_reg[0]_rep__0_21\ => implicationSelector_n_482,
      \implication_assignment_reg[0]_rep__0_22\ => implicationSelector_n_483,
      \implication_assignment_reg[0]_rep__0_23\ => implicationSelector_n_484,
      \implication_assignment_reg[0]_rep__0_24\ => implicationSelector_n_485,
      \implication_assignment_reg[0]_rep__0_25\ => implicationSelector_n_486,
      \implication_assignment_reg[0]_rep__0_26\ => implicationSelector_n_487,
      \implication_assignment_reg[0]_rep__0_27\ => implicationSelector_n_488,
      \implication_assignment_reg[0]_rep__0_28\ => implicationSelector_n_489,
      \implication_assignment_reg[0]_rep__0_29\ => implicationSelector_n_490,
      \implication_assignment_reg[0]_rep__0_3\ => implicationSelector_n_464,
      \implication_assignment_reg[0]_rep__0_30\ => implicationSelector_n_491,
      \implication_assignment_reg[0]_rep__0_31\ => implicationSelector_n_492,
      \implication_assignment_reg[0]_rep__0_32\ => implicationSelector_n_493,
      \implication_assignment_reg[0]_rep__0_33\ => implicationSelector_n_494,
      \implication_assignment_reg[0]_rep__0_34\ => implicationSelector_n_495,
      \implication_assignment_reg[0]_rep__0_35\ => implicationSelector_n_496,
      \implication_assignment_reg[0]_rep__0_36\ => implicationSelector_n_497,
      \implication_assignment_reg[0]_rep__0_37\ => implicationSelector_n_498,
      \implication_assignment_reg[0]_rep__0_38\ => implicationSelector_n_499,
      \implication_assignment_reg[0]_rep__0_39\ => implicationSelector_n_500,
      \implication_assignment_reg[0]_rep__0_4\ => implicationSelector_n_465,
      \implication_assignment_reg[0]_rep__0_40\ => implicationSelector_n_501,
      \implication_assignment_reg[0]_rep__0_41\ => implicationSelector_n_502,
      \implication_assignment_reg[0]_rep__0_42\ => implicationSelector_n_503,
      \implication_assignment_reg[0]_rep__0_43\ => implicationSelector_n_504,
      \implication_assignment_reg[0]_rep__0_44\ => implicationSelector_n_505,
      \implication_assignment_reg[0]_rep__0_45\ => implicationSelector_n_506,
      \implication_assignment_reg[0]_rep__0_46\ => implicationSelector_n_507,
      \implication_assignment_reg[0]_rep__0_47\ => implicationSelector_n_508,
      \implication_assignment_reg[0]_rep__0_48\ => implicationSelector_n_509,
      \implication_assignment_reg[0]_rep__0_49\ => implicationSelector_n_510,
      \implication_assignment_reg[0]_rep__0_5\ => implicationSelector_n_466,
      \implication_assignment_reg[0]_rep__0_50\ => implicationSelector_n_511,
      \implication_assignment_reg[0]_rep__0_51\ => implicationSelector_n_512,
      \implication_assignment_reg[0]_rep__0_52\ => implicationSelector_n_513,
      \implication_assignment_reg[0]_rep__0_53\ => implicationSelector_n_514,
      \implication_assignment_reg[0]_rep__0_54\ => implicationSelector_n_515,
      \implication_assignment_reg[0]_rep__0_55\ => implicationSelector_n_516,
      \implication_assignment_reg[0]_rep__0_56\ => implicationSelector_n_517,
      \implication_assignment_reg[0]_rep__0_57\ => implicationSelector_n_518,
      \implication_assignment_reg[0]_rep__0_58\ => implicationSelector_n_519,
      \implication_assignment_reg[0]_rep__0_59\ => implicationSelector_n_520,
      \implication_assignment_reg[0]_rep__0_6\ => implicationSelector_n_467,
      \implication_assignment_reg[0]_rep__0_60\ => implicationSelector_n_521,
      \implication_assignment_reg[0]_rep__0_61\ => implicationSelector_n_522,
      \implication_assignment_reg[0]_rep__0_62\ => implicationSelector_n_523,
      \implication_assignment_reg[0]_rep__0_63\ => implicationSelector_n_524,
      \implication_assignment_reg[0]_rep__0_64\ => implicationSelector_n_525,
      \implication_assignment_reg[0]_rep__0_65\ => implicationSelector_n_526,
      \implication_assignment_reg[0]_rep__0_66\ => implicationSelector_n_527,
      \implication_assignment_reg[0]_rep__0_67\ => implicationSelector_n_528,
      \implication_assignment_reg[0]_rep__0_68\ => implicationSelector_n_529,
      \implication_assignment_reg[0]_rep__0_69\ => implicationSelector_n_530,
      \implication_assignment_reg[0]_rep__0_7\ => implicationSelector_n_468,
      \implication_assignment_reg[0]_rep__0_70\ => implicationSelector_n_531,
      \implication_assignment_reg[0]_rep__0_71\ => implicationSelector_n_532,
      \implication_assignment_reg[0]_rep__0_72\ => implicationSelector_n_533,
      \implication_assignment_reg[0]_rep__0_73\ => implicationSelector_n_534,
      \implication_assignment_reg[0]_rep__0_74\ => implicationSelector_n_535,
      \implication_assignment_reg[0]_rep__0_75\ => implicationSelector_n_536,
      \implication_assignment_reg[0]_rep__0_76\ => implicationSelector_n_537,
      \implication_assignment_reg[0]_rep__0_77\ => implicationSelector_n_538,
      \implication_assignment_reg[0]_rep__0_78\ => implicationSelector_n_539,
      \implication_assignment_reg[0]_rep__0_79\ => implicationSelector_n_540,
      \implication_assignment_reg[0]_rep__0_8\ => implicationSelector_n_469,
      \implication_assignment_reg[0]_rep__0_80\ => implicationSelector_n_541,
      \implication_assignment_reg[0]_rep__0_81\ => implicationSelector_n_542,
      \implication_assignment_reg[0]_rep__0_82\ => implicationSelector_n_543,
      \implication_assignment_reg[0]_rep__0_83\ => implicationSelector_n_544,
      \implication_assignment_reg[0]_rep__0_84\ => implicationSelector_n_545,
      \implication_assignment_reg[0]_rep__0_85\ => implicationSelector_n_546,
      \implication_assignment_reg[0]_rep__0_86\ => implicationSelector_n_547,
      \implication_assignment_reg[0]_rep__0_87\ => implicationSelector_n_548,
      \implication_assignment_reg[0]_rep__0_88\ => implicationSelector_n_549,
      \implication_assignment_reg[0]_rep__0_89\ => implicationSelector_n_550,
      \implication_assignment_reg[0]_rep__0_9\ => implicationSelector_n_470,
      \implication_assignment_reg[0]_rep__0_90\ => implicationSelector_n_551,
      implication_assignments(90 downto 0) => implication_assignments(90 downto 0),
      implication_valid_o_reg => \FSM_sequential_state_reg[0]_rep_n_0\,
      implication_valid_o_reg_0 => implication_valid_o_i_3_n_0,
      \implication_variable_id[0]_i_10_0\ => \generate_clause_modules[65].clauseModule_n_3\,
      \implication_variable_id[0]_i_10_1\ => \generate_clause_modules[67].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_2\ => \generate_clause_modules[69].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_3\ => \generate_clause_modules[71].clauseModule_n_1\,
      \implication_variable_id[0]_i_10_4\ => \generate_clause_modules[73].clauseModule_n_2\,
      \implication_variable_id[0]_i_10_5\ => \generate_clause_modules[75].clauseModule_n_2\,
      \implication_variable_id[0]_i_10_6\ => \generate_clause_modules[77].clauseModule_n_3\,
      \implication_variable_id[0]_i_10_7\ => \generate_clause_modules[79].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_0\ => \generate_clause_modules[81].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_1\ => \generate_clause_modules[83].clauseModule_n_2\,
      \implication_variable_id[0]_i_11_2\ => \generate_clause_modules[85].clauseModule_n_3\,
      \implication_variable_id[0]_i_11_3\ => \generate_clause_modules[87].clauseModule_n_1\,
      \implication_variable_id[0]_i_11_4\ => \generate_clause_modules[89].clauseModule_n_4\,
      \implication_variable_id[0]_i_11_5\ => \generate_clause_modules[90].clauseModule_n_6\,
      \implication_variable_id[0]_i_12_0\ => \generate_clause_modules[33].clauseModule_n_2\,
      \implication_variable_id[0]_i_12_1\ => \generate_clause_modules[35].clauseModule_n_3\,
      \implication_variable_id[0]_i_12_2\ => \generate_clause_modules[37].clauseModule_n_2\,
      \implication_variable_id[0]_i_12_3\ => \generate_clause_modules[39].clauseModule_n_1\,
      \implication_variable_id[0]_i_12_4\ => \generate_clause_modules[41].clauseModule_n_3\,
      \implication_variable_id[0]_i_12_5\ => \generate_clause_modules[43].clauseModule_n_2\,
      \implication_variable_id[0]_i_12_6\ => \generate_clause_modules[45].clauseModule_n_3\,
      \implication_variable_id[0]_i_12_7\ => \generate_clause_modules[47].clauseModule_n_2\,
      \implication_variable_id[0]_i_13_0\ => \generate_clause_modules[49].clauseModule_n_2\,
      \implication_variable_id[0]_i_13_1\ => \generate_clause_modules[51].clauseModule_n_2\,
      \implication_variable_id[0]_i_13_2\ => \generate_clause_modules[53].clauseModule_n_6\,
      \implication_variable_id[0]_i_13_3\ => \generate_clause_modules[55].clauseModule_n_1\,
      \implication_variable_id[0]_i_13_4\ => \generate_clause_modules[57].clauseModule_n_3\,
      \implication_variable_id[0]_i_13_5\ => \generate_clause_modules[59].clauseModule_n_3\,
      \implication_variable_id[0]_i_13_6\ => \generate_clause_modules[61].clauseModule_n_3\,
      \implication_variable_id[0]_i_13_7\ => \generate_clause_modules[63].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_0\ => \generate_clause_modules[8].clauseModule_n_3\,
      \implication_variable_id[0]_i_2_1\ => \generate_clause_modules[6].clauseModule_n_2\,
      \implication_variable_id[0]_i_2_10\ => \generate_clause_modules[20].clauseModule_n_4\,
      \implication_variable_id[0]_i_2_11\ => \generate_clause_modules[18].clauseModule_n_2\,
      \implication_variable_id[0]_i_2_2\ => \generate_clause_modules[4].clauseModule_n_2\,
      \implication_variable_id[0]_i_2_3\ => \generate_clause_modules[2].clauseModule_n_4\,
      \implication_variable_id[0]_i_2_4\ => \generate_clause_modules[16].clauseModule_n_2\,
      \implication_variable_id[0]_i_2_5\ => \generate_clause_modules[14].clauseModule_n_3\,
      \implication_variable_id[0]_i_2_6\ => \generate_clause_modules[12].clauseModule_n_1\,
      \implication_variable_id[0]_i_2_7\ => \generate_clause_modules[10].clauseModule_n_2\,
      \implication_variable_id[0]_i_2_8\ => \generate_clause_modules[24].clauseModule_n_2\,
      \implication_variable_id[0]_i_2_9\ => \generate_clause_modules[22].clauseModule_n_4\,
      \implication_variable_id[1]_i_10_0\ => \generate_clause_modules[65].clauseModule_n_4\,
      \implication_variable_id[1]_i_10_1\ => \generate_clause_modules[67].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_2\ => \generate_clause_modules[69].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_3\ => \generate_clause_modules[71].clauseModule_n_3\,
      \implication_variable_id[1]_i_10_4\ => \generate_clause_modules[73].clauseModule_n_4\,
      \implication_variable_id[1]_i_10_5\ => \generate_clause_modules[75].clauseModule_n_4\,
      \implication_variable_id[1]_i_10_6\ => \generate_clause_modules[77].clauseModule_n_4\,
      \implication_variable_id[1]_i_10_7\ => \generate_clause_modules[79].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_0\ => \generate_clause_modules[81].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_1\ => \generate_clause_modules[83].clauseModule_n_4\,
      \implication_variable_id[1]_i_11_2\ => \generate_clause_modules[85].clauseModule_n_5\,
      \implication_variable_id[1]_i_11_3\ => \generate_clause_modules[87].clauseModule_n_3\,
      \implication_variable_id[1]_i_11_4\ => \generate_clause_modules[89].clauseModule_n_5\,
      \implication_variable_id[1]_i_11_5\ => \generate_clause_modules[90].clauseModule_n_5\,
      \implication_variable_id[1]_i_12_0\ => \generate_clause_modules[33].clauseModule_n_4\,
      \implication_variable_id[1]_i_12_1\ => \generate_clause_modules[35].clauseModule_n_4\,
      \implication_variable_id[1]_i_12_2\ => \generate_clause_modules[37].clauseModule_n_4\,
      \implication_variable_id[1]_i_12_3\ => \generate_clause_modules[39].clauseModule_n_3\,
      \implication_variable_id[1]_i_12_4\ => \generate_clause_modules[41].clauseModule_n_4\,
      \implication_variable_id[1]_i_12_5\ => \generate_clause_modules[43].clauseModule_n_4\,
      \implication_variable_id[1]_i_12_6\ => \generate_clause_modules[45].clauseModule_n_5\,
      \implication_variable_id[1]_i_12_7\ => \generate_clause_modules[47].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_0\ => \generate_clause_modules[49].clauseModule_n_4\,
      \implication_variable_id[1]_i_13_1\ => \generate_clause_modules[51].clauseModule_n_4\,
      \implication_variable_id[1]_i_13_2\ => \generate_clause_modules[53].clauseModule_n_7\,
      \implication_variable_id[1]_i_13_3\ => \generate_clause_modules[55].clauseModule_n_3\,
      \implication_variable_id[1]_i_13_4\ => \generate_clause_modules[57].clauseModule_n_5\,
      \implication_variable_id[1]_i_13_5\ => \generate_clause_modules[59].clauseModule_n_4\,
      \implication_variable_id[1]_i_13_6\ => \generate_clause_modules[61].clauseModule_n_5\,
      \implication_variable_id[1]_i_13_7\ => \generate_clause_modules[63].clauseModule_n_3\,
      \implication_variable_id[1]_i_2_0\ => \generate_clause_modules[8].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_1\ => \generate_clause_modules[6].clauseModule_n_4\,
      \implication_variable_id[1]_i_2_10\ => \generate_clause_modules[20].clauseModule_n_6\,
      \implication_variable_id[1]_i_2_11\ => \generate_clause_modules[18].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_2\ => \generate_clause_modules[4].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_3\ => \generate_clause_modules[2].clauseModule_n_6\,
      \implication_variable_id[1]_i_2_4\ => \generate_clause_modules[16].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_5\ => \generate_clause_modules[14].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_6\ => \generate_clause_modules[12].clauseModule_n_4\,
      \implication_variable_id[1]_i_2_7\ => \generate_clause_modules[10].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_8\ => \generate_clause_modules[24].clauseModule_n_5\,
      \implication_variable_id[1]_i_2_9\ => \generate_clause_modules[22].clauseModule_n_6\,
      \implication_variable_id[2]_i_10_0\ => \generate_clause_modules[65].clauseModule_n_5\,
      \implication_variable_id[2]_i_10_1\ => \generate_clause_modules[67].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_2\ => \generate_clause_modules[69].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_3\ => \generate_clause_modules[71].clauseModule_n_4\,
      \implication_variable_id[2]_i_10_4\ => \generate_clause_modules[73].clauseModule_n_5\,
      \implication_variable_id[2]_i_10_5\ => \generate_clause_modules[75].clauseModule_n_5\,
      \implication_variable_id[2]_i_10_6\ => \generate_clause_modules[77].clauseModule_n_5\,
      \implication_variable_id[2]_i_10_7\ => \generate_clause_modules[79].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_0\ => \generate_clause_modules[81].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_1\ => \generate_clause_modules[83].clauseModule_n_5\,
      \implication_variable_id[2]_i_11_2\ => \generate_clause_modules[85].clauseModule_n_6\,
      \implication_variable_id[2]_i_11_3\ => \generate_clause_modules[87].clauseModule_n_4\,
      \implication_variable_id[2]_i_11_4\ => \generate_clause_modules[89].clauseModule_n_6\,
      \implication_variable_id[2]_i_11_5\ => \generate_clause_modules[90].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_0\ => \generate_clause_modules[33].clauseModule_n_5\,
      \implication_variable_id[2]_i_12_1\ => \generate_clause_modules[35].clauseModule_n_5\,
      \implication_variable_id[2]_i_12_2\ => \generate_clause_modules[37].clauseModule_n_5\,
      \implication_variable_id[2]_i_12_3\ => \generate_clause_modules[39].clauseModule_n_4\,
      \implication_variable_id[2]_i_12_4\ => \generate_clause_modules[41].clauseModule_n_5\,
      \implication_variable_id[2]_i_12_5\ => \generate_clause_modules[43].clauseModule_n_5\,
      \implication_variable_id[2]_i_12_6\ => \generate_clause_modules[45].clauseModule_n_6\,
      \implication_variable_id[2]_i_12_7\ => \generate_clause_modules[47].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_0\ => \generate_clause_modules[49].clauseModule_n_5\,
      \implication_variable_id[2]_i_13_1\ => \generate_clause_modules[51].clauseModule_n_5\,
      \implication_variable_id[2]_i_13_2\ => \generate_clause_modules[53].clauseModule_n_8\,
      \implication_variable_id[2]_i_13_3\ => \generate_clause_modules[55].clauseModule_n_4\,
      \implication_variable_id[2]_i_13_4\ => \generate_clause_modules[57].clauseModule_n_6\,
      \implication_variable_id[2]_i_13_5\ => \generate_clause_modules[59].clauseModule_n_5\,
      \implication_variable_id[2]_i_13_6\ => \generate_clause_modules[61].clauseModule_n_6\,
      \implication_variable_id[2]_i_13_7\ => \generate_clause_modules[63].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_0\ => \generate_clause_modules[7].clauseModule_n_5\,
      \implication_variable_id[2]_i_2_1\ => \generate_clause_modules[5].clauseModule_n_6\,
      \implication_variable_id[2]_i_2_10\ => \generate_clause_modules[19].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_11\ => \generate_clause_modules[17].clauseModule_n_6\,
      \implication_variable_id[2]_i_2_12\ => \generate_clause_modules[25].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_2\ => \generate_clause_modules[3].clauseModule_n_6\,
      \implication_variable_id[2]_i_2_3\ => \generate_clause_modules[1].clauseModule_n_7\,
      \implication_variable_id[2]_i_2_4\ => \generate_clause_modules[15].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_5\ => \generate_clause_modules[13].clauseModule_n_5\,
      \implication_variable_id[2]_i_2_6\ => \generate_clause_modules[11].clauseModule_n_5\,
      \implication_variable_id[2]_i_2_7\ => \generate_clause_modules[9].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_8\ => \generate_clause_modules[23].clauseModule_n_4\,
      \implication_variable_id[2]_i_2_9\ => \generate_clause_modules[21].clauseModule_n_6\,
      \implication_variable_id[3]_i_10_0\ => \generate_clause_modules[81].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_1\ => \generate_clause_modules[83].clauseModule_n_6\,
      \implication_variable_id[3]_i_10_2\ => \generate_clause_modules[85].clauseModule_n_7\,
      \implication_variable_id[3]_i_10_3\ => \generate_clause_modules[87].clauseModule_n_5\,
      \implication_variable_id[3]_i_10_4\ => \generate_clause_modules[89].clauseModule_n_7\,
      \implication_variable_id[3]_i_10_5\ => \generate_clause_modules[90].clauseModule_n_3\,
      \implication_variable_id[3]_i_11_0\ => \generate_clause_modules[65].clauseModule_n_6\,
      \implication_variable_id[3]_i_11_1\ => \generate_clause_modules[67].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_2\ => \generate_clause_modules[69].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_3\ => \generate_clause_modules[71].clauseModule_n_5\,
      \implication_variable_id[3]_i_11_4\ => \generate_clause_modules[73].clauseModule_n_6\,
      \implication_variable_id[3]_i_11_5\ => \generate_clause_modules[75].clauseModule_n_6\,
      \implication_variable_id[3]_i_11_6\ => \generate_clause_modules[77].clauseModule_n_6\,
      \implication_variable_id[3]_i_11_7\ => \generate_clause_modules[79].clauseModule_n_5\,
      \implication_variable_id[3]_i_4_0\ => \generate_clause_modules[49].clauseModule_n_6\,
      \implication_variable_id[3]_i_4_1\ => \generate_clause_modules[51].clauseModule_n_6\,
      \implication_variable_id[3]_i_4_2\ => \generate_clause_modules[53].clauseModule_n_9\,
      \implication_variable_id[3]_i_4_3\ => \generate_clause_modules[55].clauseModule_n_5\,
      \implication_variable_id[3]_i_4_4\ => \generate_clause_modules[57].clauseModule_n_7\,
      \implication_variable_id[3]_i_4_5\ => \generate_clause_modules[59].clauseModule_n_6\,
      \implication_variable_id[3]_i_4_6\ => \generate_clause_modules[61].clauseModule_n_7\,
      \implication_variable_id[3]_i_4_7\ => \generate_clause_modules[63].clauseModule_n_5\,
      \implication_variable_id[3]_i_5_0\ => \generate_clause_modules[33].clauseModule_n_6\,
      \implication_variable_id[3]_i_5_1\ => \generate_clause_modules[35].clauseModule_n_6\,
      \implication_variable_id[3]_i_5_2\ => \generate_clause_modules[37].clauseModule_n_6\,
      \implication_variable_id[3]_i_5_3\ => \generate_clause_modules[39].clauseModule_n_5\,
      \implication_variable_id[3]_i_5_4\ => \generate_clause_modules[41].clauseModule_n_6\,
      \implication_variable_id[3]_i_5_5\ => \generate_clause_modules[43].clauseModule_n_6\,
      \implication_variable_id[3]_i_5_6\ => \generate_clause_modules[45].clauseModule_n_7\,
      \implication_variable_id[3]_i_5_7\ => \generate_clause_modules[47].clauseModule_n_5\,
      \implication_variable_id[3]_i_7_0\ => \generate_clause_modules[7].clauseModule_n_6\,
      \implication_variable_id[3]_i_7_1\ => \generate_clause_modules[15].clauseModule_n_5\,
      \implication_variable_id[3]_i_7_2\ => \generate_clause_modules[13].clauseModule_n_6\,
      \implication_variable_id[3]_i_7_3\ => \generate_clause_modules[11].clauseModule_n_6\,
      \implication_variable_id[3]_i_7_4\ => \generate_clause_modules[9].clauseModule_n_5\,
      \implication_variable_id[4]_i_11_0\ => \generate_clause_modules[7].clauseModule_n_8\,
      \implication_variable_id[4]_i_11_1\ => \generate_clause_modules[15].clauseModule_n_7\,
      \implication_variable_id[4]_i_11_2\ => \generate_clause_modules[13].clauseModule_n_8\,
      \implication_variable_id[4]_i_11_3\ => \generate_clause_modules[11].clauseModule_n_8\,
      \implication_variable_id[4]_i_11_4\ => \generate_clause_modules[9].clauseModule_n_7\,
      \implication_variable_id[4]_i_14_0\ => \generate_clause_modules[81].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_1\ => \generate_clause_modules[83].clauseModule_n_7\,
      \implication_variable_id[4]_i_14_2\ => \generate_clause_modules[85].clauseModule_n_8\,
      \implication_variable_id[4]_i_14_3\ => \generate_clause_modules[87].clauseModule_n_6\,
      \implication_variable_id[4]_i_14_4\ => \generate_clause_modules[89].clauseModule_n_8\,
      \implication_variable_id[4]_i_14_5\ => \generate_clause_modules[90].clauseModule_n_1\,
      \implication_variable_id[4]_i_15_0\ => \generate_clause_modules[65].clauseModule_n_7\,
      \implication_variable_id[4]_i_15_1\ => \generate_clause_modules[67].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_2\ => \generate_clause_modules[69].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_3\ => \generate_clause_modules[71].clauseModule_n_6\,
      \implication_variable_id[4]_i_15_4\ => \generate_clause_modules[73].clauseModule_n_7\,
      \implication_variable_id[4]_i_15_5\ => \generate_clause_modules[75].clauseModule_n_7\,
      \implication_variable_id[4]_i_15_6\ => \generate_clause_modules[77].clauseModule_n_7\,
      \implication_variable_id[4]_i_15_7\ => \generate_clause_modules[79].clauseModule_n_6\,
      \implication_variable_id[4]_i_8_0\ => \generate_clause_modules[49].clauseModule_n_7\,
      \implication_variable_id[4]_i_8_1\ => \generate_clause_modules[51].clauseModule_n_7\,
      \implication_variable_id[4]_i_8_2\ => \generate_clause_modules[53].clauseModule_n_10\,
      \implication_variable_id[4]_i_8_3\ => \generate_clause_modules[55].clauseModule_n_6\,
      \implication_variable_id[4]_i_8_4\ => \generate_clause_modules[57].clauseModule_n_8\,
      \implication_variable_id[4]_i_8_5\ => \generate_clause_modules[59].clauseModule_n_7\,
      \implication_variable_id[4]_i_8_6\ => \generate_clause_modules[61].clauseModule_n_8\,
      \implication_variable_id[4]_i_8_7\ => \generate_clause_modules[63].clauseModule_n_6\,
      \implication_variable_id[4]_i_9_0\ => \generate_clause_modules[33].clauseModule_n_7\,
      \implication_variable_id[4]_i_9_1\ => \generate_clause_modules[35].clauseModule_n_7\,
      \implication_variable_id[4]_i_9_2\ => \generate_clause_modules[37].clauseModule_n_7\,
      \implication_variable_id[4]_i_9_3\ => \generate_clause_modules[39].clauseModule_n_6\,
      \implication_variable_id[4]_i_9_4\ => \generate_clause_modules[41].clauseModule_n_7\,
      \implication_variable_id[4]_i_9_5\ => \generate_clause_modules[43].clauseModule_n_7\,
      \implication_variable_id[4]_i_9_6\ => \generate_clause_modules[45].clauseModule_n_8\,
      \implication_variable_id[4]_i_9_7\ => \generate_clause_modules[47].clauseModule_n_6\,
      \implication_variable_id_reg[0]_0\ => implicationSelector_n_562,
      \implication_variable_id_reg[0]_i_15_0\ => \generate_clause_modules[31].clauseModule_n_1\,
      \implication_variable_id_reg[0]_i_15_1\ => \generate_clause_modules[29].clauseModule_n_4\,
      \implication_variable_id_reg[0]_i_15_2\ => \generate_clause_modules[27].clauseModule_n_1\,
      \implication_variable_id_reg[1]_0\ => implicationSelector_n_564,
      \implication_variable_id_reg[1]_i_15_0\ => \generate_clause_modules[17].clauseModule_n_4\,
      \implication_variable_id_reg[1]_i_15_1\ => \generate_clause_modules[31].clauseModule_n_3\,
      \implication_variable_id_reg[1]_i_15_2\ => \generate_clause_modules[29].clauseModule_n_5\,
      \implication_variable_id_reg[1]_i_15_3\ => \generate_clause_modules[27].clauseModule_n_3\,
      \implication_variable_id_reg[2]_0\ => implicationSelector_n_563,
      \implication_variable_id_reg[2]_i_15_0\ => \generate_clause_modules[17].clauseModule_n_5\,
      \implication_variable_id_reg[2]_i_15_1\ => \generate_clause_modules[31].clauseModule_n_4\,
      \implication_variable_id_reg[2]_i_15_2\ => \generate_clause_modules[29].clauseModule_n_6\,
      \implication_variable_id_reg[2]_i_15_3\ => \generate_clause_modules[27].clauseModule_n_4\,
      \implication_variable_id_reg[3]_0\ => implicationSelector_n_8,
      \implication_variable_id_reg[3]_i_22_0\ => \generate_clause_modules[3].clauseModule_n_7\,
      \implication_variable_id_reg[3]_i_22_1\ => \generate_clause_modules[1].clauseModule_n_28\,
      \implication_variable_id_reg[3]_i_6_0\ => \generate_clause_modules[23].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_1\ => \generate_clause_modules[21].clauseModule_n_7\,
      \implication_variable_id_reg[3]_i_6_2\ => \generate_clause_modules[19].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_3\ => \generate_clause_modules[17].clauseModule_n_7\,
      \implication_variable_id_reg[3]_i_6_4\ => \generate_clause_modules[31].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_5\ => \generate_clause_modules[29].clauseModule_n_7\,
      \implication_variable_id_reg[3]_i_6_6\ => \generate_clause_modules[27].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_6_7\ => \generate_clause_modules[25].clauseModule_n_5\,
      \implication_variable_id_reg[3]_i_8_0\ => \generate_clause_modules[15].clauseModule_n_1\,
      \implication_variable_id_reg[3]_i_8_1\ => \generate_clause_modules[13].clauseModule_n_2\,
      \implication_variable_id_reg[3]_i_8_2\ => \generate_clause_modules[11].clauseModule_n_3\,
      \implication_variable_id_reg[3]_i_8_3\ => \generate_clause_modules[23].clauseModule_n_1\,
      \implication_variable_id_reg[3]_i_8_4\ => \generate_clause_modules[21].clauseModule_n_3\,
      \implication_variable_id_reg[3]_i_8_5\ => \generate_clause_modules[19].clauseModule_n_1\,
      \implication_variable_id_reg[3]_i_8_6\ => \generate_clause_modules[25].clauseModule_n_1\,
      \implication_variable_id_reg[3]_i_9_0\ => \generate_clause_modules[7].clauseModule_n_2\,
      \implication_variable_id_reg[3]_i_9_1\ => \generate_clause_modules[5].clauseModule_n_4\,
      \implication_variable_id_reg[3]_i_9_2\ => \generate_clause_modules[3].clauseModule_n_3\,
      \implication_variable_id_reg[3]_i_9_3\ => \generate_clause_modules[1].clauseModule_n_4\,
      \implication_variable_id_reg[3]_i_9_4\ => \generate_clause_modules[9].clauseModule_n_1\,
      \implication_variable_id_reg[4]_0\ => implicationSelector_n_7,
      \implication_variable_id_reg[4]_1\(4 downto 0) => chosen_implication_variable_id(4 downto 0),
      \implication_variable_id_reg[4]_i_10_0\ => \generate_clause_modules[23].clauseModule_n_7\,
      \implication_variable_id_reg[4]_i_10_1\ => \generate_clause_modules[21].clauseModule_n_9\,
      \implication_variable_id_reg[4]_i_10_2\ => \generate_clause_modules[19].clauseModule_n_7\,
      \implication_variable_id_reg[4]_i_10_3\ => \generate_clause_modules[17].clauseModule_n_9\,
      \implication_variable_id_reg[4]_i_10_4\ => \generate_clause_modules[31].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_10_5\ => \generate_clause_modules[29].clauseModule_n_8\,
      \implication_variable_id_reg[4]_i_10_6\ => \generate_clause_modules[27].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_10_7\ => \generate_clause_modules[25].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_12_0\ => \generate_clause_modules[15].clauseModule_n_3\,
      \implication_variable_id_reg[4]_i_12_1\ => \generate_clause_modules[13].clauseModule_n_4\,
      \implication_variable_id_reg[4]_i_12_2\ => \generate_clause_modules[11].clauseModule_n_4\,
      \implication_variable_id_reg[4]_i_12_3\ => \generate_clause_modules[23].clauseModule_n_3\,
      \implication_variable_id_reg[4]_i_12_4\ => \generate_clause_modules[21].clauseModule_n_5\,
      \implication_variable_id_reg[4]_i_12_5\ => \generate_clause_modules[19].clauseModule_n_3\,
      \implication_variable_id_reg[4]_i_12_6\ => \generate_clause_modules[25].clauseModule_n_3\,
      \implication_variable_id_reg[4]_i_13_0\ => \generate_clause_modules[7].clauseModule_n_4\,
      \implication_variable_id_reg[4]_i_13_1\ => \generate_clause_modules[5].clauseModule_n_5\,
      \implication_variable_id_reg[4]_i_13_2\ => \generate_clause_modules[3].clauseModule_n_5\,
      \implication_variable_id_reg[4]_i_13_3\ => \generate_clause_modules[1].clauseModule_n_6\,
      \implication_variable_id_reg[4]_i_13_4\ => \generate_clause_modules[9].clauseModule_n_3\,
      \implication_variable_id_reg[4]_i_34_0\ => \generate_clause_modules[3].clauseModule_n_9\,
      \implication_variable_id_reg[4]_i_34_1\ => \generate_clause_modules[1].clauseModule_n_12\,
      implication_variable_ids(1 downto 0) => implication_variable_ids(4 downto 3),
      is_unit(90 downto 0) => is_unit(90 downto 0),
      output_status(0) => output_status(2),
      \output_status_reg[2]\ => \generate_clause_modules[72].clauseModule_n_2\,
      \output_status_reg[2]_0\ => \output_status[2]_i_5_n_0\,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => implicationSelector_n_3,
      s01_axi_aresetn_1 => implicationSelector_n_4,
      s01_axi_aresetn_10 => implicationSelector_n_15,
      s01_axi_aresetn_100 => implicationSelector_n_105,
      s01_axi_aresetn_101 => implicationSelector_n_106,
      s01_axi_aresetn_102 => implicationSelector_n_107,
      s01_axi_aresetn_103 => implicationSelector_n_108,
      s01_axi_aresetn_104 => implicationSelector_n_109,
      s01_axi_aresetn_105 => implicationSelector_n_110,
      s01_axi_aresetn_106 => implicationSelector_n_111,
      s01_axi_aresetn_107 => implicationSelector_n_112,
      s01_axi_aresetn_108 => implicationSelector_n_113,
      s01_axi_aresetn_109 => implicationSelector_n_114,
      s01_axi_aresetn_11 => implicationSelector_n_16,
      s01_axi_aresetn_110 => implicationSelector_n_115,
      s01_axi_aresetn_111 => implicationSelector_n_116,
      s01_axi_aresetn_112 => implicationSelector_n_117,
      s01_axi_aresetn_113 => implicationSelector_n_118,
      s01_axi_aresetn_114 => implicationSelector_n_119,
      s01_axi_aresetn_115 => implicationSelector_n_120,
      s01_axi_aresetn_116 => implicationSelector_n_121,
      s01_axi_aresetn_117 => implicationSelector_n_122,
      s01_axi_aresetn_118 => implicationSelector_n_123,
      s01_axi_aresetn_119 => implicationSelector_n_124,
      s01_axi_aresetn_12 => implicationSelector_n_17,
      s01_axi_aresetn_120 => implicationSelector_n_125,
      s01_axi_aresetn_121 => implicationSelector_n_126,
      s01_axi_aresetn_122 => implicationSelector_n_127,
      s01_axi_aresetn_123 => implicationSelector_n_128,
      s01_axi_aresetn_124 => implicationSelector_n_129,
      s01_axi_aresetn_125 => implicationSelector_n_130,
      s01_axi_aresetn_126 => implicationSelector_n_131,
      s01_axi_aresetn_127 => implicationSelector_n_132,
      s01_axi_aresetn_128 => implicationSelector_n_133,
      s01_axi_aresetn_129 => implicationSelector_n_134,
      s01_axi_aresetn_13 => implicationSelector_n_18,
      s01_axi_aresetn_130 => implicationSelector_n_135,
      s01_axi_aresetn_131 => implicationSelector_n_136,
      s01_axi_aresetn_132 => implicationSelector_n_137,
      s01_axi_aresetn_133 => implicationSelector_n_138,
      s01_axi_aresetn_134 => implicationSelector_n_139,
      s01_axi_aresetn_135 => implicationSelector_n_140,
      s01_axi_aresetn_136 => implicationSelector_n_141,
      s01_axi_aresetn_137 => implicationSelector_n_142,
      s01_axi_aresetn_138 => implicationSelector_n_143,
      s01_axi_aresetn_139 => implicationSelector_n_144,
      s01_axi_aresetn_14 => implicationSelector_n_19,
      s01_axi_aresetn_140 => implicationSelector_n_145,
      s01_axi_aresetn_141 => implicationSelector_n_146,
      s01_axi_aresetn_142 => implicationSelector_n_147,
      s01_axi_aresetn_143 => implicationSelector_n_148,
      s01_axi_aresetn_144 => implicationSelector_n_149,
      s01_axi_aresetn_145 => implicationSelector_n_150,
      s01_axi_aresetn_146 => implicationSelector_n_151,
      s01_axi_aresetn_147 => implicationSelector_n_152,
      s01_axi_aresetn_148 => implicationSelector_n_153,
      s01_axi_aresetn_149 => implicationSelector_n_154,
      s01_axi_aresetn_15 => implicationSelector_n_20,
      s01_axi_aresetn_150 => implicationSelector_n_155,
      s01_axi_aresetn_151 => implicationSelector_n_156,
      s01_axi_aresetn_152 => implicationSelector_n_157,
      s01_axi_aresetn_153 => implicationSelector_n_158,
      s01_axi_aresetn_154 => implicationSelector_n_159,
      s01_axi_aresetn_155 => implicationSelector_n_160,
      s01_axi_aresetn_156 => implicationSelector_n_161,
      s01_axi_aresetn_157 => implicationSelector_n_162,
      s01_axi_aresetn_158 => implicationSelector_n_163,
      s01_axi_aresetn_159 => implicationSelector_n_164,
      s01_axi_aresetn_16 => implicationSelector_n_21,
      s01_axi_aresetn_160 => implicationSelector_n_165,
      s01_axi_aresetn_161 => implicationSelector_n_166,
      s01_axi_aresetn_162 => implicationSelector_n_167,
      s01_axi_aresetn_163 => implicationSelector_n_168,
      s01_axi_aresetn_164 => implicationSelector_n_169,
      s01_axi_aresetn_165 => implicationSelector_n_170,
      s01_axi_aresetn_166 => implicationSelector_n_171,
      s01_axi_aresetn_167 => implicationSelector_n_172,
      s01_axi_aresetn_168 => implicationSelector_n_233,
      s01_axi_aresetn_169 => implicationSelector_n_234,
      s01_axi_aresetn_17 => implicationSelector_n_22,
      s01_axi_aresetn_170 => implicationSelector_n_235,
      s01_axi_aresetn_171 => implicationSelector_n_236,
      s01_axi_aresetn_172 => implicationSelector_n_237,
      s01_axi_aresetn_173 => implicationSelector_n_238,
      s01_axi_aresetn_174 => implicationSelector_n_239,
      s01_axi_aresetn_175 => implicationSelector_n_240,
      s01_axi_aresetn_176 => implicationSelector_n_241,
      s01_axi_aresetn_177 => implicationSelector_n_242,
      s01_axi_aresetn_178 => implicationSelector_n_243,
      s01_axi_aresetn_179 => implicationSelector_n_244,
      s01_axi_aresetn_18 => implicationSelector_n_23,
      s01_axi_aresetn_180 => implicationSelector_n_245,
      s01_axi_aresetn_181 => implicationSelector_n_246,
      s01_axi_aresetn_182 => implicationSelector_n_247,
      s01_axi_aresetn_183 => implicationSelector_n_248,
      s01_axi_aresetn_184 => implicationSelector_n_249,
      s01_axi_aresetn_185 => implicationSelector_n_250,
      s01_axi_aresetn_186 => implicationSelector_n_251,
      s01_axi_aresetn_187 => implicationSelector_n_252,
      s01_axi_aresetn_188 => implicationSelector_n_253,
      s01_axi_aresetn_189 => implicationSelector_n_254,
      s01_axi_aresetn_19 => implicationSelector_n_24,
      s01_axi_aresetn_190 => implicationSelector_n_255,
      s01_axi_aresetn_191 => implicationSelector_n_256,
      s01_axi_aresetn_192 => implicationSelector_n_257,
      s01_axi_aresetn_193 => implicationSelector_n_258,
      s01_axi_aresetn_194 => implicationSelector_n_259,
      s01_axi_aresetn_195 => implicationSelector_n_260,
      s01_axi_aresetn_196 => implicationSelector_n_261,
      s01_axi_aresetn_197 => implicationSelector_n_262,
      s01_axi_aresetn_198 => implicationSelector_n_263,
      s01_axi_aresetn_199 => implicationSelector_n_264,
      s01_axi_aresetn_2 => implicationSelector_n_5,
      s01_axi_aresetn_20 => implicationSelector_n_25,
      s01_axi_aresetn_200 => implicationSelector_n_265,
      s01_axi_aresetn_201 => implicationSelector_n_266,
      s01_axi_aresetn_202 => implicationSelector_n_267,
      s01_axi_aresetn_203 => implicationSelector_n_268,
      s01_axi_aresetn_204 => implicationSelector_n_269,
      s01_axi_aresetn_205 => implicationSelector_n_270,
      s01_axi_aresetn_206 => implicationSelector_n_271,
      s01_axi_aresetn_207 => implicationSelector_n_272,
      s01_axi_aresetn_208 => implicationSelector_n_273,
      s01_axi_aresetn_209 => implicationSelector_n_274,
      s01_axi_aresetn_21 => implicationSelector_n_26,
      s01_axi_aresetn_210 => implicationSelector_n_275,
      s01_axi_aresetn_211 => implicationSelector_n_276,
      s01_axi_aresetn_212 => implicationSelector_n_277,
      s01_axi_aresetn_213 => implicationSelector_n_278,
      s01_axi_aresetn_214 => \^s01_axi_aresetn_0\,
      s01_axi_aresetn_215 => implicationSelector_n_559,
      s01_axi_aresetn_216 => implicationSelector_n_571,
      s01_axi_aresetn_22 => implicationSelector_n_27,
      s01_axi_aresetn_23 => implicationSelector_n_28,
      s01_axi_aresetn_24 => implicationSelector_n_29,
      s01_axi_aresetn_25 => implicationSelector_n_30,
      s01_axi_aresetn_26 => implicationSelector_n_31,
      s01_axi_aresetn_27 => implicationSelector_n_32,
      s01_axi_aresetn_28 => implicationSelector_n_33,
      s01_axi_aresetn_29 => implicationSelector_n_34,
      s01_axi_aresetn_3 => implicationSelector_n_6,
      s01_axi_aresetn_30 => implicationSelector_n_35,
      s01_axi_aresetn_31 => implicationSelector_n_36,
      s01_axi_aresetn_32 => implicationSelector_n_37,
      s01_axi_aresetn_33 => implicationSelector_n_38,
      s01_axi_aresetn_34 => implicationSelector_n_39,
      s01_axi_aresetn_35 => implicationSelector_n_40,
      s01_axi_aresetn_36 => implicationSelector_n_41,
      s01_axi_aresetn_37 => implicationSelector_n_42,
      s01_axi_aresetn_38 => implicationSelector_n_43,
      s01_axi_aresetn_39 => implicationSelector_n_44,
      s01_axi_aresetn_4 => implicationSelector_n_9,
      s01_axi_aresetn_40 => implicationSelector_n_45,
      s01_axi_aresetn_41 => implicationSelector_n_46,
      s01_axi_aresetn_42 => implicationSelector_n_47,
      s01_axi_aresetn_43 => implicationSelector_n_48,
      s01_axi_aresetn_44 => implicationSelector_n_49,
      s01_axi_aresetn_45 => implicationSelector_n_50,
      s01_axi_aresetn_46 => implicationSelector_n_51,
      s01_axi_aresetn_47 => implicationSelector_n_52,
      s01_axi_aresetn_48 => implicationSelector_n_53,
      s01_axi_aresetn_49 => implicationSelector_n_54,
      s01_axi_aresetn_5 => implicationSelector_n_10,
      s01_axi_aresetn_50 => implicationSelector_n_55,
      s01_axi_aresetn_51 => implicationSelector_n_56,
      s01_axi_aresetn_52 => implicationSelector_n_57,
      s01_axi_aresetn_53 => implicationSelector_n_58,
      s01_axi_aresetn_54 => implicationSelector_n_59,
      s01_axi_aresetn_55 => implicationSelector_n_60,
      s01_axi_aresetn_56 => implicationSelector_n_61,
      s01_axi_aresetn_57 => implicationSelector_n_62,
      s01_axi_aresetn_58 => implicationSelector_n_63,
      s01_axi_aresetn_59 => implicationSelector_n_64,
      s01_axi_aresetn_6 => implicationSelector_n_11,
      s01_axi_aresetn_60 => implicationSelector_n_65,
      s01_axi_aresetn_61 => implicationSelector_n_66,
      s01_axi_aresetn_62 => implicationSelector_n_67,
      s01_axi_aresetn_63 => implicationSelector_n_68,
      s01_axi_aresetn_64 => implicationSelector_n_69,
      s01_axi_aresetn_65 => implicationSelector_n_70,
      s01_axi_aresetn_66 => implicationSelector_n_71,
      s01_axi_aresetn_67 => implicationSelector_n_72,
      s01_axi_aresetn_68 => implicationSelector_n_73,
      s01_axi_aresetn_69 => implicationSelector_n_74,
      s01_axi_aresetn_7 => implicationSelector_n_12,
      s01_axi_aresetn_70 => implicationSelector_n_75,
      s01_axi_aresetn_71 => implicationSelector_n_76,
      s01_axi_aresetn_72 => implicationSelector_n_77,
      s01_axi_aresetn_73 => implicationSelector_n_78,
      s01_axi_aresetn_74 => implicationSelector_n_79,
      s01_axi_aresetn_75 => implicationSelector_n_80,
      s01_axi_aresetn_76 => implicationSelector_n_81,
      s01_axi_aresetn_77 => implicationSelector_n_82,
      s01_axi_aresetn_78 => implicationSelector_n_83,
      s01_axi_aresetn_79 => implicationSelector_n_84,
      s01_axi_aresetn_8 => implicationSelector_n_13,
      s01_axi_aresetn_80 => implicationSelector_n_85,
      s01_axi_aresetn_81 => implicationSelector_n_86,
      s01_axi_aresetn_82 => implicationSelector_n_87,
      s01_axi_aresetn_83 => implicationSelector_n_88,
      s01_axi_aresetn_84 => implicationSelector_n_89,
      s01_axi_aresetn_85 => implicationSelector_n_90,
      s01_axi_aresetn_86 => implicationSelector_n_91,
      s01_axi_aresetn_87 => implicationSelector_n_92,
      s01_axi_aresetn_88 => implicationSelector_n_93,
      s01_axi_aresetn_89 => implicationSelector_n_94,
      s01_axi_aresetn_9 => implicationSelector_n_14,
      s01_axi_aresetn_90 => implicationSelector_n_95,
      s01_axi_aresetn_91 => implicationSelector_n_96,
      s01_axi_aresetn_92 => implicationSelector_n_97,
      s01_axi_aresetn_93 => implicationSelector_n_98,
      s01_axi_aresetn_94 => implicationSelector_n_99,
      s01_axi_aresetn_95 => implicationSelector_n_100,
      s01_axi_aresetn_96 => implicationSelector_n_101,
      s01_axi_aresetn_97 => implicationSelector_n_102,
      s01_axi_aresetn_98 => implicationSelector_n_103,
      s01_axi_aresetn_99 => implicationSelector_n_104,
      \slv_reg0_reg[0]\ => implicationSelector_n_572,
      \state__0\(2 downto 0) => \state__0\(2 downto 0),
      state_reg_0 => start_implication_finder_reg_n_0,
      top_status(0) => top_status(2),
      \variable_1_assignment[1]_i_2_0\(4) => \generate_clause_modules[0].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2_0\(3) => \generate_clause_modules[0].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2_0\(2) => \generate_clause_modules[0].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2_0\(1) => \generate_clause_modules[0].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2_0\(0) => \generate_clause_modules[0].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__0_0\(4) => \generate_clause_modules[1].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__0_0\(3) => \generate_clause_modules[1].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__0_0\(2) => \generate_clause_modules[1].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__0_0\(1) => \generate_clause_modules[1].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__0_0\(0) => \generate_clause_modules[1].clauseModule_n_27\,
      \variable_1_assignment[1]_i_2__10_0\(4) => \generate_clause_modules[14].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__10_0\(3) => \generate_clause_modules[14].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__10_0\(2) => \generate_clause_modules[14].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__10_0\(1) => \generate_clause_modules[14].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__10_0\(0) => \generate_clause_modules[14].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__15_0\(4) => \generate_clause_modules[21].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__15_0\(3) => \generate_clause_modules[21].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__15_0\(2) => \generate_clause_modules[21].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__15_0\(1) => \generate_clause_modules[21].clauseModule_n_27\,
      \variable_1_assignment[1]_i_2__15_0\(0) => \generate_clause_modules[21].clauseModule_n_28\,
      \variable_1_assignment[1]_i_2__16_0\(4) => \generate_clause_modules[22].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__16_0\(3) => \generate_clause_modules[22].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__16_0\(2) => \generate_clause_modules[22].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__16_0\(1) => \generate_clause_modules[22].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__16_0\(0) => \generate_clause_modules[22].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__18_0\(4) => \generate_clause_modules[24].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__18_0\(3) => \generate_clause_modules[24].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__18_0\(2) => \generate_clause_modules[24].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__18_0\(1) => \generate_clause_modules[24].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__18_0\(0) => \generate_clause_modules[24].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__24_0\(4) => \generate_clause_modules[30].clauseModule_n_18\,
      \variable_1_assignment[1]_i_2__24_0\(3) => \generate_clause_modules[30].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2__24_0\(2) => \generate_clause_modules[30].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2__24_0\(1) => \generate_clause_modules[30].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__24_0\(0) => \generate_clause_modules[30].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__39_0\(4) => \generate_clause_modules[45].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__39_0\(3) => \generate_clause_modules[45].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__39_0\(2) => \generate_clause_modules[45].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__39_0\(1) => \generate_clause_modules[45].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__39_0\(0) => \generate_clause_modules[45].clauseModule_n_27\,
      \variable_1_assignment[1]_i_2__40_0\(4) => \generate_clause_modules[46].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2__40_0\(3) => \generate_clause_modules[46].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2__40_0\(2) => \generate_clause_modules[46].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__40_0\(1) => \generate_clause_modules[46].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__40_0\(0) => \generate_clause_modules[46].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__50_0\(4) => \generate_clause_modules[58].clauseModule_n_18\,
      \variable_1_assignment[1]_i_2__50_0\(3) => \generate_clause_modules[58].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2__50_0\(2) => \generate_clause_modules[58].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2__50_0\(1) => \generate_clause_modules[58].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__50_0\(0) => \generate_clause_modules[58].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__55_0\(4) => \generate_clause_modules[64].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2__55_0\(3) => \generate_clause_modules[64].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2__55_0\(2) => \generate_clause_modules[64].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__55_0\(1) => \generate_clause_modules[64].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__55_0\(0) => \generate_clause_modules[64].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__56_0\(4) => \generate_clause_modules[66].clauseModule_n_18\,
      \variable_1_assignment[1]_i_2__56_0\(3) => \generate_clause_modules[66].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2__56_0\(2) => \generate_clause_modules[66].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2__56_0\(1) => \generate_clause_modules[66].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__56_0\(0) => \generate_clause_modules[66].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__61_0\(4) => \generate_clause_modules[71].clauseModule_n_22\,
      \variable_1_assignment[1]_i_2__61_0\(3) => \generate_clause_modules[71].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__61_0\(2) => \generate_clause_modules[71].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__61_0\(1) => \generate_clause_modules[71].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__61_0\(0) => \generate_clause_modules[71].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__67_0\(4) => \generate_clause_modules[77].clauseModule_n_23\,
      \variable_1_assignment[1]_i_2__67_0\(3) => \generate_clause_modules[77].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__67_0\(2) => \generate_clause_modules[77].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__67_0\(1) => \generate_clause_modules[77].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__67_0\(0) => \generate_clause_modules[77].clauseModule_n_27\,
      \variable_1_assignment[1]_i_2__6_0\(4) => \generate_clause_modules[10].clauseModule_n_27\,
      \variable_1_assignment[1]_i_2__6_0\(3) => \generate_clause_modules[10].clauseModule_n_28\,
      \variable_1_assignment[1]_i_2__6_0\(2) => \generate_clause_modules[10].clauseModule_n_29\,
      \variable_1_assignment[1]_i_2__6_0\(1) => \generate_clause_modules[10].clauseModule_n_30\,
      \variable_1_assignment[1]_i_2__6_0\(0) => \generate_clause_modules[10].clauseModule_n_31\,
      \variable_1_assignment[1]_i_2__77_0\(4) => \generate_clause_modules[90].clauseModule_n_24\,
      \variable_1_assignment[1]_i_2__77_0\(3) => \generate_clause_modules[90].clauseModule_n_25\,
      \variable_1_assignment[1]_i_2__77_0\(2) => \generate_clause_modules[90].clauseModule_n_26\,
      \variable_1_assignment[1]_i_2__77_0\(1) => \generate_clause_modules[90].clauseModule_n_27\,
      \variable_1_assignment[1]_i_2__77_0\(0) => \generate_clause_modules[90].clauseModule_n_28\,
      \variable_1_assignment[1]_i_2__85_0\(4) => \generate_clause_modules[62].clauseModule_n_18\,
      \variable_1_assignment[1]_i_2__85_0\(3) => \generate_clause_modules[62].clauseModule_n_19\,
      \variable_1_assignment[1]_i_2__85_0\(2) => \generate_clause_modules[62].clauseModule_n_20\,
      \variable_1_assignment[1]_i_2__85_0\(1) => \generate_clause_modules[62].clauseModule_n_21\,
      \variable_1_assignment[1]_i_2__85_0\(0) => \generate_clause_modules[62].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__0_0\(4) => \generate_clause_modules[89].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__0_0\(3) => \generate_clause_modules[89].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__0_0\(2) => \generate_clause_modules[89].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__0_0\(1) => \generate_clause_modules[89].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__0_0\(0) => \generate_clause_modules[89].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__10_0\(4) => \generate_clause_modules[79].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__10_0\(3) => \generate_clause_modules[79].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__10_0\(2) => \generate_clause_modules[79].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__10_0\(1) => \generate_clause_modules[79].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__10_0\(0) => \generate_clause_modules[79].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__13_0\(4) => \generate_clause_modules[76].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__13_0\(3) => \generate_clause_modules[76].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__13_0\(2) => \generate_clause_modules[76].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__13_0\(1) => \generate_clause_modules[76].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__13_0\(0) => \generate_clause_modules[76].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__14_0\(4) => \generate_clause_modules[75].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__14_0\(3) => \generate_clause_modules[75].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__14_0\(2) => \generate_clause_modules[75].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__14_0\(1) => \generate_clause_modules[75].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__14_0\(0) => \generate_clause_modules[75].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__15_0\(4) => \generate_clause_modules[74].clauseModule_n_15\,
      \variable_1_assignment[1]_i_3__15_0\(3) => \generate_clause_modules[74].clauseModule_n_16\,
      \variable_1_assignment[1]_i_3__15_0\(2) => \generate_clause_modules[74].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__15_0\(1) => \generate_clause_modules[74].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__15_0\(0) => \generate_clause_modules[74].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__16_0\(4) => \generate_clause_modules[73].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__16_0\(3) => \generate_clause_modules[73].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__16_0\(2) => \generate_clause_modules[73].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__16_0\(1) => \generate_clause_modules[73].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__16_0\(0) => \generate_clause_modules[73].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__17_0\(4) => \generate_clause_modules[72].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__17_0\(3) => \generate_clause_modules[72].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__17_0\(2) => \generate_clause_modules[72].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__17_0\(1) => \generate_clause_modules[72].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__17_0\(0) => \generate_clause_modules[72].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__19_0\(4) => \generate_clause_modules[70].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__19_0\(3) => \generate_clause_modules[70].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__19_0\(2) => \generate_clause_modules[70].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__19_0\(1) => \generate_clause_modules[70].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__19_0\(0) => \generate_clause_modules[70].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__1_0\(4) => \generate_clause_modules[88].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__1_0\(3) => \generate_clause_modules[88].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__1_0\(2) => \generate_clause_modules[88].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__1_0\(1) => \generate_clause_modules[88].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__1_0\(0) => \generate_clause_modules[88].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__20_0\(4) => \generate_clause_modules[69].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__20_0\(3) => \generate_clause_modules[69].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__20_0\(2) => \generate_clause_modules[69].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__20_0\(1) => \generate_clause_modules[69].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__20_0\(0) => \generate_clause_modules[69].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__21_0\(4) => \generate_clause_modules[68].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__21_0\(3) => \generate_clause_modules[68].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__21_0\(2) => \generate_clause_modules[68].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__21_0\(1) => \generate_clause_modules[68].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__21_0\(0) => \generate_clause_modules[68].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__22_0\(4) => \generate_clause_modules[67].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__22_0\(3) => \generate_clause_modules[67].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__22_0\(2) => \generate_clause_modules[67].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__22_0\(1) => \generate_clause_modules[67].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__22_0\(0) => \generate_clause_modules[67].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__24_0\(4) => \generate_clause_modules[65].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__24_0\(3) => \generate_clause_modules[65].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__24_0\(2) => \generate_clause_modules[65].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__24_0\(1) => \generate_clause_modules[65].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__24_0\(0) => \generate_clause_modules[65].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__26_0\(4) => \generate_clause_modules[63].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__26_0\(3) => \generate_clause_modules[63].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__26_0\(2) => \generate_clause_modules[63].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__26_0\(1) => \generate_clause_modules[63].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__26_0\(0) => \generate_clause_modules[63].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__28_0\(4) => \generate_clause_modules[61].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__28_0\(3) => \generate_clause_modules[61].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__28_0\(2) => \generate_clause_modules[61].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__28_0\(1) => \generate_clause_modules[61].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__28_0\(0) => \generate_clause_modules[61].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__29_0\(4) => \generate_clause_modules[60].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__29_0\(3) => \generate_clause_modules[60].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__29_0\(2) => \generate_clause_modules[60].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__29_0\(1) => \generate_clause_modules[60].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__29_0\(0) => \generate_clause_modules[60].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__2_0\(4) => \generate_clause_modules[87].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__2_0\(3) => \generate_clause_modules[87].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__2_0\(2) => \generate_clause_modules[87].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__2_0\(1) => \generate_clause_modules[87].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__2_0\(0) => \generate_clause_modules[87].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__30_0\(4) => \generate_clause_modules[59].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__30_0\(3) => \generate_clause_modules[59].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__30_0\(2) => \generate_clause_modules[59].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__30_0\(1) => \generate_clause_modules[59].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__30_0\(0) => \generate_clause_modules[59].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__32_0\(4) => \generate_clause_modules[57].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__32_0\(3) => \generate_clause_modules[57].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__32_0\(2) => \generate_clause_modules[57].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__32_0\(1) => \generate_clause_modules[57].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__32_0\(0) => \generate_clause_modules[57].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__33_0\(4) => \generate_clause_modules[56].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__33_0\(3) => \generate_clause_modules[56].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__33_0\(2) => \generate_clause_modules[56].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__33_0\(1) => \generate_clause_modules[56].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__33_0\(0) => \generate_clause_modules[56].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__34_0\(4) => \generate_clause_modules[55].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__34_0\(3) => \generate_clause_modules[55].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__34_0\(2) => \generate_clause_modules[55].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__34_0\(1) => \generate_clause_modules[55].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__34_0\(0) => \generate_clause_modules[55].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__35_0\(4) => \generate_clause_modules[54].clauseModule_n_16\,
      \variable_1_assignment[1]_i_3__35_0\(3) => \generate_clause_modules[54].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__35_0\(2) => \generate_clause_modules[54].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__35_0\(1) => \generate_clause_modules[54].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__35_0\(0) => \generate_clause_modules[54].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__36_0\(4) => \generate_clause_modules[53].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__36_0\(3) => \generate_clause_modules[53].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__36_0\(2) => \generate_clause_modules[53].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__36_0\(1) => \generate_clause_modules[53].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__36_0\(0) => \generate_clause_modules[53].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__37_0\(4) => \generate_clause_modules[52].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__37_0\(3) => \generate_clause_modules[52].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__37_0\(2) => \generate_clause_modules[52].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__37_0\(1) => \generate_clause_modules[52].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__37_0\(0) => \generate_clause_modules[52].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__38_0\(4) => \generate_clause_modules[51].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__38_0\(3) => \generate_clause_modules[51].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__38_0\(2) => \generate_clause_modules[51].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__38_0\(1) => \generate_clause_modules[51].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__38_0\(0) => \generate_clause_modules[51].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__39_0\(4) => \generate_clause_modules[50].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__39_0\(3) => \generate_clause_modules[50].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__39_0\(2) => \generate_clause_modules[50].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__39_0\(1) => \generate_clause_modules[50].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__39_0\(0) => \generate_clause_modules[50].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__3_0\(4) => \generate_clause_modules[86].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__3_0\(3) => \generate_clause_modules[86].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__3_0\(2) => \generate_clause_modules[86].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__3_0\(1) => \generate_clause_modules[86].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__3_0\(0) => \generate_clause_modules[86].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__40_0\(4) => \generate_clause_modules[49].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__40_0\(3) => \generate_clause_modules[49].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__40_0\(2) => \generate_clause_modules[49].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__40_0\(1) => \generate_clause_modules[49].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__40_0\(0) => \generate_clause_modules[49].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__41_0\(4) => \generate_clause_modules[48].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__41_0\(3) => \generate_clause_modules[48].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__41_0\(2) => \generate_clause_modules[48].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__41_0\(1) => \generate_clause_modules[48].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__41_0\(0) => \generate_clause_modules[48].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__42_0\(4) => \generate_clause_modules[47].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__42_0\(3) => \generate_clause_modules[47].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__42_0\(2) => \generate_clause_modules[47].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__42_0\(1) => \generate_clause_modules[47].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__42_0\(0) => \generate_clause_modules[47].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__45_0\(4) => \generate_clause_modules[44].clauseModule_n_14\,
      \variable_1_assignment[1]_i_3__45_0\(3) => \generate_clause_modules[44].clauseModule_n_15\,
      \variable_1_assignment[1]_i_3__45_0\(2) => \generate_clause_modules[44].clauseModule_n_16\,
      \variable_1_assignment[1]_i_3__45_0\(1) => \generate_clause_modules[44].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__45_0\(0) => \generate_clause_modules[44].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__46_0\(4) => \generate_clause_modules[43].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__46_0\(3) => \generate_clause_modules[43].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__46_0\(2) => \generate_clause_modules[43].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__46_0\(1) => \generate_clause_modules[43].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__46_0\(0) => \generate_clause_modules[43].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__47_0\(4) => \generate_clause_modules[42].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__47_0\(3) => \generate_clause_modules[42].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__47_0\(2) => \generate_clause_modules[42].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__47_0\(1) => \generate_clause_modules[42].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__47_0\(0) => \generate_clause_modules[42].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__48_0\(4) => \generate_clause_modules[41].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__48_0\(3) => \generate_clause_modules[41].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__48_0\(2) => \generate_clause_modules[41].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__48_0\(1) => \generate_clause_modules[41].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__48_0\(0) => \generate_clause_modules[41].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__49_0\(4) => \generate_clause_modules[40].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__49_0\(3) => \generate_clause_modules[40].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__49_0\(2) => \generate_clause_modules[40].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__49_0\(1) => \generate_clause_modules[40].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__49_0\(0) => \generate_clause_modules[40].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__4_0\(4) => \generate_clause_modules[85].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__4_0\(3) => \generate_clause_modules[85].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__4_0\(2) => \generate_clause_modules[85].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__4_0\(1) => \generate_clause_modules[85].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__4_0\(0) => \generate_clause_modules[85].clauseModule_n_29\,
      \variable_1_assignment[1]_i_3__50_0\(4) => \generate_clause_modules[39].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__50_0\(3) => \generate_clause_modules[39].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__50_0\(2) => \generate_clause_modules[39].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__50_0\(1) => \generate_clause_modules[39].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__50_0\(0) => \generate_clause_modules[39].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__51_0\(4) => \generate_clause_modules[38].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__51_0\(3) => \generate_clause_modules[38].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__51_0\(2) => \generate_clause_modules[38].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__51_0\(1) => \generate_clause_modules[38].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__51_0\(0) => \generate_clause_modules[38].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__52_0\(4) => \generate_clause_modules[37].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__52_0\(3) => \generate_clause_modules[37].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__52_0\(2) => \generate_clause_modules[37].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__52_0\(1) => \generate_clause_modules[37].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__52_0\(0) => \generate_clause_modules[37].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__53_0\(4) => \generate_clause_modules[36].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__53_0\(3) => \generate_clause_modules[36].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__53_0\(2) => \generate_clause_modules[36].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__53_0\(1) => \generate_clause_modules[36].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__53_0\(0) => \generate_clause_modules[36].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__54_0\(4) => \generate_clause_modules[35].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__54_0\(3) => \generate_clause_modules[35].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__54_0\(2) => \generate_clause_modules[35].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__54_0\(1) => \generate_clause_modules[35].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__54_0\(0) => \generate_clause_modules[35].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__55_0\(4) => \generate_clause_modules[34].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__55_0\(3) => \generate_clause_modules[34].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__55_0\(2) => \generate_clause_modules[34].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__55_0\(1) => \generate_clause_modules[34].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__55_0\(0) => \generate_clause_modules[34].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__56_0\(4) => \generate_clause_modules[33].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__56_0\(3) => \generate_clause_modules[33].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__56_0\(2) => \generate_clause_modules[33].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__56_0\(1) => \generate_clause_modules[33].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__56_0\(0) => \generate_clause_modules[33].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__57_0\(4) => \generate_clause_modules[32].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__57_0\(3) => \generate_clause_modules[32].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__57_0\(2) => \generate_clause_modules[32].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__57_0\(1) => \generate_clause_modules[32].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__57_0\(0) => \generate_clause_modules[32].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__58_0\(4) => \generate_clause_modules[31].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__58_0\(3) => \generate_clause_modules[31].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__58_0\(2) => \generate_clause_modules[31].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__58_0\(1) => \generate_clause_modules[31].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__58_0\(0) => \generate_clause_modules[31].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__5_0\(4) => \generate_clause_modules[84].clauseModule_n_17\,
      \variable_1_assignment[1]_i_3__5_0\(3) => \generate_clause_modules[84].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__5_0\(2) => \generate_clause_modules[84].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__5_0\(1) => \generate_clause_modules[84].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__5_0\(0) => \generate_clause_modules[84].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__60_0\(4) => \generate_clause_modules[29].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__60_0\(3) => \generate_clause_modules[29].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__60_0\(2) => \generate_clause_modules[29].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__60_0\(1) => \generate_clause_modules[29].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__60_0\(0) => \generate_clause_modules[29].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__61_0\(4) => \generate_clause_modules[28].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__61_0\(3) => \generate_clause_modules[28].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__61_0\(2) => \generate_clause_modules[28].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__61_0\(1) => \generate_clause_modules[28].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__61_0\(0) => \generate_clause_modules[28].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__62_0\(4) => \generate_clause_modules[27].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__62_0\(3) => \generate_clause_modules[27].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__62_0\(2) => \generate_clause_modules[27].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__62_0\(1) => \generate_clause_modules[27].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__62_0\(0) => \generate_clause_modules[27].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__63_0\(4) => \generate_clause_modules[26].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__63_0\(3) => \generate_clause_modules[26].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__63_0\(2) => \generate_clause_modules[26].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__63_0\(1) => \generate_clause_modules[26].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__63_0\(0) => \generate_clause_modules[26].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__64_0\(4) => \generate_clause_modules[25].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__64_0\(3) => \generate_clause_modules[25].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__64_0\(2) => \generate_clause_modules[25].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__64_0\(1) => \generate_clause_modules[25].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__64_0\(0) => \generate_clause_modules[25].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__66_0\(4) => \generate_clause_modules[23].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__66_0\(3) => \generate_clause_modules[23].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__66_0\(2) => \generate_clause_modules[23].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__66_0\(1) => \generate_clause_modules[23].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__66_0\(0) => \generate_clause_modules[23].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__69_0\(4) => \generate_clause_modules[20].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__69_0\(3) => \generate_clause_modules[20].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__69_0\(2) => \generate_clause_modules[20].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__69_0\(1) => \generate_clause_modules[20].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__69_0\(0) => \generate_clause_modules[20].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__6_0\(4) => \generate_clause_modules[83].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__6_0\(3) => \generate_clause_modules[83].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__6_0\(2) => \generate_clause_modules[83].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__6_0\(1) => \generate_clause_modules[83].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__6_0\(0) => \generate_clause_modules[83].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__70_0\(4) => \generate_clause_modules[19].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__70_0\(3) => \generate_clause_modules[19].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__70_0\(2) => \generate_clause_modules[19].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__70_0\(1) => \generate_clause_modules[19].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__70_0\(0) => \generate_clause_modules[19].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__71_0\(4) => \generate_clause_modules[18].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__71_0\(3) => \generate_clause_modules[18].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__71_0\(2) => \generate_clause_modules[18].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__71_0\(1) => \generate_clause_modules[18].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__71_0\(0) => \generate_clause_modules[18].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__72_0\(4) => \generate_clause_modules[17].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__72_0\(3) => \generate_clause_modules[17].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__72_0\(2) => \generate_clause_modules[17].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__72_0\(1) => \generate_clause_modules[17].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__72_0\(0) => \generate_clause_modules[17].clauseModule_n_29\,
      \variable_1_assignment[1]_i_3__73_0\(4) => \generate_clause_modules[16].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__73_0\(3) => \generate_clause_modules[16].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__73_0\(2) => \generate_clause_modules[16].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__73_0\(1) => \generate_clause_modules[16].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__73_0\(0) => \generate_clause_modules[16].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__74_0\(4) => \generate_clause_modules[15].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__74_0\(3) => \generate_clause_modules[15].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__74_0\(2) => \generate_clause_modules[15].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__74_0\(1) => \generate_clause_modules[15].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__74_0\(0) => \generate_clause_modules[15].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__76_0\(4) => \generate_clause_modules[13].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__76_0\(3) => \generate_clause_modules[13].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__76_0\(2) => \generate_clause_modules[13].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__76_0\(1) => \generate_clause_modules[13].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__76_0\(0) => \generate_clause_modules[13].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__77_0\(4) => \generate_clause_modules[12].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__77_0\(3) => \generate_clause_modules[12].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__77_0\(2) => \generate_clause_modules[12].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__77_0\(1) => \generate_clause_modules[12].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__77_0\(0) => \generate_clause_modules[12].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__78_0\(4) => \generate_clause_modules[11].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__78_0\(3) => \generate_clause_modules[11].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__78_0\(2) => \generate_clause_modules[11].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__78_0\(1) => \generate_clause_modules[11].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__78_0\(0) => \generate_clause_modules[11].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__7_0\(4) => \generate_clause_modules[82].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__7_0\(3) => \generate_clause_modules[82].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__7_0\(2) => \generate_clause_modules[82].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__7_0\(1) => \generate_clause_modules[82].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__7_0\(0) => \generate_clause_modules[82].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__80_0\(4) => \generate_clause_modules[9].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__80_0\(3) => \generate_clause_modules[9].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__80_0\(2) => \generate_clause_modules[9].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__80_0\(1) => \generate_clause_modules[9].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__80_0\(0) => \generate_clause_modules[9].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__81_0\(4) => \generate_clause_modules[8].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__81_0\(3) => \generate_clause_modules[8].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__81_0\(2) => \generate_clause_modules[8].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__81_0\(1) => \generate_clause_modules[8].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__81_0\(0) => \generate_clause_modules[8].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__82_0\(4) => \generate_clause_modules[7].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__82_0\(3) => \generate_clause_modules[7].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__82_0\(2) => \generate_clause_modules[7].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__82_0\(1) => \generate_clause_modules[7].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__82_0\(0) => \generate_clause_modules[7].clauseModule_n_29\,
      \variable_1_assignment[1]_i_3__83_0\(4) => \generate_clause_modules[6].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__83_0\(3) => \generate_clause_modules[6].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__83_0\(2) => \generate_clause_modules[6].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__83_0\(1) => \generate_clause_modules[6].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__83_0\(0) => \generate_clause_modules[6].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__84_0\(4) => \generate_clause_modules[5].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__84_0\(3) => \generate_clause_modules[5].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__84_0\(2) => \generate_clause_modules[5].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__84_0\(1) => \generate_clause_modules[5].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__84_0\(0) => \generate_clause_modules[5].clauseModule_n_29\,
      \variable_1_assignment[1]_i_3__85_0\(4) => \generate_clause_modules[4].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__85_0\(3) => \generate_clause_modules[4].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__85_0\(2) => \generate_clause_modules[4].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__85_0\(1) => \generate_clause_modules[4].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__85_0\(0) => \generate_clause_modules[4].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__86_0\(4) => \generate_clause_modules[3].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__86_0\(3) => \generate_clause_modules[3].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__86_0\(2) => \generate_clause_modules[3].clauseModule_n_27\,
      \variable_1_assignment[1]_i_3__86_0\(1) => \generate_clause_modules[3].clauseModule_n_28\,
      \variable_1_assignment[1]_i_3__86_0\(0) => \generate_clause_modules[3].clauseModule_n_29\,
      \variable_1_assignment[1]_i_3__87_0\(4) => \generate_clause_modules[2].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__87_0\(3) => \generate_clause_modules[2].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__87_0\(2) => \generate_clause_modules[2].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__87_0\(1) => \generate_clause_modules[2].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__87_0\(0) => \generate_clause_modules[2].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__8_0\(4) => \generate_clause_modules[81].clauseModule_n_22\,
      \variable_1_assignment[1]_i_3__8_0\(3) => \generate_clause_modules[81].clauseModule_n_23\,
      \variable_1_assignment[1]_i_3__8_0\(2) => \generate_clause_modules[81].clauseModule_n_24\,
      \variable_1_assignment[1]_i_3__8_0\(1) => \generate_clause_modules[81].clauseModule_n_25\,
      \variable_1_assignment[1]_i_3__8_0\(0) => \generate_clause_modules[81].clauseModule_n_26\,
      \variable_1_assignment[1]_i_3__9_0\(4) => \generate_clause_modules[80].clauseModule_n_18\,
      \variable_1_assignment[1]_i_3__9_0\(3) => \generate_clause_modules[80].clauseModule_n_19\,
      \variable_1_assignment[1]_i_3__9_0\(2) => \generate_clause_modules[80].clauseModule_n_20\,
      \variable_1_assignment[1]_i_3__9_0\(1) => \generate_clause_modules[80].clauseModule_n_21\,
      \variable_1_assignment[1]_i_3__9_0\(0) => \generate_clause_modules[80].clauseModule_n_22\,
      \variable_1_assignment_reg[0]\ => \generate_clause_modules[90].clauseModule_n_0\,
      \variable_1_assignment_reg[0]_0\ => \generate_clause_modules[90].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_1\ => \generate_clause_modules[89].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_10\ => \generate_clause_modules[80].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_11\ => \generate_clause_modules[79].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_12\ => \generate_clause_modules[78].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_13\ => \generate_clause_modules[77].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_14\ => \generate_clause_modules[76].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_15\ => \generate_clause_modules[75].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_16\ => \generate_clause_modules[74].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_17\ => \generate_clause_modules[73].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_18\ => \generate_clause_modules[72].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_19\ => \generate_clause_modules[71].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_2\ => \generate_clause_modules[88].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_20\ => \generate_clause_modules[70].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_21\ => \generate_clause_modules[69].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_22\ => variable_1_polarity_reg_0,
      \variable_1_assignment_reg[0]_23\ => \generate_clause_modules[68].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_24\ => \generate_clause_modules[67].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_25\ => \generate_clause_modules[66].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_26\ => \generate_clause_modules[65].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_27\ => \generate_clause_modules[64].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_28\ => \generate_clause_modules[63].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_29\ => \generate_clause_modules[62].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_3\ => \generate_clause_modules[87].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_30\ => \generate_clause_modules[61].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_31\ => \generate_clause_modules[60].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_32\ => \generate_clause_modules[59].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_33\ => \generate_clause_modules[58].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_34\ => \generate_clause_modules[57].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_35\ => \generate_clause_modules[56].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_36\ => \generate_clause_modules[55].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_37\ => \generate_clause_modules[54].clauseModule_n_3\,
      \variable_1_assignment_reg[0]_38\ => \generate_clause_modules[53].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_39\ => \generate_clause_modules[52].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_4\ => \generate_clause_modules[86].clauseModule_n_7\,
      \variable_1_assignment_reg[0]_40\ => \generate_clause_modules[51].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_41\ => \generate_clause_modules[50].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_42\ => \generate_clause_modules[49].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_43\ => \generate_clause_modules[48].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_44\ => \generate_clause_modules[47].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_45\ => \generate_clause_modules[46].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_46\ => \generate_clause_modules[45].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_47\ => \generate_clause_modules[44].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_48\ => \generate_clause_modules[43].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_49\ => \generate_clause_modules[42].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_5\ => \generate_clause_modules[85].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_50\ => \generate_clause_modules[41].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_51\ => \generate_clause_modules[40].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_52\ => \generate_clause_modules[39].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_53\ => \generate_clause_modules[38].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_54\ => \generate_clause_modules[37].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_55\ => \generate_clause_modules[36].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_56\ => \generate_clause_modules[35].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_57\ => \generate_clause_modules[34].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_58\ => \generate_clause_modules[33].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_59\ => \generate_clause_modules[32].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_6\ => \generate_clause_modules[84].clauseModule_n_4\,
      \variable_1_assignment_reg[0]_60\ => \generate_clause_modules[31].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_61\ => \generate_clause_modules[30].clauseModule_n_5\,
      \variable_1_assignment_reg[0]_62\ => \generate_clause_modules[29].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_63\ => \generate_clause_modules[28].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_64\ => \generate_clause_modules[27].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_65\ => \generate_clause_modules[26].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_66\ => \generate_clause_modules[25].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_67\ => \generate_clause_modules[24].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_68\ => \generate_clause_modules[23].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_69\ => \generate_clause_modules[22].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_7\ => \generate_clause_modules[83].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_70\ => \generate_clause_modules[21].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_71\ => \generate_clause_modules[20].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_72\ => \generate_clause_modules[19].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_73\ => \generate_clause_modules[18].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_74\ => \generate_clause_modules[17].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_75\ => \generate_clause_modules[16].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_76\ => \generate_clause_modules[15].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_77\ => \generate_clause_modules[14].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_78\ => \generate_clause_modules[13].clauseModule_n_11\,
      \variable_1_assignment_reg[0]_79\ => \generate_clause_modules[12].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_8\ => \generate_clause_modules[82].clauseModule_n_6\,
      \variable_1_assignment_reg[0]_80\ => \generate_clause_modules[11].clauseModule_n_12\,
      \variable_1_assignment_reg[0]_81\ => \generate_clause_modules[10].clauseModule_n_15\,
      \variable_1_assignment_reg[0]_82\ => \generate_clause_modules[9].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_83\ => \generate_clause_modules[8].clauseModule_n_9\,
      \variable_1_assignment_reg[0]_84\ => \generate_clause_modules[7].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_85\ => \generate_clause_modules[6].clauseModule_n_8\,
      \variable_1_assignment_reg[0]_86\ => \generate_clause_modules[5].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_87\ => \generate_clause_modules[4].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_88\ => \generate_clause_modules[3].clauseModule_n_13\,
      \variable_1_assignment_reg[0]_89\ => \generate_clause_modules[2].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_9\ => \generate_clause_modules[81].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_90\ => \generate_clause_modules[1].clauseModule_n_10\,
      \variable_1_assignment_reg[0]_91\ => \generate_clause_modules[0].clauseModule_n_7\,
      \variable_2_assignment[1]_i_2__23_0\(4) => \generate_clause_modules[48].clauseModule_n_8\,
      \variable_2_assignment[1]_i_2__23_0\(3) => \generate_clause_modules[48].clauseModule_n_9\,
      \variable_2_assignment[1]_i_2__23_0\(2) => \generate_clause_modules[48].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__23_0\(1) => \generate_clause_modules[48].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__23_0\(0) => \generate_clause_modules[48].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__24_0\(4) => \generate_clause_modules[52].clauseModule_n_7\,
      \variable_2_assignment[1]_i_2__24_0\(3) => \generate_clause_modules[52].clauseModule_n_8\,
      \variable_2_assignment[1]_i_2__24_0\(2) => \generate_clause_modules[52].clauseModule_n_9\,
      \variable_2_assignment[1]_i_2__24_0\(1) => \generate_clause_modules[52].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__24_0\(0) => \generate_clause_modules[52].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__28_0\(4) => \generate_clause_modules[68].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__28_0\(3) => \generate_clause_modules[68].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__28_0\(2) => \generate_clause_modules[68].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__28_0\(1) => \generate_clause_modules[68].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__28_0\(0) => \generate_clause_modules[68].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__34_0\(4) => \generate_clause_modules[77].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__34_0\(3) => \generate_clause_modules[77].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__34_0\(2) => \generate_clause_modules[77].clauseModule_n_15\,
      \variable_2_assignment[1]_i_2__34_0\(1) => \generate_clause_modules[77].clauseModule_n_16\,
      \variable_2_assignment[1]_i_2__34_0\(0) => \generate_clause_modules[77].clauseModule_n_17\,
      \variable_2_assignment[1]_i_2__35_0\(4) => \generate_clause_modules[80].clauseModule_n_8\,
      \variable_2_assignment[1]_i_2__35_0\(3) => \generate_clause_modules[80].clauseModule_n_9\,
      \variable_2_assignment[1]_i_2__35_0\(2) => \generate_clause_modules[80].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__35_0\(1) => \generate_clause_modules[80].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__35_0\(0) => \generate_clause_modules[80].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__39_0\(4) => \generate_clause_modules[89].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__39_0\(3) => \generate_clause_modules[89].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__39_0\(2) => \generate_clause_modules[89].clauseModule_n_15\,
      \variable_2_assignment[1]_i_2__39_0\(1) => \generate_clause_modules[89].clauseModule_n_16\,
      \variable_2_assignment[1]_i_2__39_0\(0) => \generate_clause_modules[89].clauseModule_n_17\,
      \variable_2_assignment[1]_i_2__43_0\(4) => \generate_clause_modules[6].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__43_0\(3) => \generate_clause_modules[6].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__43_0\(2) => \generate_clause_modules[6].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__43_0\(1) => \generate_clause_modules[6].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__43_0\(0) => \generate_clause_modules[6].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__48_0\(4) => \generate_clause_modules[31].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__48_0\(3) => \generate_clause_modules[31].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__48_0\(2) => \generate_clause_modules[31].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__48_0\(1) => \generate_clause_modules[31].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__48_0\(0) => \generate_clause_modules[31].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__4_0\(4) => \generate_clause_modules[13].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__4_0\(3) => \generate_clause_modules[13].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__4_0\(2) => \generate_clause_modules[13].clauseModule_n_15\,
      \variable_2_assignment[1]_i_2__4_0\(1) => \generate_clause_modules[13].clauseModule_n_16\,
      \variable_2_assignment[1]_i_2__4_0\(0) => \generate_clause_modules[13].clauseModule_n_17\,
      \variable_2_assignment[1]_i_2__52_0\(4) => \generate_clause_modules[47].clauseModule_n_15\,
      \variable_2_assignment[1]_i_2__52_0\(3) => \generate_clause_modules[47].clauseModule_n_16\,
      \variable_2_assignment[1]_i_2__52_0\(2) => \generate_clause_modules[47].clauseModule_n_17\,
      \variable_2_assignment[1]_i_2__52_0\(1) => \generate_clause_modules[47].clauseModule_n_18\,
      \variable_2_assignment[1]_i_2__52_0\(0) => \generate_clause_modules[47].clauseModule_n_19\,
      \variable_2_assignment[1]_i_2__61_0\(4) => \generate_clause_modules[62].clauseModule_n_8\,
      \variable_2_assignment[1]_i_2__61_0\(3) => \generate_clause_modules[62].clauseModule_n_9\,
      \variable_2_assignment[1]_i_2__61_0\(2) => \generate_clause_modules[62].clauseModule_n_10\,
      \variable_2_assignment[1]_i_2__61_0\(1) => \generate_clause_modules[62].clauseModule_n_11\,
      \variable_2_assignment[1]_i_2__61_0\(0) => \generate_clause_modules[62].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__7_0\(4) => \generate_clause_modules[22].clauseModule_n_12\,
      \variable_2_assignment[1]_i_2__7_0\(3) => \generate_clause_modules[22].clauseModule_n_13\,
      \variable_2_assignment[1]_i_2__7_0\(2) => \generate_clause_modules[22].clauseModule_n_14\,
      \variable_2_assignment[1]_i_2__7_0\(1) => \generate_clause_modules[22].clauseModule_n_15\,
      \variable_2_assignment[1]_i_2__7_0\(0) => \generate_clause_modules[22].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3_0\(4) => \generate_clause_modules[90].clauseModule_n_19\,
      \variable_2_assignment[1]_i_3_0\(3) => \generate_clause_modules[90].clauseModule_n_20\,
      \variable_2_assignment[1]_i_3_0\(2) => \generate_clause_modules[90].clauseModule_n_21\,
      \variable_2_assignment[1]_i_3_0\(1) => \generate_clause_modules[90].clauseModule_n_22\,
      \variable_2_assignment[1]_i_3_0\(0) => \generate_clause_modules[90].clauseModule_n_23\,
      \variable_2_assignment[1]_i_3__11_0\(4) => \generate_clause_modules[78].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__11_0\(3) => \generate_clause_modules[78].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__11_0\(2) => \generate_clause_modules[78].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__11_0\(1) => \generate_clause_modules[78].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__11_0\(0) => \generate_clause_modules[78].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__13_0\(4) => \generate_clause_modules[76].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__13_0\(3) => \generate_clause_modules[76].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__13_0\(2) => \generate_clause_modules[76].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__13_0\(1) => \generate_clause_modules[76].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__13_0\(0) => \generate_clause_modules[76].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__14_0\(4) => \generate_clause_modules[75].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__14_0\(3) => \generate_clause_modules[75].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__14_0\(2) => \generate_clause_modules[75].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__14_0\(1) => \generate_clause_modules[75].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__14_0\(0) => \generate_clause_modules[75].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__15_0\(4) => \generate_clause_modules[74].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__15_0\(3) => \generate_clause_modules[74].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__15_0\(2) => \generate_clause_modules[74].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__15_0\(1) => \generate_clause_modules[74].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__15_0\(0) => \generate_clause_modules[74].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__16_0\(4) => \generate_clause_modules[73].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__16_0\(3) => \generate_clause_modules[73].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__16_0\(2) => \generate_clause_modules[73].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__16_0\(1) => \generate_clause_modules[73].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__16_0\(0) => \generate_clause_modules[73].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__17_0\(4) => \generate_clause_modules[72].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__17_0\(3) => \generate_clause_modules[72].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__17_0\(2) => \generate_clause_modules[72].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__17_0\(1) => \generate_clause_modules[72].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__17_0\(0) => \generate_clause_modules[72].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__18_0\(4) => \generate_clause_modules[71].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__18_0\(3) => \generate_clause_modules[71].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__18_0\(2) => \generate_clause_modules[71].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__18_0\(1) => \generate_clause_modules[71].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__18_0\(0) => \generate_clause_modules[71].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__19_0\(4) => \generate_clause_modules[70].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__19_0\(3) => \generate_clause_modules[70].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__19_0\(2) => \generate_clause_modules[70].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__19_0\(1) => \generate_clause_modules[70].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__19_0\(0) => \generate_clause_modules[70].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__1_0\(4) => \generate_clause_modules[88].clauseModule_n_7\,
      \variable_2_assignment[1]_i_3__1_0\(3) => \generate_clause_modules[88].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__1_0\(2) => \generate_clause_modules[88].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__1_0\(1) => \generate_clause_modules[88].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__1_0\(0) => \generate_clause_modules[88].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__22_0\(4) => \generate_clause_modules[67].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__22_0\(3) => \generate_clause_modules[67].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__22_0\(2) => \generate_clause_modules[67].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__22_0\(1) => \generate_clause_modules[67].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__22_0\(0) => \generate_clause_modules[67].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__23_0\(4) => \generate_clause_modules[66].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__23_0\(3) => \generate_clause_modules[66].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__23_0\(2) => \generate_clause_modules[66].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__23_0\(1) => \generate_clause_modules[66].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__23_0\(0) => \generate_clause_modules[66].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__24_0\(4) => \generate_clause_modules[65].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__24_0\(3) => \generate_clause_modules[65].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__24_0\(2) => \generate_clause_modules[65].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__24_0\(1) => \generate_clause_modules[65].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__24_0\(0) => \generate_clause_modules[65].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__26_0\(4) => \generate_clause_modules[63].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__26_0\(3) => \generate_clause_modules[63].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__26_0\(2) => \generate_clause_modules[63].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__26_0\(1) => \generate_clause_modules[63].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__26_0\(0) => \generate_clause_modules[63].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__28_0\(4) => \generate_clause_modules[61].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__28_0\(3) => \generate_clause_modules[61].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__28_0\(2) => \generate_clause_modules[61].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__28_0\(1) => \generate_clause_modules[61].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__28_0\(0) => \generate_clause_modules[61].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__29_0\(4) => \generate_clause_modules[60].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__29_0\(3) => \generate_clause_modules[60].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__29_0\(2) => \generate_clause_modules[60].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__29_0\(1) => \generate_clause_modules[60].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__29_0\(0) => \generate_clause_modules[60].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__30_0\(4) => \generate_clause_modules[59].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__30_0\(3) => \generate_clause_modules[59].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__30_0\(2) => \generate_clause_modules[59].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__30_0\(1) => \generate_clause_modules[59].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__30_0\(0) => \generate_clause_modules[59].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__31_0\(4) => \generate_clause_modules[58].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__31_0\(3) => \generate_clause_modules[58].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__31_0\(2) => \generate_clause_modules[58].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__31_0\(1) => \generate_clause_modules[58].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__31_0\(0) => \generate_clause_modules[58].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__32_0\(4) => \generate_clause_modules[57].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__32_0\(3) => \generate_clause_modules[57].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__32_0\(2) => \generate_clause_modules[57].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__32_0\(1) => \generate_clause_modules[57].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__32_0\(0) => \generate_clause_modules[57].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__33_0\(4) => \generate_clause_modules[56].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__33_0\(3) => \generate_clause_modules[56].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__33_0\(2) => \generate_clause_modules[56].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__33_0\(1) => \generate_clause_modules[56].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__33_0\(0) => \generate_clause_modules[56].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__34_0\(4) => \generate_clause_modules[55].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__34_0\(3) => \generate_clause_modules[55].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__34_0\(2) => \generate_clause_modules[55].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__34_0\(1) => \generate_clause_modules[55].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__34_0\(0) => \generate_clause_modules[55].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__35_0\(4) => \generate_clause_modules[54].clauseModule_n_6\,
      \variable_2_assignment[1]_i_3__35_0\(3) => \generate_clause_modules[54].clauseModule_n_7\,
      \variable_2_assignment[1]_i_3__35_0\(2) => \generate_clause_modules[54].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__35_0\(1) => \generate_clause_modules[54].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__35_0\(0) => \generate_clause_modules[54].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__36_0\(4) => \generate_clause_modules[53].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__36_0\(3) => \generate_clause_modules[53].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__36_0\(2) => \generate_clause_modules[53].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__36_0\(1) => \generate_clause_modules[53].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__36_0\(0) => \generate_clause_modules[53].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__38_0\(4) => \generate_clause_modules[51].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__38_0\(3) => \generate_clause_modules[51].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__38_0\(2) => \generate_clause_modules[51].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__38_0\(1) => \generate_clause_modules[51].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__38_0\(0) => \generate_clause_modules[51].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__39_0\(4) => \generate_clause_modules[50].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__39_0\(3) => \generate_clause_modules[50].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__39_0\(2) => \generate_clause_modules[50].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__39_0\(1) => \generate_clause_modules[50].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__39_0\(0) => \generate_clause_modules[50].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__3_0\(4) => \generate_clause_modules[86].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__3_0\(3) => \generate_clause_modules[86].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__3_0\(2) => \generate_clause_modules[86].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__3_0\(1) => \generate_clause_modules[86].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__3_0\(0) => \generate_clause_modules[86].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__40_0\(4) => \generate_clause_modules[49].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__40_0\(3) => \generate_clause_modules[49].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__40_0\(2) => \generate_clause_modules[49].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__40_0\(1) => \generate_clause_modules[49].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__40_0\(0) => \generate_clause_modules[49].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__43_0\(4) => \generate_clause_modules[46].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__43_0\(3) => \generate_clause_modules[46].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__43_0\(2) => \generate_clause_modules[46].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__43_0\(1) => \generate_clause_modules[46].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__43_0\(0) => \generate_clause_modules[46].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__44_0\(4) => \generate_clause_modules[45].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__44_0\(3) => \generate_clause_modules[45].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__44_0\(2) => \generate_clause_modules[45].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__44_0\(1) => \generate_clause_modules[45].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__44_0\(0) => \generate_clause_modules[45].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__45_0\(4) => \generate_clause_modules[44].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__45_0\(3) => \generate_clause_modules[44].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__45_0\(2) => \generate_clause_modules[44].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__45_0\(1) => \generate_clause_modules[44].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__45_0\(0) => \generate_clause_modules[44].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__46_0\(4) => \generate_clause_modules[43].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__46_0\(3) => \generate_clause_modules[43].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__46_0\(2) => \generate_clause_modules[43].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__46_0\(1) => \generate_clause_modules[43].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__46_0\(0) => \generate_clause_modules[43].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__47_0\(4) => \generate_clause_modules[42].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__47_0\(3) => \generate_clause_modules[42].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__47_0\(2) => \generate_clause_modules[42].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__47_0\(1) => \generate_clause_modules[42].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__47_0\(0) => \generate_clause_modules[42].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__48_0\(4) => \generate_clause_modules[41].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__48_0\(3) => \generate_clause_modules[41].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__48_0\(2) => \generate_clause_modules[41].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__48_0\(1) => \generate_clause_modules[41].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__48_0\(0) => \generate_clause_modules[41].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__49_0\(4) => \generate_clause_modules[40].clauseModule_n_7\,
      \variable_2_assignment[1]_i_3__49_0\(3) => \generate_clause_modules[40].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__49_0\(2) => \generate_clause_modules[40].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__49_0\(1) => \generate_clause_modules[40].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__49_0\(0) => \generate_clause_modules[40].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__4_0\(4) => \generate_clause_modules[85].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__4_0\(3) => \generate_clause_modules[85].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__4_0\(2) => \generate_clause_modules[85].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__4_0\(1) => \generate_clause_modules[85].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__4_0\(0) => \generate_clause_modules[85].clauseModule_n_19\,
      \variable_2_assignment[1]_i_3__50_0\(4) => \generate_clause_modules[39].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__50_0\(3) => \generate_clause_modules[39].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__50_0\(2) => \generate_clause_modules[39].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__50_0\(1) => \generate_clause_modules[39].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__50_0\(0) => \generate_clause_modules[39].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__51_0\(4) => \generate_clause_modules[38].clauseModule_n_7\,
      \variable_2_assignment[1]_i_3__51_0\(3) => \generate_clause_modules[38].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__51_0\(2) => \generate_clause_modules[38].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__51_0\(1) => \generate_clause_modules[38].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__51_0\(0) => \generate_clause_modules[38].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__52_0\(4) => \generate_clause_modules[37].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__52_0\(3) => \generate_clause_modules[37].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__52_0\(2) => \generate_clause_modules[37].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__52_0\(1) => \generate_clause_modules[37].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__52_0\(0) => \generate_clause_modules[37].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__53_0\(4) => \generate_clause_modules[36].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__53_0\(3) => \generate_clause_modules[36].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__53_0\(2) => \generate_clause_modules[36].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__53_0\(1) => \generate_clause_modules[36].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__53_0\(0) => \generate_clause_modules[36].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__54_0\(4) => \generate_clause_modules[35].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__54_0\(3) => \generate_clause_modules[35].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__54_0\(2) => \generate_clause_modules[35].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__54_0\(1) => \generate_clause_modules[35].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__54_0\(0) => \generate_clause_modules[35].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__55_0\(4) => \generate_clause_modules[34].clauseModule_n_7\,
      \variable_2_assignment[1]_i_3__55_0\(3) => \generate_clause_modules[34].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__55_0\(2) => \generate_clause_modules[34].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__55_0\(1) => \generate_clause_modules[34].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__55_0\(0) => \generate_clause_modules[34].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__56_0\(4) => \generate_clause_modules[33].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__56_0\(3) => \generate_clause_modules[33].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__56_0\(2) => \generate_clause_modules[33].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__56_0\(1) => \generate_clause_modules[33].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__56_0\(0) => \generate_clause_modules[33].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__57_0\(4) => \generate_clause_modules[32].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__57_0\(3) => \generate_clause_modules[32].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__57_0\(2) => \generate_clause_modules[32].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__57_0\(1) => \generate_clause_modules[32].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__57_0\(0) => \generate_clause_modules[32].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__59_0\(4) => \generate_clause_modules[30].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__59_0\(3) => \generate_clause_modules[30].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__59_0\(2) => \generate_clause_modules[30].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__59_0\(1) => \generate_clause_modules[30].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__59_0\(0) => \generate_clause_modules[30].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__5_0\(4) => \generate_clause_modules[84].clauseModule_n_7\,
      \variable_2_assignment[1]_i_3__5_0\(3) => \generate_clause_modules[84].clauseModule_n_8\,
      \variable_2_assignment[1]_i_3__5_0\(2) => \generate_clause_modules[84].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__5_0\(1) => \generate_clause_modules[84].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__5_0\(0) => \generate_clause_modules[84].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__60_0\(4) => \generate_clause_modules[29].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__60_0\(3) => \generate_clause_modules[29].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__60_0\(2) => \generate_clause_modules[29].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__60_0\(1) => \generate_clause_modules[29].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__60_0\(0) => \generate_clause_modules[29].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__61_0\(4) => \generate_clause_modules[28].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__61_0\(3) => \generate_clause_modules[28].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__61_0\(2) => \generate_clause_modules[28].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__61_0\(1) => \generate_clause_modules[28].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__61_0\(0) => \generate_clause_modules[28].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__62_0\(4) => \generate_clause_modules[27].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__62_0\(3) => \generate_clause_modules[27].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__62_0\(2) => \generate_clause_modules[27].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__62_0\(1) => \generate_clause_modules[27].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__62_0\(0) => \generate_clause_modules[27].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__63_0\(4) => \generate_clause_modules[26].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__63_0\(3) => \generate_clause_modules[26].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__63_0\(2) => \generate_clause_modules[26].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__63_0\(1) => \generate_clause_modules[26].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__63_0\(0) => \generate_clause_modules[26].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__64_0\(4) => \generate_clause_modules[25].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__64_0\(3) => \generate_clause_modules[25].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__64_0\(2) => \generate_clause_modules[25].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__64_0\(1) => \generate_clause_modules[25].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__64_0\(0) => \generate_clause_modules[25].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__65_0\(4) => \generate_clause_modules[24].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__65_0\(3) => \generate_clause_modules[24].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__65_0\(2) => \generate_clause_modules[24].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__65_0\(1) => \generate_clause_modules[24].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__65_0\(0) => \generate_clause_modules[24].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__66_0\(4) => \generate_clause_modules[23].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__66_0\(3) => \generate_clause_modules[23].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__66_0\(2) => \generate_clause_modules[23].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__66_0\(1) => \generate_clause_modules[23].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__66_0\(0) => \generate_clause_modules[23].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__68_0\(4) => \generate_clause_modules[21].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__68_0\(3) => \generate_clause_modules[21].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__68_0\(2) => \generate_clause_modules[21].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__68_0\(1) => \generate_clause_modules[21].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__68_0\(0) => \generate_clause_modules[21].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__69_0\(4) => \generate_clause_modules[20].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__69_0\(3) => \generate_clause_modules[20].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__69_0\(2) => \generate_clause_modules[20].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__69_0\(1) => \generate_clause_modules[20].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__69_0\(0) => \generate_clause_modules[20].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__71_0\(4) => \generate_clause_modules[18].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__71_0\(3) => \generate_clause_modules[18].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__71_0\(2) => \generate_clause_modules[18].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__71_0\(1) => \generate_clause_modules[18].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__71_0\(0) => \generate_clause_modules[18].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__72_0\(4) => \generate_clause_modules[17].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__72_0\(3) => \generate_clause_modules[17].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__72_0\(2) => \generate_clause_modules[17].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__72_0\(1) => \generate_clause_modules[17].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__72_0\(0) => \generate_clause_modules[17].clauseModule_n_19\,
      \variable_2_assignment[1]_i_3__73_0\(4) => \generate_clause_modules[16].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__73_0\(3) => \generate_clause_modules[16].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__73_0\(2) => \generate_clause_modules[16].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__73_0\(1) => \generate_clause_modules[16].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__73_0\(0) => \generate_clause_modules[16].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__75_0\(4) => \generate_clause_modules[14].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__75_0\(3) => \generate_clause_modules[14].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__75_0\(2) => \generate_clause_modules[14].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__75_0\(1) => \generate_clause_modules[14].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__75_0\(0) => \generate_clause_modules[14].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__77_0\(4) => \generate_clause_modules[12].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__77_0\(3) => \generate_clause_modules[12].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__77_0\(2) => \generate_clause_modules[12].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__77_0\(1) => \generate_clause_modules[12].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__77_0\(0) => \generate_clause_modules[12].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__78_0\(4) => \generate_clause_modules[11].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__78_0\(3) => \generate_clause_modules[11].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__78_0\(2) => \generate_clause_modules[11].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__78_0\(1) => \generate_clause_modules[11].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__78_0\(0) => \generate_clause_modules[11].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__79_0\(4) => \generate_clause_modules[10].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__79_0\(3) => \generate_clause_modules[10].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__79_0\(2) => \generate_clause_modules[10].clauseModule_n_19\,
      \variable_2_assignment[1]_i_3__79_0\(1) => \generate_clause_modules[10].clauseModule_n_20\,
      \variable_2_assignment[1]_i_3__79_0\(0) => \generate_clause_modules[10].clauseModule_n_21\,
      \variable_2_assignment[1]_i_3__7_0\(4) => \generate_clause_modules[82].clauseModule_n_9\,
      \variable_2_assignment[1]_i_3__7_0\(3) => \generate_clause_modules[82].clauseModule_n_10\,
      \variable_2_assignment[1]_i_3__7_0\(2) => \generate_clause_modules[82].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__7_0\(1) => \generate_clause_modules[82].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__7_0\(0) => \generate_clause_modules[82].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__80_0\(4) => \generate_clause_modules[9].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__80_0\(3) => \generate_clause_modules[9].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__80_0\(2) => \generate_clause_modules[9].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__80_0\(1) => \generate_clause_modules[9].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__80_0\(0) => \generate_clause_modules[9].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__81_0\(4) => \generate_clause_modules[8].clauseModule_n_11\,
      \variable_2_assignment[1]_i_3__81_0\(3) => \generate_clause_modules[8].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__81_0\(2) => \generate_clause_modules[8].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__81_0\(1) => \generate_clause_modules[8].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__81_0\(0) => \generate_clause_modules[8].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__84_0\(4) => \generate_clause_modules[5].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__84_0\(3) => \generate_clause_modules[5].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__84_0\(2) => \generate_clause_modules[5].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__84_0\(1) => \generate_clause_modules[5].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__84_0\(0) => \generate_clause_modules[5].clauseModule_n_19\,
      \variable_2_assignment[1]_i_3__85_0\(4) => \generate_clause_modules[4].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__85_0\(3) => \generate_clause_modules[4].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__85_0\(2) => \generate_clause_modules[4].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__85_0\(1) => \generate_clause_modules[4].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__85_0\(0) => \generate_clause_modules[4].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__86_0\(4) => \generate_clause_modules[3].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__86_0\(3) => \generate_clause_modules[3].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__86_0\(2) => \generate_clause_modules[3].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__86_0\(1) => \generate_clause_modules[3].clauseModule_n_18\,
      \variable_2_assignment[1]_i_3__86_0\(0) => \generate_clause_modules[3].clauseModule_n_19\,
      \variable_2_assignment[1]_i_3__87_0\(4) => \generate_clause_modules[2].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__87_0\(3) => \generate_clause_modules[2].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__87_0\(2) => \generate_clause_modules[2].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__87_0\(1) => \generate_clause_modules[2].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__87_0\(0) => \generate_clause_modules[2].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__88_0\(4) => \generate_clause_modules[1].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__88_0\(3) => \generate_clause_modules[1].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__88_0\(2) => \generate_clause_modules[1].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__88_0\(1) => \generate_clause_modules[1].clauseModule_n_16\,
      \variable_2_assignment[1]_i_3__88_0\(0) => \generate_clause_modules[1].clauseModule_n_17\,
      \variable_2_assignment[1]_i_3__8_0\(4) => \generate_clause_modules[81].clauseModule_n_12\,
      \variable_2_assignment[1]_i_3__8_0\(3) => \generate_clause_modules[81].clauseModule_n_13\,
      \variable_2_assignment[1]_i_3__8_0\(2) => \generate_clause_modules[81].clauseModule_n_14\,
      \variable_2_assignment[1]_i_3__8_0\(1) => \generate_clause_modules[81].clauseModule_n_15\,
      \variable_2_assignment[1]_i_3__8_0\(0) => \generate_clause_modules[81].clauseModule_n_16\,
      \variable_2_assignment_reg[0]\ => \broadcast_implication_reg_rep__0_n_0\,
      \variable_2_assignment_reg[0]_0\ => variable_1_polarity_reg,
      \variable_2_assignment_reg[0]_1\ => \generate_clause_modules[90].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_10\ => \generate_clause_modules[81].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_11\ => \generate_clause_modules[80].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_12\ => \generate_clause_modules[79].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_13\ => \generate_clause_modules[78].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_14\ => \generate_clause_modules[77].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_15\ => \generate_clause_modules[76].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_16\ => \generate_clause_modules[75].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_17\ => \generate_clause_modules[74].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_18\ => \generate_clause_modules[73].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_19\ => \generate_clause_modules[72].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_2\ => \generate_clause_modules[89].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_20\ => \generate_clause_modules[71].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_21\ => \generate_clause_modules[70].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_22\ => \generate_clause_modules[69].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_23\ => \generate_clause_modules[68].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_24\ => \generate_clause_modules[67].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_25\ => \generate_clause_modules[66].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_26\ => \generate_clause_modules[65].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_27\ => \generate_clause_modules[64].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_28\ => \generate_clause_modules[63].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_29\ => \generate_clause_modules[62].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_3\ => \generate_clause_modules[88].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_30\ => \generate_clause_modules[61].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_31\ => \generate_clause_modules[60].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_32\ => \generate_clause_modules[59].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_33\ => \generate_clause_modules[58].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_34\ => \generate_clause_modules[57].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_35\ => \generate_clause_modules[56].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_36\ => \generate_clause_modules[55].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_37\ => \generate_clause_modules[54].clauseModule_n_2\,
      \variable_2_assignment_reg[0]_38\ => \generate_clause_modules[53].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_39\ => \generate_clause_modules[52].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_4\ => \generate_clause_modules[87].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_40\ => \generate_clause_modules[51].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_41\ => \generate_clause_modules[50].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_42\ => \generate_clause_modules[49].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_43\ => \generate_clause_modules[48].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_44\ => \generate_clause_modules[47].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_45\ => \generate_clause_modules[46].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_46\ => \generate_clause_modules[45].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_47\ => \generate_clause_modules[44].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_48\ => \generate_clause_modules[43].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_49\ => \generate_clause_modules[42].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_5\ => \generate_clause_modules[86].clauseModule_n_6\,
      \variable_2_assignment_reg[0]_50\ => \generate_clause_modules[41].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_51\ => \generate_clause_modules[40].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_52\ => \generate_clause_modules[39].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_53\ => \generate_clause_modules[38].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_54\ => \generate_clause_modules[37].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_55\ => \generate_clause_modules[36].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_56\ => \generate_clause_modules[35].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_57\ => \generate_clause_modules[34].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_58\ => \generate_clause_modules[33].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_59\ => \generate_clause_modules[32].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_6\ => \generate_clause_modules[85].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_60\ => \generate_clause_modules[31].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_61\ => \generate_clause_modules[30].clauseModule_n_4\,
      \variable_2_assignment_reg[0]_62\ => \generate_clause_modules[29].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_63\ => \generate_clause_modules[28].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_64\ => \generate_clause_modules[27].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_65\ => \generate_clause_modules[26].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_66\ => \generate_clause_modules[25].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_67\ => \generate_clause_modules[24].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_68\ => \generate_clause_modules[23].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_69\ => variable_1_polarity_reg_1,
      \variable_2_assignment_reg[0]_7\ => \generate_clause_modules[84].clauseModule_n_3\,
      \variable_2_assignment_reg[0]_70\ => \generate_clause_modules[22].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_71\ => \generate_clause_modules[21].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_72\ => \generate_clause_modules[20].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_73\ => \generate_clause_modules[19].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_74\ => \generate_clause_modules[18].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_75\ => \generate_clause_modules[17].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_76\ => \generate_clause_modules[16].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_77\ => \generate_clause_modules[15].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_78\ => \generate_clause_modules[14].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_79\ => \generate_clause_modules[13].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_8\ => \generate_clause_modules[83].clauseModule_n_10\,
      \variable_2_assignment_reg[0]_80\ => \generate_clause_modules[12].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_81\ => \generate_clause_modules[11].clauseModule_n_11\,
      \variable_2_assignment_reg[0]_82\ => \generate_clause_modules[10].clauseModule_n_14\,
      \variable_2_assignment_reg[0]_83\ => \generate_clause_modules[9].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_84\ => \generate_clause_modules[8].clauseModule_n_8\,
      \variable_2_assignment_reg[0]_85\ => \generate_clause_modules[7].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_86\ => \generate_clause_modules[6].clauseModule_n_7\,
      \variable_2_assignment_reg[0]_87\ => \generate_clause_modules[5].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_88\ => \generate_clause_modules[4].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_89\ => \generate_clause_modules[3].clauseModule_n_12\,
      \variable_2_assignment_reg[0]_9\ => \generate_clause_modules[82].clauseModule_n_5\,
      \variable_2_assignment_reg[0]_90\ => \generate_clause_modules[2].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_91\ => \generate_clause_modules[1].clauseModule_n_9\,
      \variable_2_assignment_reg[0]_92\ => \generate_clause_modules[0].clauseModule_n_6\,
      \variable_3_assignment[1]_i_2_0\(4) => \generate_clause_modules[2].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2_0\(3) => \generate_clause_modules[2].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2_0\(2) => \generate_clause_modules[2].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2_0\(1) => \generate_clause_modules[2].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2_0\(0) => \generate_clause_modules[2].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__0_0\(4) => \generate_clause_modules[4].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__0_0\(3) => \generate_clause_modules[4].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__0_0\(2) => \generate_clause_modules[4].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__0_0\(1) => \generate_clause_modules[4].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__0_0\(0) => \generate_clause_modules[4].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__1_0\(4) => \generate_clause_modules[17].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__1_0\(3) => \generate_clause_modules[17].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__1_0\(2) => \generate_clause_modules[17].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__1_0\(1) => \generate_clause_modules[17].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__1_0\(0) => \generate_clause_modules[17].clauseModule_n_24\,
      \variable_3_assignment[1]_i_2__2_0\(4) => \generate_clause_modules[51].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__2_0\(3) => \generate_clause_modules[51].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__2_0\(2) => \generate_clause_modules[51].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__2_0\(1) => \generate_clause_modules[51].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__2_0\(0) => \generate_clause_modules[51].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__36_0\ => \generate_clause_modules[44].clauseModule_n_3\,
      \variable_3_assignment[1]_i_2__39_0\ => \generate_clause_modules[47].clauseModule_n_7\,
      \variable_3_assignment[1]_i_2__3_0\(4) => \generate_clause_modules[53].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__3_0\(3) => \generate_clause_modules[53].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__3_0\(2) => \generate_clause_modules[53].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__3_0\(1) => \generate_clause_modules[53].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__3_0\(0) => \generate_clause_modules[53].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__4_0\(4) => \generate_clause_modules[65].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__4_0\(3) => \generate_clause_modules[65].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__4_0\(2) => \generate_clause_modules[65].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__4_0\(1) => \generate_clause_modules[65].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__4_0\(0) => \generate_clause_modules[65].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__57_0\ => \generate_clause_modules[74].clauseModule_n_3\,
      \variable_3_assignment[1]_i_2__5_0\(4) => \generate_clause_modules[78].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__5_0\(3) => \generate_clause_modules[78].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__5_0\(2) => \generate_clause_modules[78].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__5_0\(1) => \generate_clause_modules[78].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__5_0\(0) => \generate_clause_modules[78].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__5_1\(4) => \generate_clause_modules[78].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__5_1\(3) => \generate_clause_modules[78].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__5_1\(2) => \generate_clause_modules[78].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__5_1\(1) => \generate_clause_modules[78].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__5_1\(0) => \generate_clause_modules[78].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__67_0\(4 downto 0) => variable_3_id(4 downto 0),
      \variable_3_assignment[1]_i_2__68_0\(4) => \generate_clause_modules[1].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__68_0\(3) => \generate_clause_modules[1].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__68_0\(2) => \generate_clause_modules[1].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__68_0\(1) => \generate_clause_modules[1].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__68_0\(0) => \generate_clause_modules[1].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__69_0\(4) => \generate_clause_modules[7].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__69_0\(3) => \generate_clause_modules[7].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__69_0\(2) => \generate_clause_modules[7].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__69_0\(1) => \generate_clause_modules[7].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__69_0\(0) => \generate_clause_modules[7].clauseModule_n_24\,
      \variable_3_assignment[1]_i_2__6_0\(4) => \generate_clause_modules[14].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__6_0\(3) => \generate_clause_modules[14].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__6_0\(2) => \generate_clause_modules[14].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__6_0\(1) => \generate_clause_modules[14].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__6_0\(0) => \generate_clause_modules[14].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__70_0\(4) => \generate_clause_modules[11].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__70_0\(3) => \generate_clause_modules[11].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__70_0\(2) => \generate_clause_modules[11].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__70_0\(1) => \generate_clause_modules[11].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__70_0\(0) => \generate_clause_modules[11].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__71_0\(4) => \generate_clause_modules[15].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__71_0\(3) => \generate_clause_modules[15].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__71_0\(2) => \generate_clause_modules[15].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__71_0\(1) => \generate_clause_modules[15].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__71_0\(0) => \generate_clause_modules[15].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__72_0\(4) => \generate_clause_modules[19].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__72_0\(3) => \generate_clause_modules[19].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__72_0\(2) => \generate_clause_modules[19].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__72_0\(1) => \generate_clause_modules[19].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__72_0\(0) => \generate_clause_modules[19].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__73_0\(4) => \generate_clause_modules[21].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__73_0\(3) => \generate_clause_modules[21].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__73_0\(2) => \generate_clause_modules[21].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__73_0\(1) => \generate_clause_modules[21].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__73_0\(0) => \generate_clause_modules[21].clauseModule_n_23\,
      \variable_3_assignment[1]_i_2__74_0\(4) => \generate_clause_modules[36].clauseModule_n_13\,
      \variable_3_assignment[1]_i_2__74_0\(3) => \generate_clause_modules[36].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__74_0\(2) => \generate_clause_modules[36].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__74_0\(1) => \generate_clause_modules[36].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__74_0\(0) => \generate_clause_modules[36].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__75_0\(4) => \generate_clause_modules[39].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__75_0\(3) => \generate_clause_modules[39].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__75_0\(2) => \generate_clause_modules[39].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__75_0\(1) => \generate_clause_modules[39].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__75_0\(0) => \generate_clause_modules[39].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__76_0\(4) => \generate_clause_modules[42].clauseModule_n_13\,
      \variable_3_assignment[1]_i_2__76_0\(3) => \generate_clause_modules[42].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__76_0\(2) => \generate_clause_modules[42].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__76_0\(1) => \generate_clause_modules[42].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__76_0\(0) => \generate_clause_modules[42].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__77_0\(4) => \generate_clause_modules[43].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__77_0\(3) => \generate_clause_modules[43].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__77_0\(2) => \generate_clause_modules[43].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__77_0\(1) => \generate_clause_modules[43].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__77_0\(0) => \generate_clause_modules[43].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__78_0\(4) => \generate_clause_modules[49].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__78_0\(3) => \generate_clause_modules[49].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__78_0\(2) => \generate_clause_modules[49].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__78_0\(1) => \generate_clause_modules[49].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__78_0\(0) => \generate_clause_modules[49].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__79_0\(4) => \generate_clause_modules[59].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__79_0\(3) => \generate_clause_modules[59].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__79_0\(2) => \generate_clause_modules[59].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__79_0\(1) => \generate_clause_modules[59].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__79_0\(0) => \generate_clause_modules[59].clauseModule_n_22\,
      \variable_3_assignment[1]_i_2__80_0\(4) => \generate_clause_modules[64].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__80_0\(3) => \generate_clause_modules[64].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__80_0\(2) => \generate_clause_modules[64].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__80_0\(1) => \generate_clause_modules[64].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__80_0\(0) => \generate_clause_modules[64].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__81_0\(4) => \generate_clause_modules[66].clauseModule_n_13\,
      \variable_3_assignment[1]_i_2__81_0\(3) => \generate_clause_modules[66].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__81_0\(2) => \generate_clause_modules[66].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__81_0\(1) => \generate_clause_modules[66].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__81_0\(0) => \generate_clause_modules[66].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__82_0\(4) => \generate_clause_modules[67].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__82_0\(3) => \generate_clause_modules[67].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__82_0\(2) => \generate_clause_modules[67].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__82_0\(1) => \generate_clause_modules[67].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__82_0\(0) => \generate_clause_modules[67].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__83_0\(4) => \generate_clause_modules[69].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__83_0\(3) => \generate_clause_modules[69].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__83_0\(2) => \generate_clause_modules[69].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__83_0\(1) => \generate_clause_modules[69].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__83_0\(0) => \generate_clause_modules[69].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__84_0\(4) => \generate_clause_modules[79].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__84_0\(3) => \generate_clause_modules[79].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__84_0\(2) => \generate_clause_modules[79].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__84_0\(1) => \generate_clause_modules[79].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__84_0\(0) => \generate_clause_modules[79].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__85_0\(4) => \generate_clause_modules[81].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__85_0\(3) => \generate_clause_modules[81].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__85_0\(2) => \generate_clause_modules[81].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__85_0\(1) => \generate_clause_modules[81].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__85_0\(0) => \generate_clause_modules[81].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__87_0\(4) => \generate_clause_modules[87].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__87_0\(3) => \generate_clause_modules[87].clauseModule_n_18\,
      \variable_3_assignment[1]_i_2__87_0\(2) => \generate_clause_modules[87].clauseModule_n_19\,
      \variable_3_assignment[1]_i_2__87_0\(1) => \generate_clause_modules[87].clauseModule_n_20\,
      \variable_3_assignment[1]_i_2__87_0\(0) => \generate_clause_modules[87].clauseModule_n_21\,
      \variable_3_assignment[1]_i_2__88_0\(4) => \generate_clause_modules[88].clauseModule_n_12\,
      \variable_3_assignment[1]_i_2__88_0\(3) => \generate_clause_modules[88].clauseModule_n_13\,
      \variable_3_assignment[1]_i_2__88_0\(2) => \generate_clause_modules[88].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__88_0\(1) => \generate_clause_modules[88].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__88_0\(0) => \generate_clause_modules[88].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__89_0\(4) => \generate_clause_modules[90].clauseModule_n_14\,
      \variable_3_assignment[1]_i_2__89_0\(3) => \generate_clause_modules[90].clauseModule_n_15\,
      \variable_3_assignment[1]_i_2__89_0\(2) => \generate_clause_modules[90].clauseModule_n_16\,
      \variable_3_assignment[1]_i_2__89_0\(1) => \generate_clause_modules[90].clauseModule_n_17\,
      \variable_3_assignment[1]_i_2__89_0\(0) => \generate_clause_modules[90].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__0_0\(4) => \generate_clause_modules[89].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__0_0\(3) => \generate_clause_modules[89].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__0_0\(2) => \generate_clause_modules[89].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__0_0\(1) => \generate_clause_modules[89].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__0_0\(0) => \generate_clause_modules[89].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__10_0\(4) => \generate_clause_modules[79].clauseModule_n_10\,
      \variable_3_assignment[1]_i_3__10_0\(3) => \generate_clause_modules[79].clauseModule_n_11\,
      \variable_3_assignment[1]_i_3__10_0\(2) => \generate_clause_modules[79].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__10_0\(1) => \generate_clause_modules[79].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__10_0\(0) => \generate_clause_modules[79].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__11_0\(4) => \generate_clause_modules[77].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__11_0\(3) => \generate_clause_modules[77].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__11_0\(2) => \generate_clause_modules[77].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__11_0\(1) => \generate_clause_modules[77].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__11_0\(0) => \generate_clause_modules[77].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__12_0\(4) => \generate_clause_modules[76].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__12_0\(3) => \generate_clause_modules[76].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__12_0\(2) => \generate_clause_modules[76].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__12_0\(1) => \generate_clause_modules[76].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__12_0\(0) => \generate_clause_modules[76].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__13_0\(4) => \generate_clause_modules[75].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__13_0\(3) => \generate_clause_modules[75].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__13_0\(2) => \generate_clause_modules[75].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__13_0\(1) => \generate_clause_modules[75].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__13_0\(0) => \generate_clause_modules[75].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__15_0\(4) => \generate_clause_modules[73].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__15_0\(3) => \generate_clause_modules[73].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__15_0\(2) => \generate_clause_modules[73].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__15_0\(1) => \generate_clause_modules[73].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__15_0\(0) => \generate_clause_modules[73].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__16_0\(4) => \generate_clause_modules[72].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__16_0\(3) => \generate_clause_modules[72].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__16_0\(2) => \generate_clause_modules[72].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__16_0\(1) => \generate_clause_modules[72].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__16_0\(0) => \generate_clause_modules[72].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__17_0\(4) => \generate_clause_modules[71].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__17_0\(3) => \generate_clause_modules[71].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__17_0\(2) => \generate_clause_modules[71].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__17_0\(1) => \generate_clause_modules[71].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__17_0\(0) => \generate_clause_modules[71].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__18_0\(4) => \generate_clause_modules[70].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__18_0\(3) => \generate_clause_modules[70].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__18_0\(2) => \generate_clause_modules[70].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__18_0\(1) => \generate_clause_modules[70].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__18_0\(0) => \generate_clause_modules[70].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__19_0\(4) => \generate_clause_modules[69].clauseModule_n_11\,
      \variable_3_assignment[1]_i_3__19_0\(3) => \generate_clause_modules[69].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__19_0\(2) => \generate_clause_modules[69].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__19_0\(1) => \generate_clause_modules[69].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__19_0\(0) => \generate_clause_modules[69].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__20_0\(4) => \generate_clause_modules[68].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__20_0\(3) => \generate_clause_modules[68].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__20_0\(2) => \generate_clause_modules[68].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__20_0\(1) => \generate_clause_modules[68].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__20_0\(0) => \generate_clause_modules[68].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__24_0\(4) => \generate_clause_modules[64].clauseModule_n_9\,
      \variable_3_assignment[1]_i_3__24_0\(3) => \generate_clause_modules[64].clauseModule_n_10\,
      \variable_3_assignment[1]_i_3__24_0\(2) => \generate_clause_modules[64].clauseModule_n_11\,
      \variable_3_assignment[1]_i_3__24_0\(1) => \generate_clause_modules[64].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__24_0\(0) => \generate_clause_modules[64].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__25_0\(4) => \generate_clause_modules[63].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__25_0\(3) => \generate_clause_modules[63].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__25_0\(2) => \generate_clause_modules[63].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__25_0\(1) => \generate_clause_modules[63].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__25_0\(0) => \generate_clause_modules[63].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__26_0\(4) => \generate_clause_modules[62].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__26_0\(3) => \generate_clause_modules[62].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__26_0\(2) => \generate_clause_modules[62].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__26_0\(1) => \generate_clause_modules[62].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__26_0\(0) => \generate_clause_modules[62].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__27_0\(4) => \generate_clause_modules[61].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__27_0\(3) => \generate_clause_modules[61].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__27_0\(2) => \generate_clause_modules[61].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__27_0\(1) => \generate_clause_modules[61].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__27_0\(0) => \generate_clause_modules[61].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__28_0\(4) => \generate_clause_modules[60].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__28_0\(3) => \generate_clause_modules[60].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__28_0\(2) => \generate_clause_modules[60].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__28_0\(1) => \generate_clause_modules[60].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__28_0\(0) => \generate_clause_modules[60].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__2_0\(4) => \generate_clause_modules[87].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__2_0\(3) => \generate_clause_modules[87].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__2_0\(2) => \generate_clause_modules[87].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__2_0\(1) => \generate_clause_modules[87].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__2_0\(0) => \generate_clause_modules[87].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__30_0\(4) => \generate_clause_modules[58].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__30_0\(3) => \generate_clause_modules[58].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__30_0\(2) => \generate_clause_modules[58].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__30_0\(1) => \generate_clause_modules[58].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__30_0\(0) => \generate_clause_modules[58].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__31_0\(4) => \generate_clause_modules[57].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__31_0\(3) => \generate_clause_modules[57].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__31_0\(2) => \generate_clause_modules[57].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__31_0\(1) => \generate_clause_modules[57].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__31_0\(0) => \generate_clause_modules[57].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__32_0\(4) => \generate_clause_modules[56].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__32_0\(3) => \generate_clause_modules[56].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__32_0\(2) => \generate_clause_modules[56].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__32_0\(1) => \generate_clause_modules[56].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__32_0\(0) => \generate_clause_modules[56].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__33_0\(4) => \generate_clause_modules[55].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__33_0\(3) => \generate_clause_modules[55].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__33_0\(2) => \generate_clause_modules[55].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__33_0\(1) => \generate_clause_modules[55].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__33_0\(0) => \generate_clause_modules[55].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__34_0\(4) => \generate_clause_modules[54].clauseModule_n_11\,
      \variable_3_assignment[1]_i_3__34_0\(3) => \generate_clause_modules[54].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__34_0\(2) => \generate_clause_modules[54].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__34_0\(1) => \generate_clause_modules[54].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__34_0\(0) => \generate_clause_modules[54].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__35_0\(4) => \generate_clause_modules[52].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__35_0\(3) => \generate_clause_modules[52].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__35_0\(2) => \generate_clause_modules[52].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__35_0\(1) => \generate_clause_modules[52].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__35_0\(0) => \generate_clause_modules[52].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__36_0\(4) => \generate_clause_modules[50].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__36_0\(3) => \generate_clause_modules[50].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__36_0\(2) => \generate_clause_modules[50].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__36_0\(1) => \generate_clause_modules[50].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__36_0\(0) => \generate_clause_modules[50].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__38_0\(4) => \generate_clause_modules[48].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__38_0\(3) => \generate_clause_modules[48].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__38_0\(2) => \generate_clause_modules[48].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__38_0\(1) => \generate_clause_modules[48].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__38_0\(0) => \generate_clause_modules[48].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__3_0\(4) => \generate_clause_modules[86].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__3_0\(3) => \generate_clause_modules[86].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__3_0\(2) => \generate_clause_modules[86].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__3_0\(1) => \generate_clause_modules[86].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__3_0\(0) => \generate_clause_modules[86].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__40_0\(4) => \generate_clause_modules[46].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__40_0\(3) => \generate_clause_modules[46].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__40_0\(2) => \generate_clause_modules[46].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__40_0\(1) => \generate_clause_modules[46].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__40_0\(0) => \generate_clause_modules[46].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__41_0\(4) => \generate_clause_modules[45].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__41_0\(3) => \generate_clause_modules[45].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__41_0\(2) => \generate_clause_modules[45].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__41_0\(1) => \generate_clause_modules[45].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__41_0\(0) => \generate_clause_modules[45].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__45_0\(4) => \generate_clause_modules[41].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__45_0\(3) => \generate_clause_modules[41].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__45_0\(2) => \generate_clause_modules[41].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__45_0\(1) => \generate_clause_modules[41].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__45_0\(0) => \generate_clause_modules[41].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__46_0\(4) => \generate_clause_modules[40].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__46_0\(3) => \generate_clause_modules[40].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__46_0\(2) => \generate_clause_modules[40].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__46_0\(1) => \generate_clause_modules[40].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__46_0\(0) => \generate_clause_modules[40].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__48_0\(4) => \generate_clause_modules[38].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__48_0\(3) => \generate_clause_modules[38].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__48_0\(2) => \generate_clause_modules[38].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__48_0\(1) => \generate_clause_modules[38].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__48_0\(0) => \generate_clause_modules[38].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__49_0\(4) => \generate_clause_modules[37].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__49_0\(3) => \generate_clause_modules[37].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__49_0\(2) => \generate_clause_modules[37].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__49_0\(1) => \generate_clause_modules[37].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__49_0\(0) => \generate_clause_modules[37].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__4_0\(4) => \generate_clause_modules[85].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__4_0\(3) => \generate_clause_modules[85].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__4_0\(2) => \generate_clause_modules[85].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__4_0\(1) => \generate_clause_modules[85].clauseModule_n_23\,
      \variable_3_assignment[1]_i_3__4_0\(0) => \generate_clause_modules[85].clauseModule_n_24\,
      \variable_3_assignment[1]_i_3__51_0\(4) => \generate_clause_modules[35].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__51_0\(3) => \generate_clause_modules[35].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__51_0\(2) => \generate_clause_modules[35].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__51_0\(1) => \generate_clause_modules[35].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__51_0\(0) => \generate_clause_modules[35].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__52_0\(4) => \generate_clause_modules[34].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__52_0\(3) => \generate_clause_modules[34].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__52_0\(2) => \generate_clause_modules[34].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__52_0\(1) => \generate_clause_modules[34].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__52_0\(0) => \generate_clause_modules[34].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__53_0\(4) => \generate_clause_modules[33].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__53_0\(3) => \generate_clause_modules[33].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__53_0\(2) => \generate_clause_modules[33].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__53_0\(1) => \generate_clause_modules[33].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__53_0\(0) => \generate_clause_modules[33].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__54_0\(4) => \generate_clause_modules[32].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__54_0\(3) => \generate_clause_modules[32].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__54_0\(2) => \generate_clause_modules[32].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__54_0\(1) => \generate_clause_modules[32].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__54_0\(0) => \generate_clause_modules[32].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__55_0\(4) => \generate_clause_modules[31].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__55_0\(3) => \generate_clause_modules[31].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__55_0\(2) => \generate_clause_modules[31].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__55_0\(1) => \generate_clause_modules[31].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__55_0\(0) => \generate_clause_modules[31].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__56_0\(4) => \generate_clause_modules[30].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__56_0\(3) => \generate_clause_modules[30].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__56_0\(2) => \generate_clause_modules[30].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__56_0\(1) => \generate_clause_modules[30].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__56_0\(0) => \generate_clause_modules[30].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__57_0\(4) => \generate_clause_modules[29].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__57_0\(3) => \generate_clause_modules[29].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__57_0\(2) => \generate_clause_modules[29].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__57_0\(1) => \generate_clause_modules[29].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__57_0\(0) => \generate_clause_modules[29].clauseModule_n_23\,
      \variable_3_assignment[1]_i_3__58_0\(4) => \generate_clause_modules[28].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__58_0\(3) => \generate_clause_modules[28].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__58_0\(2) => \generate_clause_modules[28].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__58_0\(1) => \generate_clause_modules[28].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__58_0\(0) => \generate_clause_modules[28].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__59_0\(4) => \generate_clause_modules[27].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__59_0\(3) => \generate_clause_modules[27].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__59_0\(2) => \generate_clause_modules[27].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__59_0\(1) => \generate_clause_modules[27].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__59_0\(0) => \generate_clause_modules[27].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__5_0\(4) => \generate_clause_modules[84].clauseModule_n_12\,
      \variable_3_assignment[1]_i_3__5_0\(3) => \generate_clause_modules[84].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__5_0\(2) => \generate_clause_modules[84].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__5_0\(1) => \generate_clause_modules[84].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__5_0\(0) => \generate_clause_modules[84].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__60_0\(4) => \generate_clause_modules[26].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__60_0\(3) => \generate_clause_modules[26].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__60_0\(2) => \generate_clause_modules[26].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__60_0\(1) => \generate_clause_modules[26].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__60_0\(0) => \generate_clause_modules[26].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__61_0\(4) => \generate_clause_modules[25].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__61_0\(3) => \generate_clause_modules[25].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__61_0\(2) => \generate_clause_modules[25].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__61_0\(1) => \generate_clause_modules[25].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__61_0\(0) => \generate_clause_modules[25].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__62_0\(4) => \generate_clause_modules[24].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__62_0\(3) => \generate_clause_modules[24].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__62_0\(2) => \generate_clause_modules[24].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__62_0\(1) => \generate_clause_modules[24].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__62_0\(0) => \generate_clause_modules[24].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__63_0\(4) => \generate_clause_modules[23].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__63_0\(3) => \generate_clause_modules[23].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__63_0\(2) => \generate_clause_modules[23].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__63_0\(1) => \generate_clause_modules[23].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__63_0\(0) => \generate_clause_modules[23].clauseModule_n_23\,
      \variable_3_assignment[1]_i_3__64_0\(4) => \generate_clause_modules[22].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__64_0\(3) => \generate_clause_modules[22].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__64_0\(2) => \generate_clause_modules[22].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__64_0\(1) => \generate_clause_modules[22].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__64_0\(0) => \generate_clause_modules[22].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__66_0\(4) => \generate_clause_modules[20].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__66_0\(3) => \generate_clause_modules[20].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__66_0\(2) => \generate_clause_modules[20].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__66_0\(1) => \generate_clause_modules[20].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__66_0\(0) => \generate_clause_modules[20].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__67_0\(4) => \generate_clause_modules[19].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__67_0\(3) => \generate_clause_modules[19].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__67_0\(2) => \generate_clause_modules[19].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__67_0\(1) => \generate_clause_modules[19].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__67_0\(0) => \generate_clause_modules[19].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__68_0\(4) => \generate_clause_modules[18].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__68_0\(3) => \generate_clause_modules[18].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__68_0\(2) => \generate_clause_modules[18].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__68_0\(1) => \generate_clause_modules[18].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__68_0\(0) => \generate_clause_modules[18].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__69_0\(4) => \generate_clause_modules[16].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__69_0\(3) => \generate_clause_modules[16].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__69_0\(2) => \generate_clause_modules[16].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__69_0\(1) => \generate_clause_modules[16].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__69_0\(0) => \generate_clause_modules[16].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__6_0\(4) => \generate_clause_modules[83].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__6_0\(3) => \generate_clause_modules[83].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__6_0\(2) => \generate_clause_modules[83].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__6_0\(1) => \generate_clause_modules[83].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__6_0\(0) => \generate_clause_modules[83].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__6_1\(4) => \generate_clause_modules[83].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__6_1\(3) => \generate_clause_modules[83].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__6_1\(2) => \generate_clause_modules[83].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__6_1\(1) => \generate_clause_modules[83].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__6_1\(0) => \generate_clause_modules[83].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__70_0\(4) => \generate_clause_modules[15].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__70_0\(3) => \generate_clause_modules[15].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__70_0\(2) => \generate_clause_modules[15].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__70_0\(1) => \generate_clause_modules[15].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__70_0\(0) => \generate_clause_modules[15].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__72_0\(4) => \generate_clause_modules[13].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__72_0\(3) => \generate_clause_modules[13].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__72_0\(2) => \generate_clause_modules[13].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__72_0\(1) => \generate_clause_modules[13].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__72_0\(0) => \generate_clause_modules[13].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__73_0\(4) => \generate_clause_modules[12].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__73_0\(3) => \generate_clause_modules[12].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__73_0\(2) => \generate_clause_modules[12].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__73_0\(1) => \generate_clause_modules[12].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__73_0\(0) => \generate_clause_modules[12].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__75_0\(4) => \generate_clause_modules[10].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__75_0\(3) => \generate_clause_modules[10].clauseModule_n_23\,
      \variable_3_assignment[1]_i_3__75_0\(2) => \generate_clause_modules[10].clauseModule_n_24\,
      \variable_3_assignment[1]_i_3__75_0\(1) => \generate_clause_modules[10].clauseModule_n_25\,
      \variable_3_assignment[1]_i_3__75_0\(0) => \generate_clause_modules[10].clauseModule_n_26\,
      \variable_3_assignment[1]_i_3__76_0\(4) => \generate_clause_modules[9].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__76_0\(3) => \generate_clause_modules[9].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__76_0\(2) => \generate_clause_modules[9].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__76_0\(1) => \generate_clause_modules[9].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__76_0\(0) => \generate_clause_modules[9].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__77_0\(4) => \generate_clause_modules[8].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__77_0\(3) => \generate_clause_modules[8].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__77_0\(2) => \generate_clause_modules[8].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__77_0\(1) => \generate_clause_modules[8].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__77_0\(0) => \generate_clause_modules[8].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__78_0\(4) => \generate_clause_modules[7].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__78_0\(3) => \generate_clause_modules[7].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__78_0\(2) => \generate_clause_modules[7].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__78_0\(1) => \generate_clause_modules[7].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__78_0\(0) => \generate_clause_modules[7].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__79_0\(4) => \generate_clause_modules[6].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__79_0\(3) => \generate_clause_modules[6].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__79_0\(2) => \generate_clause_modules[6].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__79_0\(1) => \generate_clause_modules[6].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__79_0\(0) => \generate_clause_modules[6].clauseModule_n_19\,
      \variable_3_assignment[1]_i_3__7_0\(4) => \generate_clause_modules[82].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__7_0\(3) => \generate_clause_modules[82].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__7_0\(2) => \generate_clause_modules[82].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__7_0\(1) => \generate_clause_modules[82].clauseModule_n_17\,
      \variable_3_assignment[1]_i_3__7_0\(0) => \generate_clause_modules[82].clauseModule_n_18\,
      \variable_3_assignment[1]_i_3__80_0\(4) => \generate_clause_modules[5].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__80_0\(3) => \generate_clause_modules[5].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__80_0\(2) => \generate_clause_modules[5].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__80_0\(1) => \generate_clause_modules[5].clauseModule_n_23\,
      \variable_3_assignment[1]_i_3__80_0\(0) => \generate_clause_modules[5].clauseModule_n_24\,
      \variable_3_assignment[1]_i_3__81_0\(4) => \generate_clause_modules[3].clauseModule_n_20\,
      \variable_3_assignment[1]_i_3__81_0\(3) => \generate_clause_modules[3].clauseModule_n_21\,
      \variable_3_assignment[1]_i_3__81_0\(2) => \generate_clause_modules[3].clauseModule_n_22\,
      \variable_3_assignment[1]_i_3__81_0\(1) => \generate_clause_modules[3].clauseModule_n_23\,
      \variable_3_assignment[1]_i_3__81_0\(0) => \generate_clause_modules[3].clauseModule_n_24\,
      \variable_3_assignment[1]_i_3__83_0\(4 downto 0) => variable_2_id(4 downto 0),
      \variable_3_assignment[1]_i_3__9_0\(4) => \generate_clause_modules[80].clauseModule_n_13\,
      \variable_3_assignment[1]_i_3__9_0\(3) => \generate_clause_modules[80].clauseModule_n_14\,
      \variable_3_assignment[1]_i_3__9_0\(2) => \generate_clause_modules[80].clauseModule_n_15\,
      \variable_3_assignment[1]_i_3__9_0\(1) => \generate_clause_modules[80].clauseModule_n_16\,
      \variable_3_assignment[1]_i_3__9_0\(0) => \generate_clause_modules[80].clauseModule_n_17\,
      \variable_3_assignment[1]_i_4__45\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[0]\ => \FSM_sequential_state_reg[1]_rep__1_n_0\,
      \variable_3_assignment_reg[0]_0\ => \FSM_sequential_state_reg[0]_rep__1_n_0\,
      \variable_3_assignment_reg[0]_1\ => \FSM_sequential_state_reg[1]_rep__0_n_0\,
      \variable_3_assignment_reg[0]_10\ => \generate_clause_modules[83].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_11\ => \generate_clause_modules[82].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_12\ => \generate_clause_modules[81].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_13\ => \generate_clause_modules[80].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_14\ => \generate_clause_modules[79].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_15\ => \generate_clause_modules[78].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_16\ => \generate_clause_modules[77].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_17\ => \generate_clause_modules[76].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_18\ => \generate_clause_modules[75].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_19\ => \generate_clause_modules[74].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_2\ => \FSM_sequential_state_reg[0]_rep__0_n_0\,
      \variable_3_assignment_reg[0]_20\ => \generate_clause_modules[73].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_21\ => \generate_clause_modules[72].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_22\ => \generate_clause_modules[71].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_23\ => \generate_clause_modules[70].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_24\ => \generate_clause_modules[69].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_25\ => \generate_clause_modules[68].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_26\ => \generate_clause_modules[67].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_27\ => \generate_clause_modules[66].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_28\ => \generate_clause_modules[65].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_29\ => \generate_clause_modules[64].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_3\ => \generate_clause_modules[90].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_30\ => \generate_clause_modules[63].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_31\ => \generate_clause_modules[62].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_32\ => \generate_clause_modules[61].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_33\ => \generate_clause_modules[60].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_34\ => broadcast_implication_reg_rep_n_0,
      \variable_3_assignment_reg[0]_35\ => \generate_clause_modules[59].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_36\ => \generate_clause_modules[58].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_37\ => \generate_clause_modules[57].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_38\ => \generate_clause_modules[56].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_39\ => \generate_clause_modules[55].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_4\ => \generate_clause_modules[89].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_40\ => \generate_clause_modules[54].clauseModule_n_4\,
      \variable_3_assignment_reg[0]_41\ => \generate_clause_modules[53].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_42\ => \generate_clause_modules[52].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_43\ => \generate_clause_modules[51].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_44\ => \generate_clause_modules[50].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_45\ => \generate_clause_modules[49].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_46\ => \generate_clause_modules[48].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_47\ => \generate_clause_modules[47].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_48\ => \generate_clause_modules[46].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_49\ => \generate_clause_modules[45].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_5\ => \generate_clause_modules[88].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_50\ => \generate_clause_modules[44].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_51\ => \generate_clause_modules[43].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_52\ => \generate_clause_modules[42].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_53\ => \generate_clause_modules[41].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_54\ => \generate_clause_modules[40].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_55\ => \generate_clause_modules[39].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_56\ => \generate_clause_modules[38].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_57\ => \generate_clause_modules[37].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_58\ => \generate_clause_modules[36].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_59\ => \generate_clause_modules[35].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_6\ => \generate_clause_modules[87].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_60\ => \generate_clause_modules[34].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_61\ => \generate_clause_modules[33].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_62\ => \generate_clause_modules[32].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_63\ => \generate_clause_modules[31].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_64\ => \generate_clause_modules[30].clauseModule_n_6\,
      \variable_3_assignment_reg[0]_65\ => \generate_clause_modules[29].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_66\ => \generate_clause_modules[28].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_67\ => \generate_clause_modules[27].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_68\ => \generate_clause_modules[26].clauseModule_n_7\,
      \variable_3_assignment_reg[0]_69\ => \generate_clause_modules[25].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_7\ => \generate_clause_modules[86].clauseModule_n_8\,
      \variable_3_assignment_reg[0]_70\ => \generate_clause_modules[24].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_71\ => \generate_clause_modules[23].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_72\ => \generate_clause_modules[22].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_73\ => \generate_clause_modules[21].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_74\ => \generate_clause_modules[20].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_75\ => \generate_clause_modules[19].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_76\ => \generate_clause_modules[18].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_77\ => \generate_clause_modules[17].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_78\ => \generate_clause_modules[16].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_79\ => \generate_clause_modules[15].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_8\ => \generate_clause_modules[85].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_80\ => \generate_clause_modules[14].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_81\ => \generate_clause_modules[13].clauseModule_n_12\,
      \variable_3_assignment_reg[0]_82\ => \generate_clause_modules[12].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_83\ => \generate_clause_modules[11].clauseModule_n_13\,
      \variable_3_assignment_reg[0]_84\ => \generate_clause_modules[10].clauseModule_n_16\,
      \variable_3_assignment_reg[0]_85\ => \generate_clause_modules[9].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_86\ => \generate_clause_modules[8].clauseModule_n_10\,
      \variable_3_assignment_reg[0]_87\ => \generate_clause_modules[7].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_88\ => \generate_clause_modules[6].clauseModule_n_9\,
      \variable_3_assignment_reg[0]_89\ => \generate_clause_modules[5].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_9\ => \generate_clause_modules[84].clauseModule_n_5\,
      \variable_3_assignment_reg[0]_90\ => \generate_clause_modules[4].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_91\ => \generate_clause_modules[3].clauseModule_n_14\,
      \variable_3_assignment_reg[0]_92\ => \generate_clause_modules[2].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_93\ => \generate_clause_modules[1].clauseModule_n_11\,
      \variable_3_assignment_reg[0]_94\ => \generate_clause_modules[0].clauseModule_n_8\,
      write_to_status_reg => write_to_status_reg
    );
implication_valid_o_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_state_reg[1]_rep_n_0\,
      I2 => \state__0\(2),
      I3 => s01_axi_aresetn,
      O => implication_valid_o_i_3_n_0
    );
implication_valid_o_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_572,
      Q => \^fifo_wr_en\,
      R => '0'
    );
\output_status[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => in3,
      I1 => in4,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => output_status(2)
    );
\output_status[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \output_status[2]_i_5_n_0\
    );
\output_status_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[90].clauseModule_n_8\,
      Q => top_status(0),
      R => '0'
    );
\output_status_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_559,
      Q => top_status(2),
      R => '0'
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => op_code_read,
      I1 => s01_axi_aresetn,
      O => SR(0)
    );
\slv_reg4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => top_status(0),
      I1 => write_to_status_reg,
      I2 => s01_axi_wdata(0),
      O => D(0)
    );
\slv_reg4[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(10),
      I1 => write_to_status_reg,
      O => D(10)
    );
\slv_reg4[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(11),
      I1 => write_to_status_reg,
      O => D(11)
    );
\slv_reg4[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(12),
      I1 => write_to_status_reg,
      O => D(12)
    );
\slv_reg4[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(13),
      I1 => write_to_status_reg,
      O => D(13)
    );
\slv_reg4[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(14),
      I1 => write_to_status_reg,
      O => D(14)
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(1),
      I2 => \slv_reg4_reg[15]\,
      I3 => \slv_reg4_reg[15]_0\,
      I4 => \slv_reg4_reg[15]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(1)
    );
\slv_reg4[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(15),
      I1 => write_to_status_reg,
      O => D(15)
    );
\slv_reg4[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(16),
      I1 => write_to_status_reg,
      O => D(16)
    );
\slv_reg4[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(17),
      I1 => write_to_status_reg,
      O => D(17)
    );
\slv_reg4[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(18),
      I1 => write_to_status_reg,
      O => D(18)
    );
\slv_reg4[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(19),
      I1 => write_to_status_reg,
      O => D(19)
    );
\slv_reg4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(0),
      I2 => \slv_reg4_reg[15]\,
      I3 => \slv_reg4_reg[15]_0\,
      I4 => \slv_reg4_reg[15]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(0)
    );
\slv_reg4[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(1),
      I1 => write_to_status_reg,
      O => D(1)
    );
\slv_reg4[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(20),
      I1 => write_to_status_reg,
      O => D(20)
    );
\slv_reg4[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(21),
      I1 => write_to_status_reg,
      O => D(21)
    );
\slv_reg4[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(22),
      I1 => write_to_status_reg,
      O => D(22)
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(2),
      I2 => \slv_reg4_reg[15]\,
      I3 => \slv_reg4_reg[15]_0\,
      I4 => \slv_reg4_reg[15]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(2)
    );
\slv_reg4[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(23),
      I1 => write_to_status_reg,
      O => D(23)
    );
\slv_reg4[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(24),
      I1 => write_to_status_reg,
      O => D(24)
    );
\slv_reg4[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(25),
      I1 => write_to_status_reg,
      O => D(25)
    );
\slv_reg4[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(26),
      I1 => write_to_status_reg,
      O => D(26)
    );
\slv_reg4[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(27),
      I1 => write_to_status_reg,
      O => D(27)
    );
\slv_reg4[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(28),
      I1 => write_to_status_reg,
      O => D(28)
    );
\slv_reg4[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(29),
      I1 => write_to_status_reg,
      O => D(29)
    );
\slv_reg4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => top_status(2),
      I1 => write_to_status_reg,
      I2 => s01_axi_wdata(2),
      O => D(2)
    );
\slv_reg4[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(30),
      I1 => write_to_status_reg,
      O => D(30)
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => write_to_status_reg,
      I1 => s01_axi_wstrb(3),
      I2 => \slv_reg4_reg[15]\,
      I3 => \slv_reg4_reg[15]_0\,
      I4 => \slv_reg4_reg[15]_1\,
      I5 => \slv_reg_wren__2\,
      O => E(3)
    );
\slv_reg4[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(31),
      I1 => write_to_status_reg,
      O => D(31)
    );
\slv_reg4[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(3),
      I1 => write_to_status_reg,
      O => D(3)
    );
\slv_reg4[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(4),
      I1 => write_to_status_reg,
      O => D(4)
    );
\slv_reg4[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(5),
      I1 => write_to_status_reg,
      O => D(5)
    );
\slv_reg4[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(6),
      I1 => write_to_status_reg,
      O => D(6)
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(7),
      I1 => write_to_status_reg,
      O => D(7)
    );
\slv_reg4[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(8),
      I1 => write_to_status_reg,
      O => D(8)
    );
\slv_reg4[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_wdata(9),
      I1 => write_to_status_reg,
      O => D(9)
    );
start_implication_finder_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \state__0\(2),
      O => start_implication_finder_i_5_n_0
    );
start_implication_finder_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[9].clauseModule_n_30\,
      Q => start_implication_finder_reg_n_0,
      R => '0'
    );
write_status_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_571,
      Q => write_to_status_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_rvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fpga_status_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_bvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__0_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal fifo_implication_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal fifo_rd_en_reg_n_0 : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal \^fpga_status_led\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal implicationFIFO_n_0 : STD_LOGIC;
  signal implicationFIFO_n_1 : STD_LOGIC;
  signal implicationFIFO_n_2 : STD_LOGIC;
  signal implicationFIFO_n_3 : STD_LOGIC;
  signal implicationFIFO_n_4 : STD_LOGIC;
  signal implicationFIFO_n_5 : STD_LOGIC;
  signal implicationFIFO_n_6 : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s01_axi_bvalid\ : STD_LOGIC;
  signal \^s01_axi_rvalid\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal slv_reg5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  signal topModule_n_0 : STD_LOGIC;
  signal topModule_n_1 : STD_LOGIC;
  signal topModule_n_10 : STD_LOGIC;
  signal topModule_n_11 : STD_LOGIC;
  signal topModule_n_12 : STD_LOGIC;
  signal topModule_n_13 : STD_LOGIC;
  signal topModule_n_14 : STD_LOGIC;
  signal topModule_n_15 : STD_LOGIC;
  signal topModule_n_16 : STD_LOGIC;
  signal topModule_n_17 : STD_LOGIC;
  signal topModule_n_18 : STD_LOGIC;
  signal topModule_n_19 : STD_LOGIC;
  signal topModule_n_2 : STD_LOGIC;
  signal topModule_n_20 : STD_LOGIC;
  signal topModule_n_21 : STD_LOGIC;
  signal topModule_n_22 : STD_LOGIC;
  signal topModule_n_23 : STD_LOGIC;
  signal topModule_n_24 : STD_LOGIC;
  signal topModule_n_25 : STD_LOGIC;
  signal topModule_n_26 : STD_LOGIC;
  signal topModule_n_27 : STD_LOGIC;
  signal topModule_n_28 : STD_LOGIC;
  signal topModule_n_29 : STD_LOGIC;
  signal topModule_n_3 : STD_LOGIC;
  signal topModule_n_30 : STD_LOGIC;
  signal topModule_n_31 : STD_LOGIC;
  signal topModule_n_32 : STD_LOGIC;
  signal topModule_n_33 : STD_LOGIC;
  signal topModule_n_34 : STD_LOGIC;
  signal topModule_n_35 : STD_LOGIC;
  signal topModule_n_36 : STD_LOGIC;
  signal topModule_n_37 : STD_LOGIC;
  signal topModule_n_4 : STD_LOGIC;
  signal topModule_n_5 : STD_LOGIC;
  signal topModule_n_6 : STD_LOGIC;
  signal topModule_n_7 : STD_LOGIC;
  signal topModule_n_8 : STD_LOGIC;
  signal topModule_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \axi_awready_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \axi_rvalid_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair351";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep__0\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep__1\ : label is "slv_reg1_reg[0]";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  fpga_status_led(1 downto 0) <= \^fpga_status_led\(1 downto 0);
  s01_axi_bvalid <= \^s01_axi_bvalid\;
  s01_axi_rvalid <= \^s01_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => aw_en_reg_n_0,
      I2 => s01_axi_wvalid,
      I3 => s01_axi_awvalid,
      I4 => s01_axi_bready,
      I5 => \^s01_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => topModule_n_33
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(0),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(1),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(2),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(4),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => topModule_n_33
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => topModule_n_33
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => axi_araddr(4),
      R => topModule_n_33
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => topModule_n_33
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s01_axi_awaddr(0),
      I1 => s01_axi_awvalid,
      I2 => s01_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^axi_awready_reg_0\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s01_axi_awaddr(1),
      I1 => s01_axi_awvalid,
      I2 => s01_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^axi_awready_reg_0\,
      I5 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s01_axi_awaddr(2),
      I1 => s01_axi_awvalid,
      I2 => s01_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^axi_awready_reg_0\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => topModule_n_33
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => topModule_n_33
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => topModule_n_33
    );
\axi_awready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => s01_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => topModule_n_33
    );
\axi_bvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => \^axi_awready_reg_0\,
      I3 => s01_axi_wvalid,
      I4 => s01_axi_bready,
      I5 => \^s01_axi_bvalid\,
      O => \axi_bvalid_i_1__0_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_bvalid_i_1__0_n_0\,
      Q => \^s01_axi_bvalid\,
      R => topModule_n_33
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => axi_araddr(3),
      I3 => \slv_reg1_reg[0]_rep_n_0\,
      I4 => axi_araddr(2),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(0),
      I1 => axi_araddr(3),
      I2 => slv_reg5(0),
      I3 => axi_araddr(2),
      I4 => \^fpga_status_led\(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(10),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[10]_i_2_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => axi_araddr(3),
      I3 => slv_reg1(10),
      I4 => axi_araddr(2),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(11),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[11]_i_2_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => axi_araddr(3),
      I3 => slv_reg1(11),
      I4 => axi_araddr(2),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(12),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[12]_i_2_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => axi_araddr(3),
      I3 => slv_reg1(12),
      I4 => axi_araddr(2),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(13),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[13]_i_2_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => axi_araddr(3),
      I3 => slv_reg1(13),
      I4 => axi_araddr(2),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(14),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[14]_i_2_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => axi_araddr(3),
      I3 => slv_reg1(14),
      I4 => axi_araddr(2),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(15),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[15]_i_2_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => axi_araddr(3),
      I3 => slv_reg1(15),
      I4 => axi_araddr(2),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(16),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[16]_i_2_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => axi_araddr(3),
      I3 => slv_reg1(16),
      I4 => axi_araddr(2),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(17),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[17]_i_2_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => axi_araddr(3),
      I3 => slv_reg1(17),
      I4 => axi_araddr(2),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(18),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[18]_i_2_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => axi_araddr(3),
      I3 => slv_reg1(18),
      I4 => axi_araddr(2),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(19),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[19]_i_2_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => axi_araddr(3),
      I3 => slv_reg1(19),
      I4 => axi_araddr(2),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => axi_araddr(3),
      I3 => slv_reg1(1),
      I4 => axi_araddr(2),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg5(1),
      I3 => axi_araddr(2),
      I4 => \^fpga_status_led\(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(20),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[20]_i_2_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => axi_araddr(3),
      I3 => slv_reg1(20),
      I4 => axi_araddr(2),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(21),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[21]_i_2_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => axi_araddr(3),
      I3 => slv_reg1(21),
      I4 => axi_araddr(2),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(22),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[22]_i_2_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => axi_araddr(3),
      I3 => slv_reg1(22),
      I4 => axi_araddr(2),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(23),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[23]_i_2_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => axi_araddr(3),
      I3 => slv_reg1(23),
      I4 => axi_araddr(2),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(24),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[24]_i_2_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => axi_araddr(3),
      I3 => slv_reg1(24),
      I4 => axi_araddr(2),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(25),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[25]_i_2_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => axi_araddr(3),
      I3 => slv_reg1(25),
      I4 => axi_araddr(2),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(26),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[26]_i_2_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => axi_araddr(3),
      I3 => slv_reg1(26),
      I4 => axi_araddr(2),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(27),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[27]_i_2_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => axi_araddr(3),
      I3 => slv_reg1(27),
      I4 => axi_araddr(2),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(28),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[28]_i_2_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => axi_araddr(3),
      I3 => slv_reg1(28),
      I4 => axi_araddr(2),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(29),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[29]_i_2_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => axi_araddr(3),
      I3 => slv_reg1(29),
      I4 => axi_araddr(2),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(2),
      I4 => axi_araddr(2),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg5(2),
      I3 => axi_araddr(2),
      I4 => slv_reg4(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(30),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[30]_i_2_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => axi_araddr(3),
      I3 => slv_reg1(30),
      I4 => axi_araddr(2),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s01_axi_arvalid,
      I1 => \^s01_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(31),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[31]_i_3_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => axi_araddr(3),
      I3 => slv_reg1(31),
      I4 => axi_araddr(2),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => axi_araddr(3),
      I3 => slv_reg1(3),
      I4 => axi_araddr(2),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg5(3),
      I3 => axi_araddr(2),
      I4 => slv_reg4(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => axi_araddr(3),
      I3 => slv_reg1(4),
      I4 => axi_araddr(2),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg5(4),
      I3 => axi_araddr(2),
      I4 => slv_reg4(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => axi_araddr(3),
      I3 => slv_reg1(5),
      I4 => axi_araddr(2),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg5(5),
      I3 => axi_araddr(2),
      I4 => slv_reg4(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(6),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[6]_i_2_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => axi_araddr(3),
      I3 => slv_reg1(6),
      I4 => axi_araddr(2),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(7),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[7]_i_2_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => axi_araddr(3),
      I3 => slv_reg1(7),
      I4 => axi_araddr(2),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(8),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[8]_i_2_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => axi_araddr(3),
      I3 => slv_reg1(8),
      I4 => axi_araddr(2),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => axi_araddr(3),
      I2 => slv_reg4(9),
      I3 => axi_araddr(2),
      I4 => axi_araddr(4),
      I5 => \axi_rdata[9]_i_2_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => axi_araddr(3),
      I3 => slv_reg1(9),
      I4 => axi_araddr(2),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s01_axi_rdata(0),
      R => topModule_n_33
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => axi_araddr(4)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s01_axi_rdata(10),
      R => topModule_n_33
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s01_axi_rdata(11),
      R => topModule_n_33
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s01_axi_rdata(12),
      R => topModule_n_33
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s01_axi_rdata(13),
      R => topModule_n_33
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s01_axi_rdata(14),
      R => topModule_n_33
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s01_axi_rdata(15),
      R => topModule_n_33
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s01_axi_rdata(16),
      R => topModule_n_33
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s01_axi_rdata(17),
      R => topModule_n_33
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s01_axi_rdata(18),
      R => topModule_n_33
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s01_axi_rdata(19),
      R => topModule_n_33
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s01_axi_rdata(1),
      R => topModule_n_33
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => axi_araddr(4)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s01_axi_rdata(20),
      R => topModule_n_33
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s01_axi_rdata(21),
      R => topModule_n_33
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s01_axi_rdata(22),
      R => topModule_n_33
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s01_axi_rdata(23),
      R => topModule_n_33
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s01_axi_rdata(24),
      R => topModule_n_33
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s01_axi_rdata(25),
      R => topModule_n_33
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s01_axi_rdata(26),
      R => topModule_n_33
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s01_axi_rdata(27),
      R => topModule_n_33
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s01_axi_rdata(28),
      R => topModule_n_33
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s01_axi_rdata(29),
      R => topModule_n_33
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s01_axi_rdata(2),
      R => topModule_n_33
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => axi_araddr(4)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s01_axi_rdata(30),
      R => topModule_n_33
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s01_axi_rdata(31),
      R => topModule_n_33
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s01_axi_rdata(3),
      R => topModule_n_33
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => axi_araddr(4)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s01_axi_rdata(4),
      R => topModule_n_33
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => axi_araddr(4)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s01_axi_rdata(5),
      R => topModule_n_33
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => axi_araddr(4)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s01_axi_rdata(6),
      R => topModule_n_33
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s01_axi_rdata(7),
      R => topModule_n_33
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s01_axi_rdata(8),
      R => topModule_n_33
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s01_axi_rdata(9),
      R => topModule_n_33
    );
\axi_rvalid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s01_axi_arvalid,
      I2 => \^s01_axi_rvalid\,
      I3 => s01_axi_rready,
      O => \axi_rvalid_i_1__0_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_rvalid_i_1__0_n_0\,
      Q => \^s01_axi_rvalid\,
      R => topModule_n_33
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => s01_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => topModule_n_33
    );
fifo_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2222222222222"
    )
        port map (
      I0 => fifo_rd_en_reg_n_0,
      I1 => s01_axi_aresetn,
      I2 => slv_reg_rden,
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => axi_araddr(4),
      O => fifo_rd_en_i_1_n_0
    );
fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => fifo_rd_en_i_1_n_0,
      Q => fifo_rd_en_reg_n_0,
      R => '0'
    );
implicationFIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO
     port map (
      D(5) => implicationFIFO_n_0,
      D(4) => implicationFIFO_n_1,
      D(3) => implicationFIFO_n_2,
      D(2) => implicationFIFO_n_3,
      D(1) => implicationFIFO_n_4,
      D(0) => implicationFIFO_n_5,
      E(0) => implicationFIFO_n_6,
      fifo_wr_en => fifo_wr_en,
      implication_o(5 downto 0) => fifo_implication_in(5 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \writeCounter_reg[0]_0\ => fifo_rd_en_reg_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(3),
      O => \slv_reg0[31]_i_2_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => s01_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg0(0),
      R => topModule_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg0(10),
      R => topModule_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg0(11),
      R => topModule_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg0(12),
      R => topModule_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg0(13),
      R => topModule_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg0(14),
      R => topModule_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg0(15),
      R => topModule_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg0(16),
      R => topModule_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg0(17),
      R => topModule_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg0(18),
      R => topModule_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg0(19),
      R => topModule_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg0(1),
      R => topModule_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg0(20),
      R => topModule_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg0(21),
      R => topModule_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg0(22),
      R => topModule_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg0(23),
      R => topModule_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg0(24),
      R => topModule_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg0(25),
      R => topModule_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg0(26),
      R => topModule_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg0(27),
      R => topModule_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg0(28),
      R => topModule_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg0(29),
      R => topModule_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg0(2),
      R => topModule_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg0(30),
      R => topModule_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[31]_i_2_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg0(31),
      R => topModule_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg0(3),
      R => topModule_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg0(4),
      R => topModule_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg0(5),
      R => topModule_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg0(6),
      R => topModule_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg0(7),
      R => topModule_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg0(8),
      R => topModule_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg0(9),
      R => topModule_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(1),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(2),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(3),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => s01_axi_wstrb(0),
      I4 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg1(0),
      R => topModule_n_33
    );
\slv_reg1_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep_n_0\,
      R => topModule_n_33
    );
\slv_reg1_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep__0_n_0\,
      R => topModule_n_33
    );
\slv_reg1_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep__1_n_0\,
      R => topModule_n_33
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg1(10),
      R => topModule_n_33
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg1(11),
      R => topModule_n_33
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg1(12),
      R => topModule_n_33
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg1(13),
      R => topModule_n_33
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg1(14),
      R => topModule_n_33
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg1(15),
      R => topModule_n_33
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg1(16),
      R => topModule_n_33
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg1(17),
      R => topModule_n_33
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg1(18),
      R => topModule_n_33
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg1(19),
      R => topModule_n_33
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg1(1),
      R => topModule_n_33
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg1(20),
      R => topModule_n_33
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg1(21),
      R => topModule_n_33
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg1(22),
      R => topModule_n_33
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg1(23),
      R => topModule_n_33
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg1(24),
      R => topModule_n_33
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg1(25),
      R => topModule_n_33
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg1(26),
      R => topModule_n_33
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg1(27),
      R => topModule_n_33
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg1(28),
      R => topModule_n_33
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg1(29),
      R => topModule_n_33
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg1(2),
      R => topModule_n_33
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg1(30),
      R => topModule_n_33
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg1(31),
      R => topModule_n_33
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg1(3),
      R => topModule_n_33
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg1(4),
      R => topModule_n_33
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg1(5),
      R => topModule_n_33
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg1(6),
      R => topModule_n_33
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg1(7),
      R => topModule_n_33
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg1(8),
      R => topModule_n_33
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg1(9),
      R => topModule_n_33
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(1),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(2),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(3),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => s01_axi_wstrb(0),
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg2(0),
      R => topModule_n_33
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg2(10),
      R => topModule_n_33
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg2(11),
      R => topModule_n_33
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg2(12),
      R => topModule_n_33
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg2(13),
      R => topModule_n_33
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg2(14),
      R => topModule_n_33
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg2(15),
      R => topModule_n_33
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg2(16),
      R => topModule_n_33
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg2(17),
      R => topModule_n_33
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg2(18),
      R => topModule_n_33
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg2(19),
      R => topModule_n_33
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg2(1),
      R => topModule_n_33
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg2(20),
      R => topModule_n_33
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg2(21),
      R => topModule_n_33
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg2(22),
      R => topModule_n_33
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg2(23),
      R => topModule_n_33
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg2(24),
      R => topModule_n_33
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg2(25),
      R => topModule_n_33
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg2(26),
      R => topModule_n_33
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg2(27),
      R => topModule_n_33
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg2(28),
      R => topModule_n_33
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg2(29),
      R => topModule_n_33
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg2(2),
      R => topModule_n_33
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg2(30),
      R => topModule_n_33
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg2(31),
      R => topModule_n_33
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg2(3),
      R => topModule_n_33
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg2(4),
      R => topModule_n_33
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg2(5),
      R => topModule_n_33
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg2(6),
      R => topModule_n_33
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg2(7),
      R => topModule_n_33
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg2(8),
      R => topModule_n_33
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg2(9),
      R => topModule_n_33
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => s01_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg3(0),
      R => topModule_n_33
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg3(10),
      R => topModule_n_33
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg3(11),
      R => topModule_n_33
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg3(12),
      R => topModule_n_33
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg3(13),
      R => topModule_n_33
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg3(14),
      R => topModule_n_33
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg3(15),
      R => topModule_n_33
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg3(16),
      R => topModule_n_33
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg3(17),
      R => topModule_n_33
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg3(18),
      R => topModule_n_33
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg3(19),
      R => topModule_n_33
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg3(1),
      R => topModule_n_33
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg3(20),
      R => topModule_n_33
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg3(21),
      R => topModule_n_33
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg3(22),
      R => topModule_n_33
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg3(23),
      R => topModule_n_33
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg3(24),
      R => topModule_n_33
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg3(25),
      R => topModule_n_33
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg3(26),
      R => topModule_n_33
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg3(27),
      R => topModule_n_33
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg3(28),
      R => topModule_n_33
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg3(29),
      R => topModule_n_33
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg3(2),
      R => topModule_n_33
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg3(30),
      R => topModule_n_33
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg3(31),
      R => topModule_n_33
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg3(3),
      R => topModule_n_33
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg3(4),
      R => topModule_n_33
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg3(5),
      R => topModule_n_33
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg3(6),
      R => topModule_n_33
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg3(7),
      R => topModule_n_33
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg3(8),
      R => topModule_n_33
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg3(9),
      R => topModule_n_33
    );
\slv_reg4[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => \^axi_awready_reg_0\,
      I3 => s01_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_32,
      Q => \^fpga_status_led\(0),
      R => topModule_n_33
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_22,
      Q => slv_reg4(10),
      R => topModule_n_33
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_21,
      Q => slv_reg4(11),
      R => topModule_n_33
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_20,
      Q => slv_reg4(12),
      R => topModule_n_33
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_19,
      Q => slv_reg4(13),
      R => topModule_n_33
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_18,
      Q => slv_reg4(14),
      R => topModule_n_33
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_17,
      Q => slv_reg4(15),
      R => topModule_n_33
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_16,
      Q => slv_reg4(16),
      R => topModule_n_33
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_15,
      Q => slv_reg4(17),
      R => topModule_n_33
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_14,
      Q => slv_reg4(18),
      R => topModule_n_33
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_13,
      Q => slv_reg4(19),
      R => topModule_n_33
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_31,
      Q => \^fpga_status_led\(1),
      R => topModule_n_33
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_12,
      Q => slv_reg4(20),
      R => topModule_n_33
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_11,
      Q => slv_reg4(21),
      R => topModule_n_33
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_10,
      Q => slv_reg4(22),
      R => topModule_n_33
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_35,
      D => topModule_n_9,
      Q => slv_reg4(23),
      R => topModule_n_33
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_8,
      Q => slv_reg4(24),
      R => topModule_n_33
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_7,
      Q => slv_reg4(25),
      R => topModule_n_33
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_6,
      Q => slv_reg4(26),
      R => topModule_n_33
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_5,
      Q => slv_reg4(27),
      R => topModule_n_33
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_4,
      Q => slv_reg4(28),
      R => topModule_n_33
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_3,
      Q => slv_reg4(29),
      R => topModule_n_33
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_30,
      Q => slv_reg4(2),
      R => topModule_n_33
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_2,
      Q => slv_reg4(30),
      R => topModule_n_33
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_34,
      D => topModule_n_1,
      Q => slv_reg4(31),
      R => topModule_n_33
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_29,
      Q => slv_reg4(3),
      R => topModule_n_33
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_28,
      Q => slv_reg4(4),
      R => topModule_n_33
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_27,
      Q => slv_reg4(5),
      R => topModule_n_33
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_26,
      Q => slv_reg4(6),
      R => topModule_n_33
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_37,
      D => topModule_n_25,
      Q => slv_reg4(7),
      R => topModule_n_33
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_24,
      Q => slv_reg4(8),
      R => topModule_n_33
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => topModule_n_36,
      D => topModule_n_23,
      Q => slv_reg4(9),
      R => topModule_n_33
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_5,
      Q => slv_reg5(0),
      R => topModule_n_33
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_4,
      Q => slv_reg5(1),
      R => topModule_n_33
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_3,
      Q => slv_reg5(2),
      R => topModule_n_33
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_2,
      Q => slv_reg5(3),
      R => topModule_n_33
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_1,
      Q => slv_reg5(4),
      R => topModule_n_33
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => implicationFIFO_n_6,
      D => implicationFIFO_n_0,
      Q => slv_reg5(5),
      R => topModule_n_33
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationFIFO_n_6,
      Q => \^q\(0),
      R => topModule_n_33
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => '1',
      Q => \^q\(1),
      R => topModule_n_33
    );
topModule: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
     port map (
      D(31) => topModule_n_1,
      D(30) => topModule_n_2,
      D(29) => topModule_n_3,
      D(28) => topModule_n_4,
      D(27) => topModule_n_5,
      D(26) => topModule_n_6,
      D(25) => topModule_n_7,
      D(24) => topModule_n_8,
      D(23) => topModule_n_9,
      D(22) => topModule_n_10,
      D(21) => topModule_n_11,
      D(20) => topModule_n_12,
      D(19) => topModule_n_13,
      D(18) => topModule_n_14,
      D(17) => topModule_n_15,
      D(16) => topModule_n_16,
      D(15) => topModule_n_17,
      D(14) => topModule_n_18,
      D(13) => topModule_n_19,
      D(12) => topModule_n_20,
      D(11) => topModule_n_21,
      D(10) => topModule_n_22,
      D(9) => topModule_n_23,
      D(8) => topModule_n_24,
      D(7) => topModule_n_25,
      D(6) => topModule_n_26,
      D(5) => topModule_n_27,
      D(4) => topModule_n_28,
      D(3) => topModule_n_29,
      D(2) => topModule_n_30,
      D(1) => topModule_n_31,
      D(0) => topModule_n_32,
      E(3) => topModule_n_34,
      E(2) => topModule_n_35,
      E(1) => topModule_n_36,
      E(0) => topModule_n_37,
      Q(8 downto 0) => slv_reg0(8 downto 0),
      SR(0) => topModule_n_0,
      fifo_wr_en => fifo_wr_en,
      implication_o(5 downto 0) => fifo_implication_in(5 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => topModule_n_33,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      \slv_reg4_reg[15]\ => \axi_awaddr_reg_n_0_[4]\,
      \slv_reg4_reg[15]_0\ => \axi_awaddr_reg_n_0_[2]\,
      \slv_reg4_reg[15]_1\ => \axi_awaddr_reg_n_0_[3]\,
      \slv_reg_wren__2\ => \slv_reg_wren__2\,
      \variable_1_id_reg[4]\(5 downto 0) => slv_reg1(5 downto 0),
      variable_1_polarity_reg => \slv_reg1_reg[0]_rep_n_0\,
      variable_1_polarity_reg_0 => \slv_reg1_reg[0]_rep__0_n_0\,
      variable_1_polarity_reg_1 => \slv_reg1_reg[0]_rep__1_n_0\,
      \variable_2_id_reg[4]\(5 downto 0) => slv_reg2(5 downto 0),
      \variable_3_id_reg[4]\(5 downto 0) => slv_reg3(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 is
  port (
    axi_arready_reg : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    fpga_status_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    axi_rvalid_reg : out STD_LOGIC;
    axi_wready_reg : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 is
begin
BCP_accelerator_v2_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI
     port map (
      axi_arready_reg_0 => axi_arready_reg,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg_0 => axi_rvalid_reg,
      axi_wready_reg_0 => axi_wready_reg,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
BCP_accelerator_v2_0_S01_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      axi_arready_reg_0 => s01_axi_arready,
      axi_awready_reg_0 => s01_axi_awready,
      axi_wready_reg_0 => s01_axi_wready,
      fpga_status_led(1 downto 0) => fpga_status_led(1 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_araddr(2 downto 0) => s01_axi_araddr(2 downto 0),
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_arvalid => s01_axi_arvalid,
      s01_axi_awaddr(2 downto 0) => s01_axi_awaddr(2 downto 0),
      s01_axi_awvalid => s01_axi_awvalid,
      s01_axi_bready => s01_axi_bready,
      s01_axi_bvalid => s01_axi_bvalid,
      s01_axi_rdata(31 downto 0) => s01_axi_rdata(31 downto 0),
      s01_axi_rready => s01_axi_rready,
      s01_axi_rvalid => s01_axi_rvalid,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      s01_axi_wvalid => s01_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    op_indicator_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fpga_status_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlock : in STD_LOGIC;
    s00_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arlock : in STD_LOGIC;
    s00_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_BCP_accelerator_0_0,BCP_accelerator_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BCP_accelerator_v2_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RLAST";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WLAST";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s01_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S01_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s01_axi_aclk : signal is "XIL_INTERFACENAME S01_AXI_CLK, ASSOCIATED_BUSIF S01_AXI, ASSOCIATED_RESET s01_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S01_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s01_axi_aresetn : signal is "XIL_INTERFACENAME S01_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARREADY";
  attribute X_INTERFACE_INFO of s01_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARVALID";
  attribute X_INTERFACE_INFO of s01_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWREADY";
  attribute X_INTERFACE_INFO of s01_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWVALID";
  attribute X_INTERFACE_INFO of s01_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BREADY";
  attribute X_INTERFACE_INFO of s01_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BVALID";
  attribute X_INTERFACE_INFO of s01_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s01_axi_rready : signal is "XIL_INTERFACENAME S01_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RVALID";
  attribute X_INTERFACE_INFO of s01_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WREADY";
  attribute X_INTERFACE_INFO of s01_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST";
  attribute X_INTERFACE_INFO of s00_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s00_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS";
  attribute X_INTERFACE_INFO of s00_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION";
  attribute X_INTERFACE_INFO of s00_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST";
  attribute X_INTERFACE_INFO of s00_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s00_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS";
  attribute X_INTERFACE_INFO of s00_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION";
  attribute X_INTERFACE_INFO of s00_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of s01_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARADDR";
  attribute X_INTERFACE_INFO of s01_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARPROT";
  attribute X_INTERFACE_INFO of s01_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWADDR";
  attribute X_INTERFACE_INFO of s01_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWPROT";
  attribute X_INTERFACE_INFO of s01_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BRESP";
  attribute X_INTERFACE_INFO of s01_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RDATA";
  attribute X_INTERFACE_INFO of s01_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RRESP";
  attribute X_INTERFACE_INFO of s01_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WDATA";
  attribute X_INTERFACE_INFO of s01_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  s01_axi_bresp(1) <= \<const0>\;
  s01_axi_bresp(0) <= \<const0>\;
  s01_axi_rresp(1) <= \<const0>\;
  s01_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0
     port map (
      Q(1 downto 0) => op_indicator_led(1 downto 0),
      axi_arready_reg => s00_axi_arready,
      axi_awready_reg => s00_axi_awready,
      axi_rvalid_reg => s00_axi_rvalid,
      axi_wready_reg => s00_axi_wready,
      fpga_status_led(1 downto 0) => fpga_status_led(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_araddr(2 downto 0) => s01_axi_araddr(4 downto 2),
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_arready => s01_axi_arready,
      s01_axi_arvalid => s01_axi_arvalid,
      s01_axi_awaddr(2 downto 0) => s01_axi_awaddr(4 downto 2),
      s01_axi_awready => s01_axi_awready,
      s01_axi_awvalid => s01_axi_awvalid,
      s01_axi_bready => s01_axi_bready,
      s01_axi_bvalid => s01_axi_bvalid,
      s01_axi_rdata(31 downto 0) => s01_axi_rdata(31 downto 0),
      s01_axi_rready => s01_axi_rready,
      s01_axi_rvalid => s01_axi_rvalid,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wready => s01_axi_wready,
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      s01_axi_wvalid => s01_axi_wvalid
    );
end STRUCTURE;
