[2025-09-17 18:24:41] START suite=cs trace=classification_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2497104 heartbeat IPC: 4.005 cumulative IPC: 4.005 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4625542 heartbeat IPC: 4.698 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 55 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4625542 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4625542 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13448639 heartbeat IPC: 1.133 cumulative IPC: 1.133 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23850947 heartbeat IPC: 0.9613 cumulative IPC: 1.04 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 35045239 heartbeat IPC: 0.8933 cumulative IPC: 0.9862 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 46849120 heartbeat IPC: 0.8472 cumulative IPC: 0.9473 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 59106657 heartbeat IPC: 0.8158 cumulative IPC: 0.9177 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 72380294 heartbeat IPC: 0.7534 cumulative IPC: 0.8855 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 85979393 heartbeat IPC: 0.7353 cumulative IPC: 0.8604 (Simulation time: 00 hr 09 min 34 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 99681484 heartbeat IPC: 0.7298 cumulative IPC: 0.8416 (Simulation time: 00 hr 10 min 56 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 110217824 heartbeat IPC: 0.9491 cumulative IPC: 0.8523 (Simulation time: 00 hr 12 min 01 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 115695820 cumulative IPC: 0.8643 (Simulation time: 00 hr 12 min 59 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 115695820 cumulative IPC: 0.8643 (Simulation time: 00 hr 12 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8643 instructions: 100000001 cycles: 115695820
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.00664 Average ROB Occupancy at Mispredict: 2.807e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00151
BRANCH_INDIRECT: 0.00425
BRANCH_CONDITIONAL: 0.00088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 467736
LQ_STALL: 11449
SQ_STALL: 93698


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 312.12787
REPLAY_LOAD: 91.91252
NON_REPLAY_LOAD: 9.084754

== Total ==
ADDR_TRANS: 136712
REPLAY_LOAD: 99817
NON_REPLAY_LOAD: 231207

== Counts ==
ADDR_TRANS: 438
REPLAY_LOAD: 1086
NON_REPLAY_LOAD: 25450

cpu0->cpu0_STLB TOTAL        ACCESS:     546289 HIT:     376625 MISS:     169664 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     546289 HIT:     376625 MISS:     169664 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1320691 HIT:     473016 MISS:     847675 MSHR_MERGE:      24858
cpu0->cpu0_L2C LOAD         ACCESS:     641046 HIT:     196154 MISS:     444892 MSHR_MERGE:       1307
cpu0->cpu0_L2C RFO          ACCESS:      44954 HIT:      31034 MISS:      13920 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     193200 HIT:      85030 MISS:     108170 MSHR_MERGE:      23551
cpu0->cpu0_L2C WRITE        ACCESS:      68155 HIT:      67783 MISS:        372 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     373336 HIT:      93015 MISS:     280321 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     137693 ISSUED:     137689 USEFUL:      38515 USELESS:      17089
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6100477 HIT:    6087699 MISS:      12778 MSHR_MERGE:       4474
cpu0->cpu0_L1I LOAD         ACCESS:    6100477 HIT:    6087699 MISS:      12778 MSHR_MERGE:       4474
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 88.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11091796 HIT:    9553720 MISS:    1538076 MSHR_MERGE:     431514
cpu0->cpu0_L1D LOAD         ACCESS:    8872898 HIT:    7937169 MISS:     935729 MSHR_MERGE:     302986
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     230739 HIT:     138464 MISS:      92275 MSHR_MERGE:      36756
cpu0->cpu0_L1D WRITE        ACCESS:    1593791 HIT:    1457551 MISS:     136240 MSHR_MERGE:      91276
cpu0->cpu0_L1D TRANSLATION  ACCESS:     394368 HIT:      20536 MISS:     373832 MSHR_MERGE:        496
cpu0->cpu0_L1D PREFETCH REQUESTED:     248490 ISSUED:     230739 USEFUL:      32034 USELESS:      22543
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 62.98 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5022456 HIT:    5019870 MISS:       2586 MSHR_MERGE:       1526
cpu0->cpu0_ITLB LOAD         ACCESS:    5022456 HIT:    5019870 MISS:       2586 MSHR_MERGE:       1526
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 200.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10388877 HIT:    9673868 MISS:     715009 MSHR_MERGE:     169780
cpu0->cpu0_DTLB LOAD         ACCESS:   10388877 HIT:    9673868 MISS:     715009 MSHR_MERGE:     169780
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 54.44 cycles
cpu0->LLC TOTAL        ACCESS:     851902 HIT:     304896 MISS:     547006 MSHR_MERGE:        516
cpu0->LLC LOAD         ACCESS:     443585 HIT:     143309 MISS:     300276 MSHR_MERGE:        225
cpu0->LLC RFO          ACCESS:      13920 HIT:        380 MISS:      13540 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      84619 HIT:      26502 MISS:      58117 MSHR_MERGE:        291
cpu0->LLC WRITE        ACCESS:      29457 HIT:      29354 MISS:        103 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     280321 HIT:     105351 MISS:     174970 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21637
  ROW_BUFFER_MISS:     524748
  AVG DBUS CONGESTED CYCLE: 6.076
Channel 0 WQ ROW_BUFFER_HIT:       5645
  ROW_BUFFER_MISS:      19277
  FULL:          0
Channel 0 REFRESHES ISSUED:       9641

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       284354        52987        45255        58149
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          858         8365         9617        26648
  STLB miss resolved @ L2C                0         2846        34654        34438        72787
  STLB miss resolved @ LLC                0         1893        27962        41743        68003
  STLB miss resolved @ MEM                0         1002        11435        47554       161630

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                394           33          393          148          422
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            3            2           37          160
  STLB miss resolved @ L2C                2            3            0            5           20
  STLB miss resolved @ LLC                4            0            5           81           85
  STLB miss resolved @ MEM               27            5            8          104          911
[2025-09-17 18:37:40] END   suite=cs trace=classification_phase5_core0 (rc=0)
