

================================================================
== Vitis HLS Report for 'Quantization_and_coding'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.696 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%LARc_addr = getelementptr i16 %LARc, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 9 'getelementptr' 'LARc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.68ns)   --->   "%LARc_load = load i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 10 'load' 'LARc_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%LARc_addr_3 = getelementptr i16 %LARc, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 11 'getelementptr' 'LARc_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.68ns)   --->   "%LARc_load_1 = load i3 %LARc_addr_3" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 12 'load' 'LARc_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 13 [1/2] (0.68ns)   --->   "%LARc_load = load i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 13 'load' 'LARc_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 14 [1/1] (1.94ns)   --->   "%temp = call i16 @gsm_mult, i15 20480, i16 %LARc_load" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 14 'call' 'temp' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/2] (0.68ns)   --->   "%LARc_load_1 = load i3 %LARc_addr_3" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 15 'load' 'LARc_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 16 [1/1] (1.94ns)   --->   "%temp_9 = call i16 @gsm_mult, i15 20480, i16 %LARc_load_1" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 16 'call' 'temp_9' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%LARc_addr_4 = getelementptr i16 %LARc, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 17 'getelementptr' 'LARc_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.68ns)   --->   "%LARc_load_2 = load i3 %LARc_addr_4" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 18 'load' 'LARc_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%LARc_addr_5 = getelementptr i16 %LARc, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 19 'getelementptr' 'LARc_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.68ns)   --->   "%LARc_load_3 = load i3 %LARc_addr_5" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 20 'load' 'LARc_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 21 [1/1] (1.81ns)   --->   "%temp_6 = call i16 @gsm_add, i16 %temp, i16 0" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 21 'call' 'temp_6' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (1.81ns)   --->   "%temp_7 = call i16 @gsm_add, i16 %temp_6, i16 256" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 22 'call' 'temp_7' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%temp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_7, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 23 'partselect' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %temp_7, i32 14, i32 15" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.43ns)   --->   "%icmp_ln289 = icmp_eq  i2 %tmp, i2 1" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 25 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln289_1 = icmp_slt  i7 %temp_8, i7 96" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 26 'icmp' 'icmp_ln289_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln289 = add i7 %temp_8, i7 32" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 27 'add' 'add_ln289' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_1)   --->   "%select_ln289 = select i1 %icmp_ln289, i7 63, i7 0" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 28 'select' 'select_ln289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln289_1)   --->   "%or_ln289 = or i1 %icmp_ln289, i1 %icmp_ln289_1" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 29 'or' 'or_ln289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln289_1 = select i1 %or_ln289, i7 %select_ln289, i7 %add_ln289" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 30 'select' 'select_ln289_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.81ns)   --->   "%temp_10 = call i16 @gsm_add, i16 %temp_9, i16 0" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 31 'call' 'temp_10' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (1.81ns)   --->   "%temp_11 = call i16 @gsm_add, i16 %temp_10, i16 256" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 32 'call' 'temp_11' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%temp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_11, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 33 'partselect' 'temp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %temp_11, i32 14, i32 15" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 34 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.43ns)   --->   "%icmp_ln290 = icmp_eq  i2 %tmp_4, i2 1" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 35 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln290_1 = icmp_slt  i7 %temp_12, i7 96" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 36 'icmp' 'icmp_ln290_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln290 = add i7 %temp_12, i7 32" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 37 'add' 'add_ln290' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln290_1)   --->   "%select_ln290 = select i1 %icmp_ln290, i7 63, i7 0" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 38 'select' 'select_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln290_1)   --->   "%or_ln290 = or i1 %icmp_ln290, i1 %icmp_ln290_1" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 39 'or' 'or_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln290_1 = select i1 %or_ln290, i7 %select_ln290, i7 %add_ln290" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 40 'select' 'select_ln290_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (0.68ns)   --->   "%LARc_load_2 = load i3 %LARc_addr_4" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 41 'load' 'LARc_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (1.94ns)   --->   "%temp_13 = call i16 @gsm_mult, i15 20480, i16 %LARc_load_2" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 42 'call' 'temp_13' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/2] (0.68ns)   --->   "%LARc_load_3 = load i3 %LARc_addr_5" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 43 'load' 'LARc_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (1.94ns)   --->   "%temp_17 = call i16 @gsm_mult, i15 20480, i16 %LARc_load_3" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 44 'call' 'temp_17' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%LARc_addr_6 = getelementptr i16 %LARc, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 45 'getelementptr' 'LARc_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.68ns)   --->   "%LARc_load_4 = load i3 %LARc_addr_6" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 46 'load' 'LARc_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%LARc_addr_7 = getelementptr i16 %LARc, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 47 'getelementptr' 'LARc_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.68ns)   --->   "%LARc_load_5 = load i3 %LARc_addr_7" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 48 'load' 'LARc_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 49 [1/1] (1.81ns)   --->   "%temp_14 = call i16 @gsm_add, i16 %temp_13, i16 2048" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 49 'call' 'temp_14' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (1.81ns)   --->   "%temp_15 = call i16 @gsm_add, i16 %temp_14, i16 256" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 50 'call' 'temp_15' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%temp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_15, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 51 'partselect' 'temp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %temp_15, i32 13, i32 15" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 52 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.57ns)   --->   "%icmp_ln291 = icmp_sgt  i3 %tmp_5, i3 0" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 53 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln291_1 = icmp_slt  i7 %temp_16, i7 112" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 54 'icmp' 'icmp_ln291_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln291 = add i7 %temp_16, i7 16" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 55 'add' 'add_ln291' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln291_1)   --->   "%select_ln291 = select i1 %icmp_ln291, i7 31, i7 0" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 56 'select' 'select_ln291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln291_1)   --->   "%or_ln291 = or i1 %icmp_ln291, i1 %icmp_ln291_1" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 57 'or' 'or_ln291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln291_1 = select i1 %or_ln291, i7 %select_ln291, i7 %add_ln291" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 58 'select' 'select_ln291_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.81ns)   --->   "%temp_18 = call i16 @gsm_add, i16 %temp_17, i16 62976" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 59 'call' 'temp_18' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 60 [1/1] (1.81ns)   --->   "%temp_19 = call i16 @gsm_add, i16 %temp_18, i16 256" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 60 'call' 'temp_19' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%temp_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_19, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 61 'partselect' 'temp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %temp_19, i32 13, i32 15" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 62 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.57ns)   --->   "%icmp_ln292 = icmp_sgt  i3 %tmp_6, i3 0" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 63 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln292_1 = icmp_slt  i7 %temp_20, i7 112" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 64 'icmp' 'icmp_ln292_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln292 = add i7 %temp_20, i7 16" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 65 'add' 'add_ln292' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln292_1)   --->   "%select_ln292 = select i1 %icmp_ln292, i7 31, i7 0" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 66 'select' 'select_ln292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln292_1)   --->   "%or_ln292 = or i1 %icmp_ln292, i1 %icmp_ln292_1" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 67 'or' 'or_ln292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln292_1 = select i1 %or_ln292, i7 %select_ln292, i7 %add_ln292" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 68 'select' 'select_ln292_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (0.68ns)   --->   "%LARc_load_4 = load i3 %LARc_addr_6" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 69 'load' 'LARc_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/1] (1.94ns)   --->   "%temp_21 = call i16 @gsm_mult, i15 13964, i16 %LARc_load_4" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 70 'call' 'temp_21' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 71 [1/2] (0.68ns)   --->   "%LARc_load_5 = load i3 %LARc_addr_7" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 71 'load' 'LARc_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 72 [1/1] (1.94ns)   --->   "%temp_25 = call i16 @gsm_mult, i15 15360, i16 %LARc_load_5" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 72 'call' 'temp_25' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%LARc_addr_8 = getelementptr i16 %LARc, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 73 'getelementptr' 'LARc_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.68ns)   --->   "%LARc_load_6 = load i3 %LARc_addr_8" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 74 'load' 'LARc_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%LARc_addr_9 = getelementptr i16 %LARc, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 75 'getelementptr' 'LARc_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (0.68ns)   --->   "%LARc_load_7 = load i3 %LARc_addr_9" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 76 'load' 'LARc_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i7 %select_ln289_1" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 77 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.68ns)   --->   "%store_ln289 = store i16 %zext_ln289, i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:289]   --->   Operation 78 'store' 'store_ln289' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i7 %select_ln290_1" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 79 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.68ns)   --->   "%store_ln290 = store i16 %zext_ln290, i3 %LARc_addr_3" [data/benchmarks/gsm/gsm_lpc.c:290]   --->   Operation 80 'store' 'store_ln290' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 81 [1/1] (1.81ns)   --->   "%temp_22 = call i16 @gsm_add, i16 %temp_21, i16 94" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 81 'call' 'temp_22' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 82 [1/1] (1.81ns)   --->   "%temp_23 = call i16 @gsm_add, i16 %temp_22, i16 256" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 82 'call' 'temp_23' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%temp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_23, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 83 'partselect' 'temp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %temp_23, i32 12, i32 15" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.70ns)   --->   "%icmp_ln294 = icmp_sgt  i4 %tmp_7, i4 0" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 85 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.70ns)   --->   "%icmp_ln294_1 = icmp_slt  i7 %temp_24, i7 120" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 86 'icmp' 'icmp_ln294_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln294 = add i7 %temp_24, i7 8" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 87 'add' 'add_ln294' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln294_1)   --->   "%select_ln294 = select i1 %icmp_ln294, i7 15, i7 0" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 88 'select' 'select_ln294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln294_1)   --->   "%or_ln294 = or i1 %icmp_ln294, i1 %icmp_ln294_1" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 89 'or' 'or_ln294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln294_1 = select i1 %or_ln294, i7 %select_ln294, i7 %add_ln294" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 90 'select' 'select_ln294_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.81ns)   --->   "%temp_26 = call i16 @gsm_add, i16 %temp_25, i16 63744" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 91 'call' 'temp_26' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [1/1] (1.81ns)   --->   "%temp_27 = call i16 @gsm_add, i16 %temp_26, i16 256" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 92 'call' 'temp_27' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%temp_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_27, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 93 'partselect' 'temp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %temp_27, i32 12, i32 15" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 94 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln295 = icmp_sgt  i4 %tmp_8, i4 0" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 95 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln295_1 = icmp_slt  i7 %temp_28, i7 120" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 96 'icmp' 'icmp_ln295_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln295 = add i7 %temp_28, i7 8" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 97 'add' 'add_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_1)   --->   "%select_ln295 = select i1 %icmp_ln295, i7 15, i7 0" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 98 'select' 'select_ln295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_1)   --->   "%or_ln295 = or i1 %icmp_ln295, i1 %icmp_ln295_1" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 99 'or' 'or_ln295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln295_1 = select i1 %or_ln295, i7 %select_ln295, i7 %add_ln295" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 100 'select' 'select_ln295_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/2] (0.68ns)   --->   "%LARc_load_6 = load i3 %LARc_addr_8" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 101 'load' 'LARc_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 102 [1/1] (1.94ns)   --->   "%temp_29 = call i16 @gsm_mult, i15 8534, i16 %LARc_load_6" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 102 'call' 'temp_29' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 103 [1/2] (0.68ns)   --->   "%LARc_load_7 = load i3 %LARc_addr_9" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 103 'load' 'LARc_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 104 [1/1] (1.94ns)   --->   "%temp_33 = call i16 @gsm_mult, i15 9036, i16 %LARc_load_7" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 104 'call' 'temp_33' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.69>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i7 %select_ln291_1" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 105 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.68ns)   --->   "%store_ln291 = store i16 %zext_ln291, i3 %LARc_addr_4" [data/benchmarks/gsm/gsm_lpc.c:291]   --->   Operation 106 'store' 'store_ln291' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i7 %select_ln292_1" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 107 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.68ns)   --->   "%store_ln292 = store i16 %zext_ln292, i3 %LARc_addr_5" [data/benchmarks/gsm/gsm_lpc.c:292]   --->   Operation 108 'store' 'store_ln292' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 109 [1/1] (1.81ns)   --->   "%temp_30 = call i16 @gsm_add, i16 %temp_29, i16 65195" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 109 'call' 'temp_30' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [1/1] (1.81ns)   --->   "%temp_31 = call i16 @gsm_add, i16 %temp_30, i16 256" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 110 'call' 'temp_31' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%temp_32 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_31, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 111 'partselect' 'temp_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %temp_31, i32 11, i32 15" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 112 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln296 = icmp_sgt  i5 %tmp_9, i5 0" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 113 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln296_1 = icmp_slt  i7 %temp_32, i7 124" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 114 'icmp' 'icmp_ln296_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln296 = add i7 %temp_32, i7 4" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 115 'add' 'add_ln296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_1)   --->   "%select_ln296 = select i1 %icmp_ln296, i7 7, i7 0" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 116 'select' 'select_ln296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_1)   --->   "%or_ln296 = or i1 %icmp_ln296, i1 %icmp_ln296_1" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 117 'or' 'or_ln296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln296_1 = select i1 %or_ln296, i7 %select_ln296, i7 %add_ln296" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 118 'select' 'select_ln296_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.81ns)   --->   "%temp_34 = call i16 @gsm_add, i16 %temp_33, i16 64392" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 119 'call' 'temp_34' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 120 [1/1] (1.81ns)   --->   "%temp_35 = call i16 @gsm_add, i16 %temp_34, i16 256" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 120 'call' 'temp_35' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%temp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_35, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 121 'partselect' 'temp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %temp_35, i32 11, i32 15" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 122 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.70ns)   --->   "%icmp_ln297 = icmp_sgt  i5 %tmp_10, i5 0" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 123 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.70ns)   --->   "%icmp_ln297_1 = icmp_slt  i7 %temp_36, i7 124" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 124 'icmp' 'icmp_ln297_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln297 = add i7 %temp_36, i7 4" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 125 'add' 'add_ln297' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln297_1)   --->   "%select_ln297 = select i1 %icmp_ln297, i7 7, i7 0" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 126 'select' 'select_ln297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln297_1)   --->   "%or_ln297 = or i1 %icmp_ln297, i1 %icmp_ln297_1" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 127 'or' 'or_ln297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln297_1 = select i1 %or_ln297, i7 %select_ln297, i7 %add_ln297" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 128 'select' 'select_ln297_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.68>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i7 %select_ln294_1" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 129 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.68ns)   --->   "%store_ln294 = store i16 %zext_ln294, i3 %LARc_addr_6" [data/benchmarks/gsm/gsm_lpc.c:294]   --->   Operation 130 'store' 'store_ln294' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i7 %select_ln295_1" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 131 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.68ns)   --->   "%store_ln295 = store i16 %zext_ln295, i3 %LARc_addr_7" [data/benchmarks/gsm/gsm_lpc.c:295]   --->   Operation 132 'store' 'store_ln295' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i7 %select_ln296_1" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 134 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.68ns)   --->   "%store_ln296 = store i16 %zext_ln296, i3 %LARc_addr_8" [data/benchmarks/gsm/gsm_lpc.c:296]   --->   Operation 135 'store' 'store_ln296' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i7 %select_ln297_1" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 136 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.68ns)   --->   "%store_ln297 = store i16 %zext_ln297, i3 %LARc_addr_9" [data/benchmarks/gsm/gsm_lpc.c:297]   --->   Operation 137 'store' 'store_ln297' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln300 = ret" [data/benchmarks/gsm/gsm_lpc.c:300]   --->   Operation 138 'ret' 'ret_ln300' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('LARc_addr', data/benchmarks/gsm/gsm_lpc.c:289) [3]  (0.000 ns)
	'load' operation 16 bit ('LARc_load', data/benchmarks/gsm/gsm_lpc.c:289) on array 'LARc' [4]  (0.683 ns)

 <State 2>: 2.623ns
The critical path consists of the following:
	'load' operation 16 bit ('LARc_load', data/benchmarks/gsm/gsm_lpc.c:289) on array 'LARc' [4]  (0.683 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:289) to 'gsm_mult' [5]  (1.940 ns)

 <State 3>: 4.652ns
The critical path consists of the following:
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:289) to 'gsm_add' [6]  (1.819 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:289) to 'gsm_add' [7]  (1.819 ns)
	'add' operation 7 bit ('add_ln289', data/benchmarks/gsm/gsm_lpc.c:289) [12]  (0.706 ns)
	'select' operation 7 bit ('select_ln289_1', data/benchmarks/gsm/gsm_lpc.c:289) [15]  (0.308 ns)

 <State 4>: 4.652ns
The critical path consists of the following:
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:291) to 'gsm_add' [36]  (1.819 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:291) to 'gsm_add' [37]  (1.819 ns)
	'add' operation 7 bit ('add_ln291', data/benchmarks/gsm/gsm_lpc.c:291) [42]  (0.706 ns)
	'select' operation 7 bit ('select_ln291_1', data/benchmarks/gsm/gsm_lpc.c:291) [45]  (0.308 ns)

 <State 5>: 4.654ns
The critical path consists of the following:
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:294) to 'gsm_add' [66]  (1.819 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:294) to 'gsm_add' [67]  (1.819 ns)
	'icmp' operation 1 bit ('icmp_ln294', data/benchmarks/gsm/gsm_lpc.c:294) [70]  (0.708 ns)
	'select' operation 7 bit ('select_ln294', data/benchmarks/gsm/gsm_lpc.c:294) [73]  (0.000 ns)
	'select' operation 7 bit ('select_ln294_1', data/benchmarks/gsm/gsm_lpc.c:294) [75]  (0.308 ns)

 <State 6>: 4.696ns
The critical path consists of the following:
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:296) to 'gsm_add' [96]  (1.819 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:296) to 'gsm_add' [97]  (1.819 ns)
	'icmp' operation 1 bit ('icmp_ln296', data/benchmarks/gsm/gsm_lpc.c:296) [100]  (0.707 ns)
	'select' operation 7 bit ('select_ln296', data/benchmarks/gsm/gsm_lpc.c:296) [103]  (0.000 ns)
	'select' operation 7 bit ('select_ln296_1', data/benchmarks/gsm/gsm_lpc.c:296) [105]  (0.351 ns)

 <State 7>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln294', data/benchmarks/gsm/gsm_lpc.c:294) of variable 'zext_ln294', data/benchmarks/gsm/gsm_lpc.c:294 on array 'LARc' [77]  (0.683 ns)

 <State 8>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln296', data/benchmarks/gsm/gsm_lpc.c:296) of variable 'zext_ln296', data/benchmarks/gsm/gsm_lpc.c:296 on array 'LARc' [107]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
