{"vcs1":{"timestamp_begin":1733068641.539881115, "rt":4.48, "ut":3.12, "st":0.49}}
{"vcselab":{"timestamp_begin":1733068646.112915306, "rt":2.16, "ut":1.12, "st":0.09}}
{"link":{"timestamp_begin":1733068648.357229858, "rt":0.52, "ut":0.38, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733068640.881729620}
{"VCS_COMP_START_TIME": 1733068640.881729620}
{"VCS_COMP_END_TIME": 1733068675.755764316}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_t33_generic_io_30.lib.src +define+POST +maxdelays +neg_tchk"}
{"vcs1": {"peak_mem": 392268}}
{"stitch_vcselab": {"peak_mem": 258988}}
