#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c7cb0997a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c7cb09b7b0 .scope module, "data_mem" "data_mem" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_000001c7cb072d80 .functor BUFZ 32, L_000001c7cb157d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb08d9d0_0 .net *"_ivl_2", 31 0, L_000001c7cb157d90;  1 drivers
v000001c7cb08d6b0_0 .net *"_ivl_4", 11 0, L_000001c7cb158bf0;  1 drivers
L_000001c7cb1648b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb08c710_0 .net *"_ivl_7", 1 0, L_000001c7cb1648b8;  1 drivers
o000001c7cb0b0148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c7cb08dd90_0 .net "address", 31 0, o000001c7cb0b0148;  0 drivers
o000001c7cb0b0178 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb08dbb0_0 .net "clk", 0 0, o000001c7cb0b0178;  0 drivers
v000001c7cb08cc10 .array "mem", 1023 0, 31 0;
o000001c7cb0b01a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb08de30_0 .net "mem_read", 0 0, o000001c7cb0b01a8;  0 drivers
o000001c7cb0b01d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb08d070_0 .net "mem_write", 0 0, o000001c7cb0b01d8;  0 drivers
v000001c7cb08da70_0 .net "read_data", 31 0, L_000001c7cb072d80;  1 drivers
v000001c7cb08db10_0 .net "word_address", 9 0, L_000001c7cb158ab0;  1 drivers
o000001c7cb0b0268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c7cb08ded0_0 .net "write_data", 31 0, o000001c7cb0b0268;  0 drivers
E_000001c7cb031580 .event posedge, v000001c7cb08dbb0_0;
L_000001c7cb158ab0 .part o000001c7cb0b0148, 2, 10;
L_000001c7cb157d90 .array/port v000001c7cb08cc10, L_000001c7cb158bf0;
L_000001c7cb158bf0 .concat [ 10 2 0 0], L_000001c7cb158ab0, L_000001c7cb1648b8;
S_000001c7cb09cc60 .scope begin, "$unm_blk_6" "$unm_blk_6" 3 44, 3 44 0, S_000001c7cb09b7b0;
 .timescale -9 -12;
v000001c7cb08cfd0_0 .var/i "i", 31 0;
S_000001c7cb09c090 .scope module, "multicore_tb" "multicore_tb" 4 3;
 .timescale -9 -12;
P_000001c7cb030c40 .param/str "WAVEFORM_FILE" 1 4 8, "waveform.vcd";
v000001c7cb156f30_0 .var "clk", 0 0;
v000001c7cb1572f0_0 .var/i "core0_x3", 31 0;
v000001c7cb1579d0_0 .var/i "core1_x3", 31 0;
v000001c7cb157c50_0 .var/i "ins_loaded", 31 0;
v000001c7cb157cf0_0 .var "rst", 0 0;
S_000001c7cb09d2a0 .scope module, "dut" "multicore_processor" 4 10, 5 7 0, S_000001c7cb09c090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001c7cb158e70_0 .net "clk", 0 0, v000001c7cb156f30_0;  1 drivers
v000001c7cb157070_0 .net "core0_dmem_addr", 31 0, v000001c7cb10b2c0_0;  1 drivers
v000001c7cb1574d0_0 .net "core0_dmem_read", 0 0, v000001c7cb10b400_0;  1 drivers
v000001c7cb158f10_0 .net "core0_dmem_read_data", 31 0, L_000001c7cb1b2840;  1 drivers
v000001c7cb157e30_0 .net "core0_dmem_write", 0 0, v000001c7cb10a3c0_0;  1 drivers
v000001c7cb157610_0 .net "core0_dmem_write_data", 31 0, v000001c7cb10c620_0;  1 drivers
v000001c7cb1586f0_0 .net "core0_imem_addr", 31 0, L_000001c7cb0736b0;  1 drivers
v000001c7cb158790_0 .net "core0_imem_data", 31 0, L_000001c7cb072a70;  1 drivers
v000001c7cb157110_0 .net "core1_dmem_addr", 31 0, v000001c7cb11dd70_0;  1 drivers
v000001c7cb159050_0 .net "core1_dmem_read", 0 0, v000001c7cb11d550_0;  1 drivers
v000001c7cb1577f0_0 .net "core1_dmem_read_data", 31 0, L_000001c7cb1b2160;  1 drivers
v000001c7cb1580b0_0 .net "core1_dmem_write", 0 0, v000001c7cb11d370_0;  1 drivers
v000001c7cb157430_0 .net "core1_dmem_write_data", 31 0, v000001c7cb11b6b0_0;  1 drivers
v000001c7cb1592d0_0 .net "core1_imem_addr", 31 0, L_000001c7cb073410;  1 drivers
v000001c7cb1583d0_0 .net "core1_imem_data", 31 0, L_000001c7cb0731e0;  1 drivers
v000001c7cb1595f0_0 .net "core2_dmem_addr", 31 0, v000001c7cb1352c0_0;  1 drivers
v000001c7cb159370_0 .net "core2_dmem_read", 0 0, v000001c7cb134a00_0;  1 drivers
v000001c7cb158830_0 .net "core2_dmem_read_data", 31 0, L_000001c7cb1b31a0;  1 drivers
v000001c7cb159410_0 .net "core2_dmem_write", 0 0, v000001c7cb135900_0;  1 drivers
v000001c7cb1594b0_0 .net "core2_dmem_write_data", 31 0, v000001c7cb135860_0;  1 drivers
v000001c7cb158010_0 .net "core2_imem_addr", 31 0, L_000001c7cb073e90;  1 drivers
v000001c7cb156e90_0 .net "core2_imem_data", 31 0, L_000001c7cb0734f0;  1 drivers
v000001c7cb157890_0 .net "core3_dmem_addr", 31 0, v000001c7cb1608f0_0;  1 drivers
v000001c7cb1588d0_0 .net "core3_dmem_read", 0 0, v000001c7cb160350_0;  1 drivers
v000001c7cb158970_0 .net "core3_dmem_read_data", 31 0, L_000001c7cb1b2200;  1 drivers
v000001c7cb157ed0_0 .net "core3_dmem_write", 0 0, v000001c7cb15eb90_0;  1 drivers
v000001c7cb157a70_0 .net "core3_dmem_write_data", 31 0, v000001c7cb1607b0_0;  1 drivers
v000001c7cb158a10_0 .net "core3_imem_addr", 31 0, L_000001c7caff58e0;  1 drivers
v000001c7cb157250_0 .net "core3_imem_data", 31 0, L_000001c7cb073800;  1 drivers
v000001c7cb157930_0 .net "rst", 0 0, v000001c7cb157cf0_0;  1 drivers
S_000001c7cb09d430 .scope module, "core0" "riscv_core" 5 114, 6 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c7cb0736b0 .functor BUFZ 32, v000001c7cb10d340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072220 .functor BUFZ 5, v000001c7cb0a75e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb073870 .functor BUFZ 1, v000001c7cb0a5d80_0, C4<0>, C4<0>, C4<0>;
L_000001c7cb071ff0 .functor BUFZ 32, v000001c7cb0a5ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb073330 .functor BUFZ 32, L_000001c7cb1b4b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb10d660_0 .net *"_ivl_0", 31 0, L_000001c7cb1b1a80;  1 drivers
v000001c7cb10d5c0_0 .net "branch_taken", 0 0, v000001c7cb0a88e0_0;  1 drivers
v000001c7cb10d840_0 .net "branch_target", 31 0, v000001c7cb0a8700_0;  1 drivers
v000001c7cb10d200_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb10d700_0 .net "curr_pc", 31 0, v000001c7cb10d340_0;  1 drivers
v000001c7cb10d020_0 .net "dmem_address_out", 31 0, v000001c7cb10b2c0_0;  alias, 1 drivers
v000001c7cb10d0c0_0 .net "dmem_read_data_in", 31 0, L_000001c7cb1b2840;  alias, 1 drivers
v000001c7cb10cd00_0 .net "dmem_read_en_out", 0 0, v000001c7cb10b400_0;  alias, 1 drivers
v000001c7cb10d160_0 .net "dmem_write_data_out", 31 0, v000001c7cb10c620_0;  alias, 1 drivers
v000001c7cb10d7a0_0 .net "dmem_write_en_out", 0 0, v000001c7cb10a3c0_0;  alias, 1 drivers
v000001c7cb10da20_0 .net "ex_alu_ctrl_in", 3 0, v000001c7cb0aa140_0;  1 drivers
v000001c7cb10dac0_0 .net "ex_alu_result_out", 31 0, v000001c7cb0a9ce0_0;  1 drivers
v000001c7cb10dde0_0 .net "ex_alu_src_in", 0 0, v000001c7cb0aadc0_0;  1 drivers
v000001c7cb10cc60_0 .net "ex_branch_in", 0 0, v000001c7cb0aa3c0_0;  1 drivers
v000001c7cb10cda0_0 .net "ex_immediate_in", 31 0, v000001c7cb0aa8c0_0;  1 drivers
v000001c7cb10f050_0 .net "ex_instruction_in", 31 0, v000001c7cb0aac80_0;  1 drivers
v000001c7cb10f230_0 .net "ex_mem_read_feedback", 0 0, L_000001c7cb073870;  1 drivers
v000001c7cb10e830_0 .net "ex_mem_read_in", 0 0, v000001c7cb0aa6e0_0;  1 drivers
v000001c7cb10eab0_0 .net "ex_mem_read_out", 0 0, v000001c7cb0a8d40_0;  1 drivers
v000001c7cb10e5b0_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb0ab400_0;  1 drivers
v000001c7cb10f4b0_0 .net "ex_mem_to_reg_out", 0 0, v000001c7cb0a8520_0;  1 drivers
v000001c7cb10e8d0_0 .net "ex_mem_write_in", 0 0, v000001c7cb0aa960_0;  1 drivers
v000001c7cb10f0f0_0 .net "ex_mem_write_out", 0 0, v000001c7cb0a87a0_0;  1 drivers
v000001c7cb1104f0_0 .net "ex_pc_in", 31 0, v000001c7cb0aa500_0;  1 drivers
v000001c7cb1101d0_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb0aaaa0_0;  1 drivers
v000001c7cb10f190_0 .net "ex_pc_plus_4_out", 31 0, v000001c7cb0a79e0_0;  1 drivers
v000001c7cb110810_0 .net "ex_rd_addr_in", 4 0, v000001c7cb0aa5a0_0;  1 drivers
v000001c7cb10f410_0 .net "ex_rd_addr_out", 4 0, v000001c7cb0a7a80_0;  1 drivers
v000001c7cb10f2d0_0 .net "ex_rd_feedback", 4 0, L_000001c7cb072220;  1 drivers
v000001c7cb1108b0_0 .net "ex_read_data1_in", 31 0, v000001c7cb0aab40_0;  1 drivers
v000001c7cb110310_0 .net "ex_read_data2_in", 31 0, v000001c7cb0aad20_0;  1 drivers
v000001c7cb10fff0_0 .net "ex_read_data2_out", 31 0, v000001c7cb0a9060_0;  1 drivers
v000001c7cb10fb90_0 .net "ex_reg_write_in", 0 0, v000001c7cb0aafa0_0;  1 drivers
v000001c7cb10f370_0 .net "ex_reg_write_out", 0 0, v000001c7cb0a8200_0;  1 drivers
v000001c7cb10f550_0 .net "ex_rs1_addr_in", 4 0, v000001c7cb0ab2c0_0;  1 drivers
v000001c7cb10e330_0 .net "ex_rs2_addr_in", 4 0, v000001c7cb10b900_0;  1 drivers
v000001c7cb110450_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb0aa460_0;  1 drivers
v000001c7cb10faf0_0 .net "ex_write_from_pc_out", 0 0, v000001c7cb0a94c0_0;  1 drivers
v000001c7cb1103b0_0 .net "forward_a", 1 0, v000001c7cb0aabe0_0;  1 drivers
v000001c7cb10fc30_0 .net "forward_b", 1 0, v000001c7cb0ab360_0;  1 drivers
v000001c7cb10ff50_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b2fc0;  1 drivers
v000001c7cb10fcd0_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b2f20;  1 drivers
v000001c7cb110130_0 .net "id_branch_out", 0 0, L_000001c7cb1b3ce0;  1 drivers
v000001c7cb110090_0 .net "id_immediate_out", 31 0, L_000001c7cb0726f0;  1 drivers
v000001c7cb110590_0 .net "id_instruction_debug_out", 31 0, L_000001c7cb072370;  1 drivers
v000001c7cb10f5f0_0 .net "id_instruction_in", 31 0, v000001c7cb10ae60_0;  1 drivers
v000001c7cb10e3d0_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b27a0;  1 drivers
v000001c7cb10f730_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b1d00;  1 drivers
v000001c7cb10ec90_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b1c60;  1 drivers
v000001c7cb10f690_0 .net "id_pc_in", 31 0, v000001c7cb10c440_0;  1 drivers
v000001c7cb10e970_0 .net "id_pc_out_pass", 31 0, L_000001c7cb073170;  1 drivers
v000001c7cb110630_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb10b0e0_0;  1 drivers
v000001c7cb10e470_0 .net "id_pc_plus_4_out", 31 0, L_000001c7cb072f40;  1 drivers
v000001c7cb10edd0_0 .net "id_rd_addr_out", 4 0, L_000001c7cb073950;  1 drivers
v000001c7cb1106d0_0 .net "id_read_data1_out", 31 0, L_000001c7cb073b80;  1 drivers
v000001c7cb110270_0 .net "id_read_data2_out", 31 0, L_000001c7cb072d10;  1 drivers
v000001c7cb10e290_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b2c00;  1 drivers
v000001c7cb10e6f0_0 .net "id_rs1_addr_out", 4 0, L_000001c7cb0727d0;  1 drivers
v000001c7cb10fd70_0 .net "id_rs2_addr_out", 4 0, L_000001c7cb0738e0;  1 drivers
v000001c7cb10e650_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b32e0;  1 drivers
v000001c7cb10f7d0_0 .net "if_instruction_in", 31 0, L_000001c7cb0725a0;  1 drivers
v000001c7cb10efb0_0 .net "imem_address_out", 31 0, L_000001c7cb0736b0;  alias, 1 drivers
v000001c7cb10feb0_0 .net "imem_data_in", 31 0, L_000001c7cb072a70;  alias, 1 drivers
v000001c7cb110770_0 .net "ma_alu_result_out", 31 0, v000001c7cb0a5ce0_0;  1 drivers
v000001c7cb10f870_0 .net "ma_mem_read_out", 0 0, v000001c7cb0a5d80_0;  1 drivers
v000001c7cb10fe10_0 .net "ma_mem_to_reg_out", 0 0, v000001c7cb0a7220_0;  1 drivers
v000001c7cb10f910_0 .net "ma_mem_write_out", 0 0, v000001c7cb0a7360_0;  1 drivers
v000001c7cb10f9b0_0 .net "ma_pc_plus_4_out", 31 0, v000001c7cb0a6140_0;  1 drivers
v000001c7cb10e510_0 .net "ma_rd_addr_out", 4 0, v000001c7cb0a75e0_0;  1 drivers
v000001c7cb10e150_0 .net "ma_reg_write_out", 0 0, v000001c7cb0a6a00_0;  1 drivers
v000001c7cb10e1f0_0 .net "ma_write_data_out", 31 0, v000001c7cb0a6960_0;  1 drivers
v000001c7cb10fa50_0 .net "ma_write_from_pc_out", 0 0, v000001c7cb0a61e0_0;  1 drivers
v000001c7cb10ebf0_0 .net "mem_alu_result_to_wb", 31 0, v000001c7cb10b040_0;  1 drivers
v000001c7cb10e790_0 .net "mem_forward_data", 31 0, L_000001c7cb071ff0;  1 drivers
v000001c7cb10ea10_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c7cb10a320_0;  1 drivers
v000001c7cb10eb50_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c7cb10b9a0_0;  1 drivers
v000001c7cb10ed30_0 .net "mem_rd_addr_to_wb", 4 0, v000001c7cb10bb80_0;  1 drivers
v000001c7cb10ee70_0 .net "mem_read_data_to_wb", 31 0, v000001c7cb10abe0_0;  1 drivers
v000001c7cb10ef10_0 .net "mem_reg_write_to_wb", 0 0, v000001c7cb10bc20_0;  1 drivers
v000001c7cb111ad0_0 .net "mem_write_from_pc_to_wb", 0 0, v000001c7cb10c080_0;  1 drivers
v000001c7cb111a30_0 .net "next_pc", 31 0, L_000001c7cb1b2d40;  1 drivers
v000001c7cb110f90_0 .net "pc_plus_4", 31 0, L_000001c7cb1b2480;  1 drivers
v000001c7cb111530_0 .net "pipeline_stall", 0 0, L_000001c7cb072e60;  1 drivers
v000001c7cb110db0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb110bd0_0 .net "wb_alu_result_in", 31 0, v000001c7cb10b720_0;  1 drivers
v000001c7cb111990_0 .net "wb_forward_data", 31 0, L_000001c7cb073330;  1 drivers
v000001c7cb1109f0_0 .net "wb_mem_to_reg_in", 0 0, v000001c7cb10b860_0;  1 drivers
v000001c7cb111b70_0 .net "wb_pc_plus_4_in", 31 0, v000001c7cb10d8e0_0;  1 drivers
v000001c7cb1110d0_0 .net "wb_rd_addr_in", 4 0, v000001c7cb10cee0_0;  1 drivers
v000001c7cb111170_0 .net "wb_rd_feedback", 4 0, L_000001c7cb0739c0;  1 drivers
v000001c7cb111c10_0 .net "wb_read_data_in", 31 0, v000001c7cb10de80_0;  1 drivers
v000001c7cb110a90_0 .net "wb_reg_write_feedback", 0 0, L_000001c7cb073aa0;  1 drivers
v000001c7cb110b30_0 .net "wb_reg_write_in", 0 0, v000001c7cb10c940_0;  1 drivers
v000001c7cb110c70_0 .net "wb_write_data_feedback", 31 0, L_000001c7cb1b4b40;  1 drivers
v000001c7cb111cb0_0 .net "wb_write_from_pc_in", 0 0, v000001c7cb10db60_0;  1 drivers
L_000001c7cb1b1a80 .functor MUXZ 32, L_000001c7cb1b2480, v000001c7cb10d340_0, L_000001c7cb072e60, C4<>;
L_000001c7cb1b2d40 .functor MUXZ 32, L_000001c7cb1b1a80, v000001c7cb0a8700_0, v000001c7cb0a88e0_0, C4<>;
S_000001c7cb09cad0 .scope module, "decode_stage" "ins_decode" 6 105, 7 3 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_000001c7cb072f40 .functor BUFZ 32, v000001c7cb10b0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb073170 .functor BUFZ 32, v000001c7cb10c440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb073b80 .functor BUFZ 32, L_000001c7cb1b4000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072d10 .functor BUFZ 32, L_000001c7cb1b2700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb0726f0 .functor BUFZ 32, v000001c7cb03b680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb0727d0 .functor BUFZ 5, L_000001c7cb1b1b20, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb0738e0 .functor BUFZ 5, L_000001c7cb1b2020, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb073950 .functor BUFZ 5, L_000001c7cb1b2de0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb072370 .functor BUFZ 32, v000001c7cb10ae60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb164ea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb050dd0_0 .net/2u *"_ivl_24", 0 0, L_000001c7cb164ea0;  1 drivers
L_000001c7cb164ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb0512d0_0 .net/2u *"_ivl_28", 0 0, L_000001c7cb164ee8;  1 drivers
L_000001c7cb164f30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb051550_0 .net/2u *"_ivl_32", 0 0, L_000001c7cb164f30;  1 drivers
L_000001c7cb164f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb0503d0_0 .net/2u *"_ivl_36", 0 0, L_000001c7cb164f78;  1 drivers
L_000001c7cb164fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb0515f0_0 .net/2u *"_ivl_40", 0 0, L_000001c7cb164fc0;  1 drivers
L_000001c7cb165008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb051eb0_0 .net/2u *"_ivl_44", 0 0, L_000001c7cb165008;  1 drivers
L_000001c7cb165050 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c7cb051ff0_0 .net/2u *"_ivl_48", 3 0, L_000001c7cb165050;  1 drivers
L_000001c7cb165098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb050330_0 .net/2u *"_ivl_52", 0 0, L_000001c7cb165098;  1 drivers
v000001c7cb050470_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb050830_0 .net "ctrl_alu_ctrl", 3 0, v000001c7cb08d4d0_0;  1 drivers
v000001c7cb050ab0_0 .net "ctrl_alu_src", 0 0, v000001c7cb08d750_0;  1 drivers
v000001c7cafbd840_0 .net "ctrl_branch", 0 0, v000001c7cb08c030_0;  1 drivers
v000001c7cafbd8e0_0 .net "ctrl_mem_read", 0 0, v000001c7cb08d2f0_0;  1 drivers
v000001c7cafbd980_0 .net "ctrl_mem_to_reg", 0 0, v000001c7cb08d390_0;  1 drivers
v000001c7cafbc760_0 .net "ctrl_mem_write", 0 0, v000001c7cb08c490_0;  1 drivers
v000001c7cafbcd00_0 .net "ctrl_reg_write", 0 0, v000001c7cb08c0d0_0;  1 drivers
v000001c7cafbbb80_0 .net "ctrl_write_from_pc", 0 0, v000001c7cb08c170_0;  1 drivers
v000001c7cafbd3e0_0 .net "ex_mem_read_in", 0 0, L_000001c7cb073870;  alias, 1 drivers
v000001c7cb000e50_0 .net "ex_rd_addr_in", 4 0, L_000001c7cb072220;  alias, 1 drivers
v000001c7cb001030_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b2fc0;  alias, 1 drivers
v000001c7cb001210_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b2f20;  alias, 1 drivers
v000001c7cb001b70_0 .net "id_branch_out", 0 0, L_000001c7cb1b3ce0;  alias, 1 drivers
v000001c7cb070b70_0 .net "id_immediate_out", 31 0, L_000001c7cb0726f0;  alias, 1 drivers
v000001c7cb0719d0_0 .net "id_instruction_in", 31 0, v000001c7cb10ae60_0;  alias, 1 drivers
v000001c7cb071cf0_0 .net "id_instruction_out", 31 0, L_000001c7cb072370;  alias, 1 drivers
v000001c7cb06ff90_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b27a0;  alias, 1 drivers
v000001c7cb0a6c80_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b1d00;  alias, 1 drivers
v000001c7cb0a6500_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b1c60;  alias, 1 drivers
v000001c7cb0a6640_0 .net "id_pc_in", 31 0, v000001c7cb10c440_0;  alias, 1 drivers
v000001c7cb0a5920_0 .net "id_pc_out", 31 0, L_000001c7cb073170;  alias, 1 drivers
v000001c7cb0a72c0_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb10b0e0_0;  alias, 1 drivers
v000001c7cb0a6aa0_0 .net "id_pc_plus_4_out", 31 0, L_000001c7cb072f40;  alias, 1 drivers
v000001c7cb0a6d20_0 .net "id_rd_addr_out", 4 0, L_000001c7cb073950;  alias, 1 drivers
v000001c7cb0a7540_0 .net "id_read_data1_out", 31 0, L_000001c7cb073b80;  alias, 1 drivers
v000001c7cb0a66e0_0 .net "id_read_data2_out", 31 0, L_000001c7cb072d10;  alias, 1 drivers
v000001c7cb0a6fa0_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b2c00;  alias, 1 drivers
v000001c7cb0a7180_0 .net "id_rs1_addr_out", 4 0, L_000001c7cb0727d0;  alias, 1 drivers
v000001c7cb0a5c40_0 .net "id_rs2_addr_out", 4 0, L_000001c7cb0738e0;  alias, 1 drivers
v000001c7cb0a6f00_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b32e0;  alias, 1 drivers
v000001c7cb0a5ec0_0 .net "immediate", 31 0, v000001c7cb03b680_0;  1 drivers
o000001c7cb0b15e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb0a5e20_0 .net "pipeline_stall", 0 0, o000001c7cb0b15e8;  0 drivers
v000001c7cb0a5f60_0 .net "pipeline_stall_out", 0 0, L_000001c7cb072e60;  alias, 1 drivers
v000001c7cb0a6b40_0 .net "rd", 4 0, L_000001c7cb1b2de0;  1 drivers
v000001c7cb0a5a60_0 .net "reg_read_data1", 31 0, L_000001c7cb1b4000;  1 drivers
v000001c7cb0a6000_0 .net "reg_read_data2", 31 0, L_000001c7cb1b2700;  1 drivers
v000001c7cb0a7040_0 .net "rs1", 4 0, L_000001c7cb1b1b20;  1 drivers
v000001c7cb0a6280_0 .net "rs2", 4 0, L_000001c7cb1b2020;  1 drivers
v000001c7cb0a6320_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb0a6be0_0 .net "wb_reg_write_en_in", 0 0, L_000001c7cb073aa0;  alias, 1 drivers
v000001c7cb0a5880_0 .net "wb_write_addr_in", 4 0, L_000001c7cb0739c0;  alias, 1 drivers
v000001c7cb0a7400_0 .net "wb_write_data_in", 31 0, L_000001c7cb1b4b40;  alias, 1 drivers
L_000001c7cb1b1b20 .part v000001c7cb10ae60_0, 15, 5;
L_000001c7cb1b2020 .part v000001c7cb10ae60_0, 20, 5;
L_000001c7cb1b2de0 .part v000001c7cb10ae60_0, 7, 5;
L_000001c7cb1b27a0 .functor MUXZ 1, v000001c7cb08d2f0_0, L_000001c7cb164ea0, L_000001c7cb072e60, C4<>;
L_000001c7cb1b1c60 .functor MUXZ 1, v000001c7cb08c490_0, L_000001c7cb164ee8, L_000001c7cb072e60, C4<>;
L_000001c7cb1b2c00 .functor MUXZ 1, v000001c7cb08c0d0_0, L_000001c7cb164f30, L_000001c7cb072e60, C4<>;
L_000001c7cb1b1d00 .functor MUXZ 1, v000001c7cb08d390_0, L_000001c7cb164f78, L_000001c7cb072e60, C4<>;
L_000001c7cb1b2f20 .functor MUXZ 1, v000001c7cb08d750_0, L_000001c7cb164fc0, L_000001c7cb072e60, C4<>;
L_000001c7cb1b3ce0 .functor MUXZ 1, v000001c7cb08c030_0, L_000001c7cb165008, L_000001c7cb072e60, C4<>;
L_000001c7cb1b2fc0 .functor MUXZ 4, v000001c7cb08d4d0_0, L_000001c7cb165050, L_000001c7cb072e60, C4<>;
L_000001c7cb1b32e0 .functor MUXZ 1, v000001c7cb08c170_0, L_000001c7cb165098, L_000001c7cb072e60, C4<>;
S_000001c7cb09d5c0 .scope module, "control_unit_inst" "control_unit" 7 83, 8 6 0, S_000001c7cb09cad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c7cadc2830 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c7cadc2868 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c7cadc28a0 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c7cadc28d8 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c7cadc2910 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c7cadc2948 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c7cadc2980 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c7cadc29b8 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c7cadc29f0 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c7cadc2a28 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c7cadc2a60 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c7cadc2a98 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c7cadc2ad0 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c7cadc2b08 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c7cadc2b40 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c7cadc2b78 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c7cadc2bb0 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c7cadc2be8 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c7cadc2c20 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c7cadc2c58 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c7cadc2c90 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c7cb08d4d0_0 .var "ALUCtrl", 3 0;
v000001c7cb08d750_0 .var "ALUSrc", 0 0;
v000001c7cb08c030_0 .var "Branch", 0 0;
v000001c7cb08d2f0_0 .var "MemRead", 0 0;
v000001c7cb08d390_0 .var "MemToReg", 0 0;
v000001c7cb08c490_0 .var "MemWrite", 0 0;
v000001c7cb08c0d0_0 .var "RegWrite", 0 0;
v000001c7cb08c170_0 .var "WriteFromPC", 0 0;
v000001c7cb08c210_0 .net "funct3", 2 0, L_000001c7cb1b3560;  1 drivers
v000001c7cb08c2b0_0 .net "funct7", 6 0, L_000001c7cb1b3b00;  1 drivers
v000001c7cb08c350_0 .net "instr", 31 0, v000001c7cb10ae60_0;  alias, 1 drivers
v000001c7cb08c530_0 .net "opcode", 6 0, L_000001c7cb1b2ac0;  1 drivers
E_000001c7cb031540 .event anyedge, v000001c7cb08c530_0, v000001c7cb08c210_0, v000001c7cb08c2b0_0;
L_000001c7cb1b2ac0 .part v000001c7cb10ae60_0, 0, 7;
L_000001c7cb1b3560 .part v000001c7cb10ae60_0, 12, 3;
L_000001c7cb1b3b00 .part v000001c7cb10ae60_0, 25, 7;
S_000001c7cb09cdf0 .scope module, "hazard_unit_inst" "hazard_unit" 7 96, 9 1 0, S_000001c7cb09cad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c7cb073100 .functor AND 1, L_000001c7cb073870, L_000001c7cb1b3880, C4<1>, C4<1>;
L_000001c7cb073720 .functor OR 1, L_000001c7cb1b3920, L_000001c7cb1b2ca0, C4<0>, C4<0>;
L_000001c7cb072e60 .functor AND 1, L_000001c7cb073100, L_000001c7cb073720, C4<1>, C4<1>;
L_000001c7cb164e58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb08c7b0_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb164e58;  1 drivers
v000001c7cb08c850_0 .net *"_ivl_11", 0 0, L_000001c7cb073720;  1 drivers
v000001c7cb08c990_0 .net *"_ivl_2", 0 0, L_000001c7cb1b3880;  1 drivers
v000001c7cb08cad0_0 .net *"_ivl_5", 0 0, L_000001c7cb073100;  1 drivers
v000001c7cb08ccb0_0 .net *"_ivl_6", 0 0, L_000001c7cb1b3920;  1 drivers
v000001c7cb08cb70_0 .net *"_ivl_8", 0 0, L_000001c7cb1b2ca0;  1 drivers
v000001c7cb08d430_0 .net "ex_mem_read", 0 0, L_000001c7cb073870;  alias, 1 drivers
v000001c7cb03c1c0_0 .net "ex_rd_addr", 4 0, L_000001c7cb072220;  alias, 1 drivers
v000001c7cb03b7c0_0 .net "id_rs1_addr", 4 0, L_000001c7cb1b1b20;  alias, 1 drivers
v000001c7cb03c260_0 .net "id_rs2_addr", 4 0, L_000001c7cb1b2020;  alias, 1 drivers
v000001c7cb03b360_0 .net "pipeline_stall", 0 0, L_000001c7cb072e60;  alias, 1 drivers
L_000001c7cb1b3880 .cmp/ne 5, L_000001c7cb072220, L_000001c7cb164e58;
L_000001c7cb1b3920 .cmp/eq 5, L_000001c7cb072220, L_000001c7cb1b1b20;
L_000001c7cb1b2ca0 .cmp/eq 5, L_000001c7cb072220, L_000001c7cb1b2020;
S_000001c7cb09cf80 .scope module, "imm_gen_inst" "imm_gen" 7 77, 10 2 0, S_000001c7cb09cad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c7cb09a2a0 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c7cb09a2d8 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c7cb09a310 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c7cb09a348 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c7cb09a380 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c7cb09a3b8 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c7cb09a3f0 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c7cb09a428 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c7cb09a460 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c7cb03b680_0 .var "immediate_out", 31 0;
v000001c7cb03c760_0 .net "instruction", 31 0, v000001c7cb10ae60_0;  alias, 1 drivers
v000001c7cb03bfe0_0 .net "opcode", 6 0, L_000001c7cb1b3380;  1 drivers
E_000001c7cb030bc0 .event anyedge, v000001c7cb03bfe0_0, v000001c7cb08c350_0;
L_000001c7cb1b3380 .part v000001c7cb10ae60_0, 0, 7;
S_000001c7cb09d110 .scope module, "rf" "reg_file" 7 64, 11 2 0, S_000001c7cb09cad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c7cb164ca8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb03c940_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb164ca8;  1 drivers
L_000001c7cb164d38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb03ab40_0 .net *"_ivl_11", 1 0, L_000001c7cb164d38;  1 drivers
L_000001c7cb164d80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb03c300_0 .net/2u *"_ivl_14", 4 0, L_000001c7cb164d80;  1 drivers
v000001c7cb03c3a0_0 .net *"_ivl_16", 0 0, L_000001c7cb1b20c0;  1 drivers
L_000001c7cb164dc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb03c440_0 .net/2u *"_ivl_18", 31 0, L_000001c7cb164dc8;  1 drivers
v000001c7cb03c4e0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b2e80;  1 drivers
v000001c7cb03c580_0 .net *"_ivl_20", 31 0, L_000001c7cb1b39c0;  1 drivers
v000001c7cafea920_0 .net *"_ivl_22", 6 0, L_000001c7cb1b2a20;  1 drivers
L_000001c7cb164e10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cafeb140_0 .net *"_ivl_25", 1 0, L_000001c7cb164e10;  1 drivers
L_000001c7cb164cf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cafeb640_0 .net/2u *"_ivl_4", 31 0, L_000001c7cb164cf0;  1 drivers
v000001c7cafea380_0 .net *"_ivl_6", 31 0, L_000001c7cb1b2660;  1 drivers
v000001c7cafea420_0 .net *"_ivl_8", 6 0, L_000001c7cb1b3740;  1 drivers
v000001c7cafea4c0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cafeb320_0 .var/i "i", 31 0;
v000001c7cafeb3c0_0 .net "read_addr1", 4 0, L_000001c7cb1b1b20;  alias, 1 drivers
v000001c7cafeb8c0_0 .net "read_addr2", 4 0, L_000001c7cb1b2020;  alias, 1 drivers
v000001c7cafeb500_0 .net "read_data1", 31 0, L_000001c7cb1b4000;  alias, 1 drivers
v000001c7cafeb960_0 .net "read_data2", 31 0, L_000001c7cb1b2700;  alias, 1 drivers
v000001c7cafeba00 .array "registers", 31 0, 31 0;
v000001c7cafebc80_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cafebd20_0 .net "write_addr", 4 0, L_000001c7cb0739c0;  alias, 1 drivers
v000001c7cb050510_0 .net "write_data", 31 0, L_000001c7cb1b4b40;  alias, 1 drivers
v000001c7cb052090_0 .net "write_enable", 0 0, L_000001c7cb073aa0;  alias, 1 drivers
E_000001c7cb031640 .event posedge, v000001c7cafebc80_0, v000001c7cafea4c0_0;
L_000001c7cb1b2e80 .cmp/eq 5, L_000001c7cb1b1b20, L_000001c7cb164ca8;
L_000001c7cb1b2660 .array/port v000001c7cafeba00, L_000001c7cb1b3740;
L_000001c7cb1b3740 .concat [ 5 2 0 0], L_000001c7cb1b1b20, L_000001c7cb164d38;
L_000001c7cb1b4000 .functor MUXZ 32, L_000001c7cb1b2660, L_000001c7cb164cf0, L_000001c7cb1b2e80, C4<>;
L_000001c7cb1b20c0 .cmp/eq 5, L_000001c7cb1b2020, L_000001c7cb164d80;
L_000001c7cb1b39c0 .array/port v000001c7cafeba00, L_000001c7cb1b2a20;
L_000001c7cb1b2a20 .concat [ 5 2 0 0], L_000001c7cb1b2020, L_000001c7cb164e10;
L_000001c7cb1b2700 .functor MUXZ 32, L_000001c7cb1b39c0, L_000001c7cb164dc8, L_000001c7cb1b20c0, C4<>;
S_000001c7cb09c7b0 .scope module, "ex_ma" "ex_ma_buffer" 6 266, 12 4 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v000001c7cb0a6dc0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb0a5b00_0 .net "ex_alu_result_in", 31 0, v000001c7cb0a9ce0_0;  alias, 1 drivers
L_000001c7cb165200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb0a74a0_0 .net "ex_branch_in", 0 0, L_000001c7cb165200;  1 drivers
v000001c7cb0a6e60_0 .net "ex_mem_read_in", 0 0, v000001c7cb0a8d40_0;  alias, 1 drivers
v000001c7cb0a65a0_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb0a8520_0;  alias, 1 drivers
v000001c7cb0a5ba0_0 .net "ex_mem_write_in", 0 0, v000001c7cb0a87a0_0;  alias, 1 drivers
v000001c7cb0a70e0_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb0a79e0_0;  alias, 1 drivers
v000001c7cb0a57e0_0 .net "ex_rd_addr_in", 4 0, v000001c7cb0a7a80_0;  alias, 1 drivers
v000001c7cb0a7680_0 .net "ex_read_data2_in", 31 0, v000001c7cb0a9060_0;  alias, 1 drivers
v000001c7cb0a60a0_0 .net "ex_reg_write_in", 0 0, v000001c7cb0a8200_0;  alias, 1 drivers
v000001c7cb0a59c0_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb0a94c0_0;  alias, 1 drivers
v000001c7cb0a5ce0_0 .var "ma_alu_result_out", 31 0;
v000001c7cb0a5d80_0 .var "ma_mem_read_out", 0 0;
v000001c7cb0a7220_0 .var "ma_mem_to_reg_out", 0 0;
v000001c7cb0a7360_0 .var "ma_mem_write_out", 0 0;
v000001c7cb0a6140_0 .var "ma_pc_plus_4_out", 31 0;
v000001c7cb0a75e0_0 .var "ma_rd_addr_out", 4 0;
v000001c7cb0a6a00_0 .var "ma_reg_write_out", 0 0;
v000001c7cb0a6960_0 .var "ma_write_data_out", 31 0;
v000001c7cb0a61e0_0 .var "ma_write_from_pc_out", 0 0;
v000001c7cb0a63c0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb09c940 .scope module, "ex_stage" "ins_ex" 6 216, 13 6 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v000001c7cb0a9920_0 .net "alu_mux_out_b", 31 0, L_000001c7cb1b54a0;  1 drivers
v000001c7cb0a7940_0 .net "alu_result", 31 0, v000001c7cb0a68c0_0;  1 drivers
v000001c7cb0a8480_0 .net "branch_taken_comb", 0 0, L_000001c7cb0723e0;  1 drivers
v000001c7cb0a7ee0_0 .net "branch_target_comb", 31 0, L_000001c7cb1b4780;  1 drivers
v000001c7cb0a9c40_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb0a9ce0_0 .var "ex_alu_result_out", 31 0;
v000001c7cb0a88e0_0 .var "ex_branch_taken_out", 0 0;
v000001c7cb0a8700_0 .var "ex_branch_target_out", 31 0;
v000001c7cb0a8d40_0 .var "ex_mem_read_out", 0 0;
v000001c7cb0a8520_0 .var "ex_mem_to_reg_out", 0 0;
v000001c7cb0a87a0_0 .var "ex_mem_write_out", 0 0;
v000001c7cb0a79e0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb0a7a80_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb0a9060_0 .var "ex_read_data2_out", 31 0;
v000001c7cb0a8200_0 .var "ex_reg_write_out", 0 0;
v000001c7cb0a94c0_0 .var "ex_write_from_pc_out", 0 0;
v000001c7cb0a7b20_0 .net "forward_a_in", 1 0, v000001c7cb0aabe0_0;  alias, 1 drivers
v000001c7cb0a9380_0 .net "forward_b_in", 1 0, v000001c7cb0ab360_0;  alias, 1 drivers
v000001c7cb0a92e0_0 .net "fwd_data_a", 31 0, L_000001c7cb1b22a0;  1 drivers
v000001c7cb0a7bc0_0 .net "fwd_data_b", 31 0, L_000001c7cb1b5720;  1 drivers
v000001c7cb0a7c60_0 .net "id_alu_ctrl_in", 3 0, v000001c7cb0aa140_0;  alias, 1 drivers
v000001c7cb0a7e40_0 .net "id_alu_src_in", 0 0, v000001c7cb0aadc0_0;  alias, 1 drivers
v000001c7cb0a82a0_0 .net "id_branch_in", 0 0, v000001c7cb0aa3c0_0;  alias, 1 drivers
v000001c7cb0a8340_0 .net "id_immediate_in", 31 0, v000001c7cb0aa8c0_0;  alias, 1 drivers
v000001c7cb0a85c0_0 .net "id_mem_read_in", 0 0, v000001c7cb0aa6e0_0;  alias, 1 drivers
v000001c7cb0a83e0_0 .net "id_mem_to_reg_in", 0 0, v000001c7cb0ab400_0;  alias, 1 drivers
v000001c7cb0a8660_0 .net "id_mem_write_in", 0 0, v000001c7cb0aa960_0;  alias, 1 drivers
v000001c7cb0a8a20_0 .net "id_pc_in", 31 0, v000001c7cb0aa500_0;  alias, 1 drivers
v000001c7cb0a8840_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb0aaaa0_0;  alias, 1 drivers
v000001c7cb0a8b60_0 .net "id_rd_addr_in", 4 0, v000001c7cb0aa5a0_0;  alias, 1 drivers
v000001c7cb0a8ca0_0 .net "id_read_data1_in", 31 0, v000001c7cb0aab40_0;  alias, 1 drivers
v000001c7cb0a8c00_0 .net "id_read_data2_in", 31 0, v000001c7cb0aad20_0;  alias, 1 drivers
v000001c7cb0ab040_0 .net "id_reg_write_in", 0 0, v000001c7cb0aafa0_0;  alias, 1 drivers
v000001c7cb0aa0a0_0 .net "id_write_from_pc_in", 0 0, v000001c7cb0aa460_0;  alias, 1 drivers
v000001c7cb0ab180_0 .net "mem_forward_data_in", 31 0, L_000001c7cb071ff0;  alias, 1 drivers
v000001c7cb0aa780_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb0ab4a0_0 .net "wb_forward_data_in", 31 0, L_000001c7cb073330;  alias, 1 drivers
E_000001c7cb0316c0 .event posedge, v000001c7cafea4c0_0;
S_000001c7cb0f9ec0 .scope module, "alu_inst" "ALU" 13 86, 14 1 0, S_000001c7cb09c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c7cae67b70 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c7cae67ba8 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c7cae67be0 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c7cae67c18 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c7cae67c50 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c7cae67c88 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c7cae67cc0 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c7cae67cf8 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c7cae67d30 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c7cae67d68 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c7cae67da0 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c7cae67dd8 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c7cb0a6460_0 .net "A", 31 0, L_000001c7cb1b22a0;  alias, 1 drivers
v000001c7cb0a6780_0 .net "ALU_control", 3 0, v000001c7cb0aa140_0;  alias, 1 drivers
v000001c7cb0a6820_0 .net "B", 31 0, L_000001c7cb1b54a0;  alias, 1 drivers
v000001c7cb0a68c0_0 .var "result", 31 0;
E_000001c7cb030c80 .event anyedge, v000001c7cb0a6780_0, v000001c7cb0a6460_0, v000001c7cb0a6820_0;
S_000001c7cb0f8430 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 78, 15 1 0, S_000001c7cb09c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c7cb0a8de0_0 .net "alu_src", 0 0, v000001c7cb0aadc0_0;  alias, 1 drivers
v000001c7cb0a7f80_0 .net "imm", 31 0, v000001c7cb0aa8c0_0;  alias, 1 drivers
v000001c7cb0a8020_0 .net "mux_out", 31 0, L_000001c7cb1b54a0;  alias, 1 drivers
v000001c7cb0a9420_0 .net "rs2", 31 0, L_000001c7cb1b5720;  alias, 1 drivers
L_000001c7cb1b54a0 .functor MUXZ 32, L_000001c7cb1b5720, v000001c7cb0aa8c0_0, v000001c7cb0aadc0_0, C4<>;
S_000001c7cb0f9d30 .scope module, "branch_unit" "branch_logic" 13 94, 16 3 0, S_000001c7cb09c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c7cb0723e0 .functor AND 1, v000001c7cb0aa3c0_0, L_000001c7cb1b4320, C4<1>, C4<1>;
v000001c7cb0a9100_0 .net "branch_in", 0 0, v000001c7cb0aa3c0_0;  alias, 1 drivers
v000001c7cb0a7da0_0 .net "branch_taken_out", 0 0, L_000001c7cb0723e0;  alias, 1 drivers
v000001c7cb0a91a0_0 .net "branch_target_out", 31 0, L_000001c7cb1b4780;  alias, 1 drivers
v000001c7cb0a8e80_0 .net "current_pc", 31 0, v000001c7cb0aa500_0;  alias, 1 drivers
v000001c7cb0a9ec0_0 .net "immediate", 31 0, v000001c7cb0aa8c0_0;  alias, 1 drivers
v000001c7cb0a9b00_0 .net "is_equal", 0 0, L_000001c7cb1b4320;  1 drivers
v000001c7cb0a99c0_0 .net "rs1_data", 31 0, L_000001c7cb1b22a0;  alias, 1 drivers
v000001c7cb0a97e0_0 .net "rs2_data", 31 0, L_000001c7cb1b5720;  alias, 1 drivers
L_000001c7cb1b4320 .cmp/eq 32, L_000001c7cb1b22a0, L_000001c7cb1b5720;
L_000001c7cb1b4780 .arith/sum 32, v000001c7cb0aa500_0, v000001c7cb0aa8c0_0;
S_000001c7cb0f96f0 .scope module, "fwd_mux_a" "forwarding_mux" 13 61, 17 6 0, S_000001c7cb09c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb1650e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb0a9f60_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb1650e0;  1 drivers
v000001c7cb0a8ac0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b3a60;  1 drivers
L_000001c7cb165128 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb0a7d00_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb165128;  1 drivers
v000001c7cb0a9ba0_0 .net *"_ivl_6", 0 0, L_000001c7cb1b3ba0;  1 drivers
v000001c7cb0a9240_0 .net *"_ivl_8", 31 0, L_000001c7cb1b3c40;  1 drivers
v000001c7cb0a9560_0 .net "data_from_mem_stage", 31 0, L_000001c7cb071ff0;  alias, 1 drivers
v000001c7cb0a9600_0 .net "data_from_reg_file", 31 0, v000001c7cb0aab40_0;  alias, 1 drivers
v000001c7cb0a7800_0 .net "data_from_wb_stage", 31 0, L_000001c7cb073330;  alias, 1 drivers
v000001c7cb0a9d80_0 .net "forward_sel", 1 0, v000001c7cb0aabe0_0;  alias, 1 drivers
v000001c7cb0a80c0_0 .net "forwarded_data", 31 0, L_000001c7cb1b22a0;  alias, 1 drivers
L_000001c7cb1b3a60 .cmp/eq 2, v000001c7cb0aabe0_0, L_000001c7cb1650e0;
L_000001c7cb1b3ba0 .cmp/eq 2, v000001c7cb0aabe0_0, L_000001c7cb165128;
L_000001c7cb1b3c40 .functor MUXZ 32, v000001c7cb0aab40_0, L_000001c7cb071ff0, L_000001c7cb1b3ba0, C4<>;
L_000001c7cb1b22a0 .functor MUXZ 32, L_000001c7cb1b3c40, L_000001c7cb073330, L_000001c7cb1b3a60, C4<>;
S_000001c7cb0f93d0 .scope module, "fwd_mux_b" "forwarding_mux" 13 69, 17 6 0, S_000001c7cb09c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb165170 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb0a96a0_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb165170;  1 drivers
v000001c7cb0a9a60_0 .net *"_ivl_2", 0 0, L_000001c7cb1b2340;  1 drivers
L_000001c7cb1651b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb0a9e20_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb1651b8;  1 drivers
v000001c7cb0a8f20_0 .net *"_ivl_6", 0 0, L_000001c7cb1b3d80;  1 drivers
v000001c7cb0a8fc0_0 .net *"_ivl_8", 31 0, L_000001c7cb1b3e20;  1 drivers
v000001c7cb0a9740_0 .net "data_from_mem_stage", 31 0, L_000001c7cb071ff0;  alias, 1 drivers
v000001c7cb0a8980_0 .net "data_from_reg_file", 31 0, v000001c7cb0aad20_0;  alias, 1 drivers
v000001c7cb0a9880_0 .net "data_from_wb_stage", 31 0, L_000001c7cb073330;  alias, 1 drivers
v000001c7cb0a8160_0 .net "forward_sel", 1 0, v000001c7cb0ab360_0;  alias, 1 drivers
v000001c7cb0a78a0_0 .net "forwarded_data", 31 0, L_000001c7cb1b5720;  alias, 1 drivers
L_000001c7cb1b2340 .cmp/eq 2, v000001c7cb0ab360_0, L_000001c7cb165170;
L_000001c7cb1b3d80 .cmp/eq 2, v000001c7cb0ab360_0, L_000001c7cb1651b8;
L_000001c7cb1b3e20 .functor MUXZ 32, v000001c7cb0aad20_0, L_000001c7cb071ff0, L_000001c7cb1b3d80, C4<>;
L_000001c7cb1b5720 .functor MUXZ 32, L_000001c7cb1b3e20, L_000001c7cb073330, L_000001c7cb1b2340, C4<>;
S_000001c7cb0f9560 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c7cb0725a0 .functor BUFZ 32, L_000001c7cb072a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb164c60 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c7cb0ab0e0_0 .net/2u *"_ivl_0", 31 0, L_000001c7cb164c60;  1 drivers
v000001c7cb0ab680_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb0aaf00_0 .net "instruction_in", 31 0, L_000001c7cb072a70;  alias, 1 drivers
v000001c7cb0aa280_0 .net "instruction_out", 31 0, L_000001c7cb0725a0;  alias, 1 drivers
v000001c7cb0ab540_0 .net "pc_in", 31 0, v000001c7cb10d340_0;  alias, 1 drivers
v000001c7cb0aa000_0 .net "pc_plus_4_out", 31 0, L_000001c7cb1b2480;  alias, 1 drivers
v000001c7cb0ab220_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
L_000001c7cb1b2480 .arith/sum 32, v000001c7cb10d340_0, L_000001c7cb164c60;
S_000001c7cb0f8110 .scope module, "fwd_unit" "forwarding_unit" 6 395, 19 2 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c7cb0ab5e0_0 .net "ex_rs1_addr", 4 0, v000001c7cb0ab2c0_0;  alias, 1 drivers
v000001c7cb0aaa00_0 .net "ex_rs2_addr", 4 0, v000001c7cb10b900_0;  alias, 1 drivers
v000001c7cb0aabe0_0 .var "forward_a", 1 0;
v000001c7cb0ab360_0 .var "forward_b", 1 0;
v000001c7cb0aa640_0 .net "mem_rd_addr", 4 0, v000001c7cb0a75e0_0;  alias, 1 drivers
v000001c7cb0aa1e0_0 .net "mem_reg_write", 0 0, v000001c7cb0a6a00_0;  alias, 1 drivers
v000001c7cb0aae60_0 .net "wb_rd_addr", 4 0, v000001c7cb10cee0_0;  alias, 1 drivers
v000001c7cb0aa820_0 .net "wb_reg_write", 0 0, v000001c7cb10c940_0;  alias, 1 drivers
E_000001c7cb031cc0/0 .event anyedge, v000001c7cb0a6a00_0, v000001c7cb0a75e0_0, v000001c7cb0ab5e0_0, v000001c7cb0aa820_0;
E_000001c7cb031cc0/1 .event anyedge, v000001c7cb0aae60_0, v000001c7cb0aaa00_0;
E_000001c7cb031cc0 .event/or E_000001c7cb031cc0/0, E_000001c7cb031cc0/1;
S_000001c7cb0f9880 .scope module, "id_ex" "id_ex_buffer" 6 157, 20 4 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v000001c7cb0aa320_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb0aa140_0 .var "ex_ALUCtrl_out", 3 0;
v000001c7cb0aadc0_0 .var "ex_ALUSrc_out", 0 0;
v000001c7cb0aa3c0_0 .var "ex_Branch_out", 0 0;
v000001c7cb0ab400_0 .var "ex_MemToReg_out", 0 0;
v000001c7cb0aa460_0 .var "ex_WriteFromPC_out", 0 0;
v000001c7cb0aa8c0_0 .var "ex_immediate_out", 31 0;
v000001c7cb0aac80_0 .var "ex_instruction_out", 31 0;
v000001c7cb0aa6e0_0 .var "ex_mem_read_out", 0 0;
v000001c7cb0aa960_0 .var "ex_mem_write_out", 0 0;
v000001c7cb0aa500_0 .var "ex_pc_out", 31 0;
v000001c7cb0aaaa0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb0aa5a0_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb0aab40_0 .var "ex_read_data1_out", 31 0;
v000001c7cb0aad20_0 .var "ex_read_data2_out", 31 0;
v000001c7cb0aafa0_0 .var "ex_reg_write_out", 0 0;
v000001c7cb0ab2c0_0 .var "ex_rs1_addr_out", 4 0;
v000001c7cb10b900_0 .var "ex_rs2_addr_out", 4 0;
v000001c7cb10a280_0 .net "id_ALUCtrl_in", 3 0, L_000001c7cb1b2fc0;  alias, 1 drivers
v000001c7cb10c4e0_0 .net "id_ALUSrc_in", 0 0, L_000001c7cb1b2f20;  alias, 1 drivers
v000001c7cb10c800_0 .net "id_Branch_in", 0 0, L_000001c7cb1b3ce0;  alias, 1 drivers
v000001c7cb10c580_0 .net "id_MemToReg_in", 0 0, L_000001c7cb1b1d00;  alias, 1 drivers
v000001c7cb10bae0_0 .net "id_WriteFromPC_in", 0 0, L_000001c7cb1b32e0;  alias, 1 drivers
v000001c7cb10b220_0 .net "id_immediate_in", 31 0, L_000001c7cb0726f0;  alias, 1 drivers
v000001c7cb10a500_0 .net "id_instruction_in", 31 0, L_000001c7cb072370;  alias, 1 drivers
v000001c7cb10aaa0_0 .net "id_mem_read_in", 0 0, L_000001c7cb1b27a0;  alias, 1 drivers
v000001c7cb10a140_0 .net "id_mem_write_in", 0 0, L_000001c7cb1b1c60;  alias, 1 drivers
v000001c7cb10bcc0_0 .net "id_pc_in", 31 0, L_000001c7cb073170;  alias, 1 drivers
v000001c7cb10a960_0 .net "id_pc_plus_4_in", 31 0, L_000001c7cb072f40;  alias, 1 drivers
v000001c7cb10b7c0_0 .net "id_rd_addr_in", 4 0, L_000001c7cb073950;  alias, 1 drivers
v000001c7cb10c300_0 .net "id_read_data1_in", 31 0, L_000001c7cb073b80;  alias, 1 drivers
v000001c7cb10a1e0_0 .net "id_read_data2_in", 31 0, L_000001c7cb072d10;  alias, 1 drivers
v000001c7cb10c760_0 .net "id_reg_write_in", 0 0, L_000001c7cb1b2c00;  alias, 1 drivers
v000001c7cb10b360_0 .net "id_rs1_addr_in", 4 0, L_000001c7cb0727d0;  alias, 1 drivers
v000001c7cb10bfe0_0 .net "id_rs2_addr_in", 4 0, L_000001c7cb0738e0;  alias, 1 drivers
v000001c7cb10c3a0_0 .net "pipeline_stall", 0 0, L_000001c7cb072e60;  alias, 1 drivers
v000001c7cb10c8a0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0f8a70 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c7cb10a460_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb10ae60_0 .var "id_instruction_out", 31 0;
v000001c7cb10c440_0 .var "id_pc_out", 31 0;
v000001c7cb10b0e0_0 .var "id_pc_plus_4_out", 31 0;
v000001c7cb10af00_0 .net "if_instruction_in", 31 0, L_000001c7cb0725a0;  alias, 1 drivers
v000001c7cb10b540_0 .net "if_pc_in", 31 0, v000001c7cb10d340_0;  alias, 1 drivers
v000001c7cb10bd60_0 .net "if_pc_plus_4_in", 31 0, L_000001c7cb1b2480;  alias, 1 drivers
v000001c7cb10c120_0 .net "pipeline_stall", 0 0, L_000001c7cb072e60;  alias, 1 drivers
v000001c7cb10c6c0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0f85c0 .scope module, "mem_stage" "ins_mem" 6 305, 22 8 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v000001c7cb10b4a0_0 .net "alu_result_in", 31 0, v000001c7cb0a5ce0_0;  alias, 1 drivers
v000001c7cb10b040_0 .var "alu_result_out", 31 0;
v000001c7cb10c1c0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb10b2c0_0 .var "mem_address_out", 31 0;
v000001c7cb10a5a0_0 .net "mem_read_data_in", 31 0, L_000001c7cb1b2840;  alias, 1 drivers
v000001c7cb10b400_0 .var "mem_read_en_out", 0 0;
v000001c7cb10afa0_0 .net "mem_read_in", 0 0, v000001c7cb0a5d80_0;  alias, 1 drivers
v000001c7cb10b5e0_0 .net "mem_to_reg_in", 0 0, v000001c7cb0a7220_0;  alias, 1 drivers
v000001c7cb10a320_0 .var "mem_to_reg_out", 0 0;
v000001c7cb10c620_0 .var "mem_write_data_out", 31 0;
v000001c7cb10a3c0_0 .var "mem_write_en_out", 0 0;
v000001c7cb10ab40_0 .net "mem_write_in", 0 0, v000001c7cb0a7360_0;  alias, 1 drivers
v000001c7cb10be00_0 .net "pc_plus_4_in", 31 0, v000001c7cb0a6140_0;  alias, 1 drivers
v000001c7cb10b9a0_0 .var "pc_plus_4_out", 31 0;
v000001c7cb10bea0_0 .net "rd_addr_in", 4 0, v000001c7cb0a75e0_0;  alias, 1 drivers
v000001c7cb10bb80_0 .var "rd_addr_out", 4 0;
v000001c7cb10abe0_0 .var "read_data_out", 31 0;
v000001c7cb10a640_0 .net "reg_write_in", 0 0, v000001c7cb0a6a00_0;  alias, 1 drivers
v000001c7cb10bc20_0 .var "reg_write_out", 0 0;
v000001c7cb10a6e0_0 .net "rs2_data_in", 31 0, v000001c7cb0a6960_0;  alias, 1 drivers
v000001c7cb10adc0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb10a780_0 .net "write_from_pc_in", 0 0, v000001c7cb0a61e0_0;  alias, 1 drivers
v000001c7cb10c080_0 .var "write_from_pc_out", 0 0;
S_000001c7cb0f8c00 .scope module, "mem_wb" "mem_wb_buffer" 6 346, 23 3 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v000001c7cb10ba40_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb10a820_0 .net "mem_alu_result_in", 31 0, v000001c7cb10b040_0;  alias, 1 drivers
v000001c7cb10bf40_0 .net "mem_mem_to_reg_in", 0 0, v000001c7cb10a320_0;  alias, 1 drivers
v000001c7cb10a8c0_0 .net "mem_pc_plus_4_in", 31 0, v000001c7cb10b9a0_0;  alias, 1 drivers
v000001c7cb10aa00_0 .net "mem_rd_addr_in", 4 0, v000001c7cb10bb80_0;  alias, 1 drivers
v000001c7cb10ac80_0 .net "mem_read_data_in", 31 0, v000001c7cb10abe0_0;  alias, 1 drivers
v000001c7cb10ad20_0 .net "mem_reg_write_in", 0 0, v000001c7cb10bc20_0;  alias, 1 drivers
v000001c7cb10b180_0 .net "mem_write_from_pc_in", 0 0, v000001c7cb10c080_0;  alias, 1 drivers
v000001c7cb10b680_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb10b720_0 .var "wb_alu_result_out", 31 0;
v000001c7cb10b860_0 .var "wb_mem_to_reg_out", 0 0;
v000001c7cb10d8e0_0 .var "wb_pc_plus_4_out", 31 0;
v000001c7cb10cee0_0 .var "wb_rd_addr_out", 4 0;
v000001c7cb10de80_0 .var "wb_read_data_out", 31 0;
v000001c7cb10c940_0 .var "wb_reg_write_out", 0 0;
v000001c7cb10db60_0 .var "wb_write_from_pc_out", 0 0;
S_000001c7cb0f88e0 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c7cb10dfc0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb10df20_0 .net "pc_in", 31 0, L_000001c7cb1b2d40;  alias, 1 drivers
v000001c7cb10d340_0 .var "pc_out", 31 0;
v000001c7cb10d2a0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0f9a10 .scope module, "wb_stage" "ins_wb" 6 371, 25 8 0, S_000001c7cb09d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c7cb0739c0 .functor BUFZ 5, v000001c7cb10cee0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb073aa0 .functor BUFZ 1, v000001c7cb10c940_0, C4<0>, C4<0>, C4<0>;
v000001c7cb10ce40_0 .net *"_ivl_0", 31 0, L_000001c7cb1b46e0;  1 drivers
v000001c7cb10c9e0_0 .net "alu_result_in", 31 0, v000001c7cb10b720_0;  alias, 1 drivers
v000001c7cb10d3e0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb10d480_0 .net "mem_to_reg_in", 0 0, v000001c7cb10b860_0;  alias, 1 drivers
v000001c7cb10ca80_0 .net "pc_plus_4_in", 31 0, v000001c7cb10d8e0_0;  alias, 1 drivers
v000001c7cb10dca0_0 .net "rd_addr_in", 4 0, v000001c7cb10cee0_0;  alias, 1 drivers
v000001c7cb10dd40_0 .net "read_data_in", 31 0, v000001c7cb10de80_0;  alias, 1 drivers
v000001c7cb10cb20_0 .net "reg_write_in", 0 0, v000001c7cb10c940_0;  alias, 1 drivers
v000001c7cb10dc00_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb10cf80_0 .net "wb_rd_addr_out", 4 0, L_000001c7cb0739c0;  alias, 1 drivers
v000001c7cb10d980_0 .net "wb_reg_write_en_out", 0 0, L_000001c7cb073aa0;  alias, 1 drivers
v000001c7cb10cbc0_0 .net "wb_write_data_out", 31 0, L_000001c7cb1b4b40;  alias, 1 drivers
v000001c7cb10d520_0 .net "write_from_pc_in", 0 0, v000001c7cb10db60_0;  alias, 1 drivers
L_000001c7cb1b46e0 .functor MUXZ 32, v000001c7cb10b720_0, v000001c7cb10de80_0, v000001c7cb10b860_0, C4<>;
L_000001c7cb1b4b40 .functor MUXZ 32, L_000001c7cb1b46e0, v000001c7cb10d8e0_0, v000001c7cb10db60_0, C4<>;
S_000001c7cb0f82a0 .scope module, "core1" "riscv_core" 5 126, 6 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c7cb073410 .functor BUFZ 32, v000001c7cb11cc90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072990 .functor BUFZ 5, v000001c7cb115300_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb073d40 .functor BUFZ 1, v000001c7cb115080_0, C4<0>, C4<0>, C4<0>;
L_000001c7cb073db0 .functor BUFZ 32, v000001c7cb114e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb073f00 .functor BUFZ 32, L_000001c7cb1b6080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb11df50_0 .net *"_ivl_0", 31 0, L_000001c7cb1b5c20;  1 drivers
v000001c7cb11dff0_0 .net "branch_taken", 0 0, v000001c7cb118690_0;  1 drivers
v000001c7cb11e3b0_0 .net "branch_target", 31 0, v000001c7cb118c30_0;  1 drivers
v000001c7cb11e130_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11e4f0_0 .net "curr_pc", 31 0, v000001c7cb11cc90_0;  1 drivers
v000001c7cb11e090_0 .net "dmem_address_out", 31 0, v000001c7cb11dd70_0;  alias, 1 drivers
v000001c7cb11de10_0 .net "dmem_read_data_in", 31 0, L_000001c7cb1b2160;  alias, 1 drivers
v000001c7cb11e1d0_0 .net "dmem_read_en_out", 0 0, v000001c7cb11d550_0;  alias, 1 drivers
v000001c7cb11e270_0 .net "dmem_write_data_out", 31 0, v000001c7cb11b6b0_0;  alias, 1 drivers
v000001c7cb11e310_0 .net "dmem_write_en_out", 0 0, v000001c7cb11d370_0;  alias, 1 drivers
v000001c7cb11deb0_0 .net "ex_alu_ctrl_in", 3 0, v000001c7cb11ab70_0;  1 drivers
v000001c7cb12a360_0 .net "ex_alu_result_out", 31 0, v000001c7cb1180f0_0;  1 drivers
v000001c7cb129820_0 .net "ex_alu_src_in", 0 0, v000001c7cb11a5d0_0;  1 drivers
v000001c7cb12bc60_0 .net "ex_branch_in", 0 0, v000001c7cb118eb0_0;  1 drivers
v000001c7cb12b940_0 .net "ex_immediate_in", 31 0, v000001c7cb1196d0_0;  1 drivers
v000001c7cb12b440_0 .net "ex_instruction_in", 31 0, v000001c7cb119810_0;  1 drivers
v000001c7cb12a400_0 .net "ex_mem_read_feedback", 0 0, L_000001c7cb073d40;  1 drivers
v000001c7cb12a4a0_0 .net "ex_mem_read_in", 0 0, v000001c7cb119130_0;  1 drivers
v000001c7cb12af40_0 .net "ex_mem_read_out", 0 0, v000001c7cb118730_0;  1 drivers
v000001c7cb129780_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb11acb0_0;  1 drivers
v000001c7cb129be0_0 .net "ex_mem_to_reg_out", 0 0, v000001c7cb116ed0_0;  1 drivers
v000001c7cb12b4e0_0 .net "ex_mem_write_in", 0 0, v000001c7cb1191d0_0;  1 drivers
v000001c7cb12ac20_0 .net "ex_mem_write_out", 0 0, v000001c7cb117e70_0;  1 drivers
v000001c7cb129c80_0 .net "ex_pc_in", 31 0, v000001c7cb11a2b0_0;  1 drivers
v000001c7cb12b8a0_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb11adf0_0;  1 drivers
v000001c7cb12ab80_0 .net "ex_pc_plus_4_out", 31 0, v000001c7cb1170b0_0;  1 drivers
v000001c7cb12b9e0_0 .net "ex_rd_addr_in", 4 0, v000001c7cb11a7b0_0;  1 drivers
v000001c7cb12a860_0 .net "ex_rd_addr_out", 4 0, v000001c7cb1189b0_0;  1 drivers
v000001c7cb12b580_0 .net "ex_rd_feedback", 4 0, L_000001c7cb072990;  1 drivers
v000001c7cb12b800_0 .net "ex_read_data1_in", 31 0, v000001c7cb11ae90_0;  1 drivers
v000001c7cb129640_0 .net "ex_read_data2_in", 31 0, v000001c7cb119950_0;  1 drivers
v000001c7cb12b620_0 .net "ex_read_data2_out", 31 0, v000001c7cb118a50_0;  1 drivers
v000001c7cb12b260_0 .net "ex_reg_write_in", 0 0, v000001c7cb11af30_0;  1 drivers
v000001c7cb12a040_0 .net "ex_reg_write_out", 0 0, v000001c7cb117dd0_0;  1 drivers
v000001c7cb12b300_0 .net "ex_rs1_addr_in", 4 0, v000001c7cb119270_0;  1 drivers
v000001c7cb12ae00_0 .net "ex_rs2_addr_in", 4 0, v000001c7cb11afd0_0;  1 drivers
v000001c7cb12b1c0_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb11a030_0;  1 drivers
v000001c7cb129e60_0 .net "ex_write_from_pc_out", 0 0, v000001c7cb117290_0;  1 drivers
v000001c7cb12aea0_0 .net "forward_a", 1 0, v000001c7cb11ac10_0;  1 drivers
v000001c7cb12a0e0_0 .net "forward_b", 1 0, v000001c7cb11aa30_0;  1 drivers
v000001c7cb12aae0_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b59a0;  1 drivers
v000001c7cb12a540_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b5900;  1 drivers
v000001c7cb12a9a0_0 .net "id_branch_out", 0 0, L_000001c7cb1b63a0;  1 drivers
v000001c7cb12aa40_0 .net "id_immediate_out", 31 0, L_000001c7cb0724c0;  1 drivers
v000001c7cb12b6c0_0 .net "id_instruction_debug_out", 31 0, L_000001c7cb072840;  1 drivers
v000001c7cb129d20_0 .net "id_instruction_in", 31 0, v000001c7cb11c970_0;  1 drivers
v000001c7cb12b760_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b4aa0;  1 drivers
v000001c7cb129dc0_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b5860;  1 drivers
v000001c7cb12ad60_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b4280;  1 drivers
v000001c7cb12afe0_0 .net "id_pc_in", 31 0, v000001c7cb11c790_0;  1 drivers
v000001c7cb12acc0_0 .net "id_pc_out_pass", 31 0, L_000001c7cb072450;  1 drivers
v000001c7cb12b3a0_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb11c5b0_0;  1 drivers
v000001c7cb12ba80_0 .net "id_pc_plus_4_out", 31 0, L_000001c7cb072300;  1 drivers
v000001c7cb12bb20_0 .net "id_rd_addr_out", 4 0, L_000001c7cb072680;  1 drivers
v000001c7cb12a5e0_0 .net "id_read_data1_out", 31 0, L_000001c7cb072ed0;  1 drivers
v000001c7cb12a680_0 .net "id_read_data2_out", 31 0, L_000001c7cb072fb0;  1 drivers
v000001c7cb12b080_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b5680;  1 drivers
v000001c7cb1298c0_0 .net "id_rs1_addr_out", 4 0, L_000001c7cb072530;  1 drivers
v000001c7cb12bbc0_0 .net "id_rs2_addr_out", 4 0, L_000001c7cb072610;  1 drivers
v000001c7cb12a900_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b5a40;  1 drivers
v000001c7cb12bd00_0 .net "if_instruction_in", 31 0, L_000001c7cb072ae0;  1 drivers
v000001c7cb12a180_0 .net "imem_address_out", 31 0, L_000001c7cb073410;  alias, 1 drivers
v000001c7cb12bda0_0 .net "imem_data_in", 31 0, L_000001c7cb0731e0;  alias, 1 drivers
v000001c7cb1296e0_0 .net "ma_alu_result_out", 31 0, v000001c7cb114e00_0;  1 drivers
v000001c7cb129960_0 .net "ma_mem_read_out", 0 0, v000001c7cb115080_0;  1 drivers
v000001c7cb129a00_0 .net "ma_mem_to_reg_out", 0 0, v000001c7cb115120_0;  1 drivers
v000001c7cb129aa0_0 .net "ma_mem_write_out", 0 0, v000001c7cb1151c0_0;  1 drivers
v000001c7cb129b40_0 .net "ma_pc_plus_4_out", 31 0, v000001c7cb115260_0;  1 drivers
v000001c7cb129f00_0 .net "ma_rd_addr_out", 4 0, v000001c7cb115300_0;  1 drivers
v000001c7cb129fa0_0 .net "ma_reg_write_out", 0 0, v000001c7cb1154e0_0;  1 drivers
v000001c7cb12a220_0 .net "ma_write_data_out", 31 0, v000001c7cb115440_0;  1 drivers
v000001c7cb12a2c0_0 .net "ma_write_from_pc_out", 0 0, v000001c7cb117f10_0;  1 drivers
v000001c7cb12b120_0 .net "mem_alu_result_to_wb", 31 0, v000001c7cb11db90_0;  1 drivers
v000001c7cb12a720_0 .net "mem_forward_data", 31 0, L_000001c7cb073db0;  1 drivers
v000001c7cb12a7c0_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c7cb11d050_0;  1 drivers
v000001c7cb12c520_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c7cb11bf70_0;  1 drivers
v000001c7cb12c3e0_0 .net "mem_rd_addr_to_wb", 4 0, v000001c7cb11d9b0_0;  1 drivers
v000001c7cb12c160_0 .net "mem_read_data_to_wb", 31 0, v000001c7cb11b750_0;  1 drivers
v000001c7cb12bee0_0 .net "mem_reg_write_to_wb", 0 0, v000001c7cb11b7f0_0;  1 drivers
v000001c7cb12c480_0 .net "mem_write_from_pc_to_wb", 0 0, v000001c7cb11c650_0;  1 drivers
v000001c7cb12be40_0 .net "next_pc", 31 0, L_000001c7cb1b5540;  1 drivers
v000001c7cb12bf80_0 .net "pc_plus_4", 31 0, L_000001c7cb1b5180;  1 drivers
v000001c7cb12c200_0 .net "pipeline_stall", 0 0, L_000001c7cb072a00;  1 drivers
v000001c7cb12c2a0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb12c020_0 .net "wb_alu_result_in", 31 0, v000001c7cb11c830_0;  1 drivers
v000001c7cb12c0c0_0 .net "wb_forward_data", 31 0, L_000001c7cb073f00;  1 drivers
v000001c7cb12c340_0 .net "wb_mem_to_reg_in", 0 0, v000001c7cb11bed0_0;  1 drivers
v000001c7cb125180_0 .net "wb_pc_plus_4_in", 31 0, v000001c7cb11c1f0_0;  1 drivers
v000001c7cb1257c0_0 .net "wb_rd_addr_in", 4 0, v000001c7cb11b890_0;  1 drivers
v000001c7cb126c60_0 .net "wb_rd_feedback", 4 0, L_000001c7cb073cd0;  1 drivers
v000001c7cb1264e0_0 .net "wb_read_data_in", 31 0, v000001c7cb11bb10_0;  1 drivers
v000001c7cb126800_0 .net "wb_reg_write_feedback", 0 0, L_000001c7cb073c60;  1 drivers
v000001c7cb124f00_0 .net "wb_reg_write_in", 0 0, v000001c7cb11c8d0_0;  1 drivers
v000001c7cb126d00_0 .net "wb_write_data_feedback", 31 0, L_000001c7cb1b6080;  1 drivers
v000001c7cb1261c0_0 .net "wb_write_from_pc_in", 0 0, v000001c7cb11d2d0_0;  1 drivers
L_000001c7cb1b5c20 .functor MUXZ 32, L_000001c7cb1b5180, v000001c7cb11cc90_0, L_000001c7cb072a00, C4<>;
L_000001c7cb1b5540 .functor MUXZ 32, L_000001c7cb1b5c20, v000001c7cb118c30_0, v000001c7cb118690_0, C4<>;
S_000001c7cb0f8750 .scope module, "decode_stage" "ins_decode" 6 105, 7 3 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_000001c7cb072300 .functor BUFZ 32, v000001c7cb11c5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072450 .functor BUFZ 32, v000001c7cb11c790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072ed0 .functor BUFZ 32, L_000001c7cb1b55e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072fb0 .functor BUFZ 32, L_000001c7cb1b4960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb0724c0 .functor BUFZ 32, v000001c7cb1129c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb072530 .functor BUFZ 5, L_000001c7cb1b6300, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb072610 .functor BUFZ 5, L_000001c7cb1b5cc0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb072680 .functor BUFZ 5, L_000001c7cb1b66c0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb072840 .functor BUFZ 32, v000001c7cb11c970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb165488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb114680_0 .net/2u *"_ivl_24", 0 0, L_000001c7cb165488;  1 drivers
L_000001c7cb1654d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb114860_0 .net/2u *"_ivl_28", 0 0, L_000001c7cb1654d0;  1 drivers
L_000001c7cb165518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb114720_0 .net/2u *"_ivl_32", 0 0, L_000001c7cb165518;  1 drivers
L_000001c7cb165560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb113c80_0 .net/2u *"_ivl_36", 0 0, L_000001c7cb165560;  1 drivers
L_000001c7cb1655a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb112a60_0 .net/2u *"_ivl_40", 0 0, L_000001c7cb1655a8;  1 drivers
L_000001c7cb1655f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb1135a0_0 .net/2u *"_ivl_44", 0 0, L_000001c7cb1655f0;  1 drivers
L_000001c7cb165638 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c7cb112ec0_0 .net/2u *"_ivl_48", 3 0, L_000001c7cb165638;  1 drivers
L_000001c7cb165680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb113be0_0 .net/2u *"_ivl_52", 0 0, L_000001c7cb165680;  1 drivers
v000001c7cb113d20_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb112b00_0 .net "ctrl_alu_ctrl", 3 0, v000001c7cb110d10_0;  1 drivers
v000001c7cb113820_0 .net "ctrl_alu_src", 0 0, v000001c7cb111710_0;  1 drivers
v000001c7cb114900_0 .net "ctrl_branch", 0 0, v000001c7cb111350_0;  1 drivers
v000001c7cb113320_0 .net "ctrl_mem_read", 0 0, v000001c7cb111df0_0;  1 drivers
v000001c7cb1138c0_0 .net "ctrl_mem_to_reg", 0 0, v000001c7cb111030_0;  1 drivers
v000001c7cb112e20_0 .net "ctrl_mem_write", 0 0, v000001c7cb110e50_0;  1 drivers
v000001c7cb112f60_0 .net "ctrl_reg_write", 0 0, v000001c7cb111e90_0;  1 drivers
v000001c7cb1133c0_0 .net "ctrl_write_from_pc", 0 0, v000001c7cb111f30_0;  1 drivers
v000001c7cb113000_0 .net "ex_mem_read_in", 0 0, L_000001c7cb073d40;  alias, 1 drivers
v000001c7cb113460_0 .net "ex_rd_addr_in", 4 0, L_000001c7cb072990;  alias, 1 drivers
v000001c7cb113140_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b59a0;  alias, 1 drivers
v000001c7cb1131e0_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b5900;  alias, 1 drivers
v000001c7cb113a00_0 .net "id_branch_out", 0 0, L_000001c7cb1b63a0;  alias, 1 drivers
v000001c7cb113500_0 .net "id_immediate_out", 31 0, L_000001c7cb0724c0;  alias, 1 drivers
v000001c7cb113dc0_0 .net "id_instruction_in", 31 0, v000001c7cb11c970_0;  alias, 1 drivers
v000001c7cb113280_0 .net "id_instruction_out", 31 0, L_000001c7cb072840;  alias, 1 drivers
v000001c7cb113640_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b4aa0;  alias, 1 drivers
v000001c7cb113960_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b5860;  alias, 1 drivers
v000001c7cb113aa0_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b4280;  alias, 1 drivers
v000001c7cb113e60_0 .net "id_pc_in", 31 0, v000001c7cb11c790_0;  alias, 1 drivers
v000001c7cb113b40_0 .net "id_pc_out", 31 0, L_000001c7cb072450;  alias, 1 drivers
v000001c7cb113f00_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb11c5b0_0;  alias, 1 drivers
v000001c7cb114040_0 .net "id_pc_plus_4_out", 31 0, L_000001c7cb072300;  alias, 1 drivers
v000001c7cb1140e0_0 .net "id_rd_addr_out", 4 0, L_000001c7cb072680;  alias, 1 drivers
v000001c7cb116200_0 .net "id_read_data1_out", 31 0, L_000001c7cb072ed0;  alias, 1 drivers
v000001c7cb1160c0_0 .net "id_read_data2_out", 31 0, L_000001c7cb072fb0;  alias, 1 drivers
v000001c7cb1156c0_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b5680;  alias, 1 drivers
v000001c7cb114fe0_0 .net "id_rs1_addr_out", 4 0, L_000001c7cb072530;  alias, 1 drivers
v000001c7cb115760_0 .net "id_rs2_addr_out", 4 0, L_000001c7cb072610;  alias, 1 drivers
v000001c7cb115620_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b5a40;  alias, 1 drivers
v000001c7cb1158a0_0 .net "immediate", 31 0, v000001c7cb1129c0_0;  1 drivers
o000001c7cb0b6388 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb115ee0_0 .net "pipeline_stall", 0 0, o000001c7cb0b6388;  0 drivers
v000001c7cb116160_0 .net "pipeline_stall_out", 0 0, L_000001c7cb072a00;  alias, 1 drivers
v000001c7cb115b20_0 .net "rd", 4 0, L_000001c7cb1b66c0;  1 drivers
v000001c7cb1153a0_0 .net "reg_read_data1", 31 0, L_000001c7cb1b55e0;  1 drivers
v000001c7cb115940_0 .net "reg_read_data2", 31 0, L_000001c7cb1b4960;  1 drivers
v000001c7cb114ea0_0 .net "rs1", 4 0, L_000001c7cb1b6300;  1 drivers
v000001c7cb1159e0_0 .net "rs2", 4 0, L_000001c7cb1b5cc0;  1 drivers
v000001c7cb115800_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb115a80_0 .net "wb_reg_write_en_in", 0 0, L_000001c7cb073c60;  alias, 1 drivers
v000001c7cb115bc0_0 .net "wb_write_addr_in", 4 0, L_000001c7cb073cd0;  alias, 1 drivers
v000001c7cb115e40_0 .net "wb_write_data_in", 31 0, L_000001c7cb1b6080;  alias, 1 drivers
L_000001c7cb1b6300 .part v000001c7cb11c970_0, 15, 5;
L_000001c7cb1b5cc0 .part v000001c7cb11c970_0, 20, 5;
L_000001c7cb1b66c0 .part v000001c7cb11c970_0, 7, 5;
L_000001c7cb1b4aa0 .functor MUXZ 1, v000001c7cb111df0_0, L_000001c7cb165488, L_000001c7cb072a00, C4<>;
L_000001c7cb1b4280 .functor MUXZ 1, v000001c7cb110e50_0, L_000001c7cb1654d0, L_000001c7cb072a00, C4<>;
L_000001c7cb1b5680 .functor MUXZ 1, v000001c7cb111e90_0, L_000001c7cb165518, L_000001c7cb072a00, C4<>;
L_000001c7cb1b5860 .functor MUXZ 1, v000001c7cb111030_0, L_000001c7cb165560, L_000001c7cb072a00, C4<>;
L_000001c7cb1b5900 .functor MUXZ 1, v000001c7cb111710_0, L_000001c7cb1655a8, L_000001c7cb072a00, C4<>;
L_000001c7cb1b63a0 .functor MUXZ 1, v000001c7cb111350_0, L_000001c7cb1655f0, L_000001c7cb072a00, C4<>;
L_000001c7cb1b59a0 .functor MUXZ 4, v000001c7cb110d10_0, L_000001c7cb165638, L_000001c7cb072a00, C4<>;
L_000001c7cb1b5a40 .functor MUXZ 1, v000001c7cb111f30_0, L_000001c7cb165680, L_000001c7cb072a00, C4<>;
S_000001c7cb0f9ba0 .scope module, "control_unit_inst" "control_unit" 7 83, 8 6 0, S_000001c7cb0f8750;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c7cb112100 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c7cb112138 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c7cb112170 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c7cb1121a8 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c7cb1121e0 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c7cb112218 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c7cb112250 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c7cb112288 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c7cb1122c0 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c7cb1122f8 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c7cb112330 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c7cb112368 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c7cb1123a0 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c7cb1123d8 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c7cb112410 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c7cb112448 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c7cb112480 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c7cb1124b8 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c7cb1124f0 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c7cb112528 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c7cb112560 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c7cb110d10_0 .var "ALUCtrl", 3 0;
v000001c7cb111710_0 .var "ALUSrc", 0 0;
v000001c7cb111350_0 .var "Branch", 0 0;
v000001c7cb111df0_0 .var "MemRead", 0 0;
v000001c7cb111030_0 .var "MemToReg", 0 0;
v000001c7cb110e50_0 .var "MemWrite", 0 0;
v000001c7cb111e90_0 .var "RegWrite", 0 0;
v000001c7cb111f30_0 .var "WriteFromPC", 0 0;
v000001c7cb110ef0_0 .net "funct3", 2 0, L_000001c7cb1b5400;  1 drivers
v000001c7cb111fd0_0 .net "funct7", 6 0, L_000001c7cb1b57c0;  1 drivers
v000001c7cb111490_0 .net "instr", 31 0, v000001c7cb11c970_0;  alias, 1 drivers
v000001c7cb111850_0 .net "opcode", 6 0, L_000001c7cb1b4f00;  1 drivers
E_000001c7cb031d00 .event anyedge, v000001c7cb111850_0, v000001c7cb110ef0_0, v000001c7cb111fd0_0;
L_000001c7cb1b4f00 .part v000001c7cb11c970_0, 0, 7;
L_000001c7cb1b5400 .part v000001c7cb11c970_0, 12, 3;
L_000001c7cb1b57c0 .part v000001c7cb11c970_0, 25, 7;
S_000001c7cb0f8d90 .scope module, "hazard_unit_inst" "hazard_unit" 7 96, 9 1 0, S_000001c7cb0f8750;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c7cb073480 .functor AND 1, L_000001c7cb073d40, L_000001c7cb1b4820, C4<1>, C4<1>;
L_000001c7cb073b10 .functor OR 1, L_000001c7cb1b6260, L_000001c7cb1b4a00, C4<0>, C4<0>;
L_000001c7cb072a00 .functor AND 1, L_000001c7cb073480, L_000001c7cb073b10, C4<1>, C4<1>;
L_000001c7cb165440 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb111210_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb165440;  1 drivers
v000001c7cb1112b0_0 .net *"_ivl_11", 0 0, L_000001c7cb073b10;  1 drivers
v000001c7cb1113f0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b4820;  1 drivers
v000001c7cb1115d0_0 .net *"_ivl_5", 0 0, L_000001c7cb073480;  1 drivers
v000001c7cb111670_0 .net *"_ivl_6", 0 0, L_000001c7cb1b6260;  1 drivers
v000001c7cb1117b0_0 .net *"_ivl_8", 0 0, L_000001c7cb1b4a00;  1 drivers
v000001c7cb1118f0_0 .net "ex_mem_read", 0 0, L_000001c7cb073d40;  alias, 1 drivers
v000001c7cb114220_0 .net "ex_rd_addr", 4 0, L_000001c7cb072990;  alias, 1 drivers
v000001c7cb112ce0_0 .net "id_rs1_addr", 4 0, L_000001c7cb1b6300;  alias, 1 drivers
v000001c7cb1149a0_0 .net "id_rs2_addr", 4 0, L_000001c7cb1b5cc0;  alias, 1 drivers
v000001c7cb114400_0 .net "pipeline_stall", 0 0, L_000001c7cb072a00;  alias, 1 drivers
L_000001c7cb1b4820 .cmp/ne 5, L_000001c7cb072990, L_000001c7cb165440;
L_000001c7cb1b6260 .cmp/eq 5, L_000001c7cb072990, L_000001c7cb1b6300;
L_000001c7cb1b4a00 .cmp/eq 5, L_000001c7cb072990, L_000001c7cb1b5cc0;
S_000001c7cb0f8f20 .scope module, "imm_gen_inst" "imm_gen" 7 77, 10 2 0, S_000001c7cb0f8750;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c7cae4d780 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c7cae4d7b8 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c7cae4d7f0 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c7cae4d828 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c7cae4d860 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c7cae4d898 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c7cae4d8d0 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c7cae4d908 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c7cae4d940 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c7cb1129c0_0 .var "immediate_out", 31 0;
v000001c7cb1127e0_0 .net "instruction", 31 0, v000001c7cb11c970_0;  alias, 1 drivers
v000001c7cb1136e0_0 .net "opcode", 6 0, L_000001c7cb1b5360;  1 drivers
E_000001c7cb032100 .event anyedge, v000001c7cb1136e0_0, v000001c7cb111490_0;
L_000001c7cb1b5360 .part v000001c7cb11c970_0, 0, 7;
S_000001c7cb0f90b0 .scope module, "rf" "reg_file" 7 64, 11 2 0, S_000001c7cb0f8750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c7cb165290 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb114a40_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb165290;  1 drivers
L_000001c7cb165320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb113780_0 .net *"_ivl_11", 1 0, L_000001c7cb165320;  1 drivers
L_000001c7cb165368 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb114180_0 .net/2u *"_ivl_14", 4 0, L_000001c7cb165368;  1 drivers
v000001c7cb114d60_0 .net *"_ivl_16", 0 0, L_000001c7cb1b45a0;  1 drivers
L_000001c7cb1653b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb114ae0_0 .net/2u *"_ivl_18", 31 0, L_000001c7cb1653b0;  1 drivers
v000001c7cb1145e0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b48c0;  1 drivers
v000001c7cb1142c0_0 .net *"_ivl_20", 31 0, L_000001c7cb1b5ea0;  1 drivers
v000001c7cb1147c0_0 .net *"_ivl_22", 6 0, L_000001c7cb1b52c0;  1 drivers
L_000001c7cb1653f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb1144a0_0 .net *"_ivl_25", 1 0, L_000001c7cb1653f8;  1 drivers
L_000001c7cb1652d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb112c40_0 .net/2u *"_ivl_4", 31 0, L_000001c7cb1652d8;  1 drivers
v000001c7cb112600_0 .net *"_ivl_6", 31 0, L_000001c7cb1b4e60;  1 drivers
v000001c7cb112920_0 .net *"_ivl_8", 6 0, L_000001c7cb1b5b80;  1 drivers
v000001c7cb112d80_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb114b80_0 .var/i "i", 31 0;
v000001c7cb114c20_0 .net "read_addr1", 4 0, L_000001c7cb1b6300;  alias, 1 drivers
v000001c7cb113fa0_0 .net "read_addr2", 4 0, L_000001c7cb1b5cc0;  alias, 1 drivers
v000001c7cb114cc0_0 .net "read_data1", 31 0, L_000001c7cb1b55e0;  alias, 1 drivers
v000001c7cb114540_0 .net "read_data2", 31 0, L_000001c7cb1b4960;  alias, 1 drivers
v000001c7cb1126a0 .array "registers", 31 0, 31 0;
v000001c7cb114360_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb112740_0 .net "write_addr", 4 0, L_000001c7cb073cd0;  alias, 1 drivers
v000001c7cb1130a0_0 .net "write_data", 31 0, L_000001c7cb1b6080;  alias, 1 drivers
v000001c7cb112880_0 .net "write_enable", 0 0, L_000001c7cb073c60;  alias, 1 drivers
L_000001c7cb1b48c0 .cmp/eq 5, L_000001c7cb1b6300, L_000001c7cb165290;
L_000001c7cb1b4e60 .array/port v000001c7cb1126a0, L_000001c7cb1b5b80;
L_000001c7cb1b5b80 .concat [ 5 2 0 0], L_000001c7cb1b6300, L_000001c7cb165320;
L_000001c7cb1b55e0 .functor MUXZ 32, L_000001c7cb1b4e60, L_000001c7cb1652d8, L_000001c7cb1b48c0, C4<>;
L_000001c7cb1b45a0 .cmp/eq 5, L_000001c7cb1b5cc0, L_000001c7cb165368;
L_000001c7cb1b5ea0 .array/port v000001c7cb1126a0, L_000001c7cb1b52c0;
L_000001c7cb1b52c0 .concat [ 5 2 0 0], L_000001c7cb1b5cc0, L_000001c7cb1653f8;
L_000001c7cb1b4960 .functor MUXZ 32, L_000001c7cb1b5ea0, L_000001c7cb1653b0, L_000001c7cb1b45a0, C4<>;
S_000001c7cb0f9240 .scope module, "ex_ma" "ex_ma_buffer" 6 266, 12 4 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v000001c7cb115580_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb115c60_0 .net "ex_alu_result_in", 31 0, v000001c7cb1180f0_0;  alias, 1 drivers
L_000001c7cb1657e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb115f80_0 .net "ex_branch_in", 0 0, L_000001c7cb1657e8;  1 drivers
v000001c7cb116020_0 .net "ex_mem_read_in", 0 0, v000001c7cb118730_0;  alias, 1 drivers
v000001c7cb1162a0_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb116ed0_0;  alias, 1 drivers
v000001c7cb115d00_0 .net "ex_mem_write_in", 0 0, v000001c7cb117e70_0;  alias, 1 drivers
v000001c7cb115da0_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb1170b0_0;  alias, 1 drivers
v000001c7cb114f40_0 .net "ex_rd_addr_in", 4 0, v000001c7cb1189b0_0;  alias, 1 drivers
v000001c7cb116340_0 .net "ex_read_data2_in", 31 0, v000001c7cb118a50_0;  alias, 1 drivers
v000001c7cb1163e0_0 .net "ex_reg_write_in", 0 0, v000001c7cb117dd0_0;  alias, 1 drivers
v000001c7cb116480_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb117290_0;  alias, 1 drivers
v000001c7cb114e00_0 .var "ma_alu_result_out", 31 0;
v000001c7cb115080_0 .var "ma_mem_read_out", 0 0;
v000001c7cb115120_0 .var "ma_mem_to_reg_out", 0 0;
v000001c7cb1151c0_0 .var "ma_mem_write_out", 0 0;
v000001c7cb115260_0 .var "ma_pc_plus_4_out", 31 0;
v000001c7cb115300_0 .var "ma_rd_addr_out", 4 0;
v000001c7cb1154e0_0 .var "ma_reg_write_out", 0 0;
v000001c7cb115440_0 .var "ma_write_data_out", 31 0;
v000001c7cb117f10_0 .var "ma_write_from_pc_out", 0 0;
v000001c7cb117fb0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb11eac0 .scope module, "ex_stage" "ins_ex" 6 216, 13 6 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v000001c7cb116610_0 .net "alu_mux_out_b", 31 0, L_000001c7cb1b4640;  1 drivers
v000001c7cb1173d0_0 .net "alu_result", 31 0, v000001c7cb116e30_0;  1 drivers
v000001c7cb1185f0_0 .net "branch_taken_comb", 0 0, L_000001c7cb0728b0;  1 drivers
v000001c7cb118870_0 .net "branch_target_comb", 31 0, L_000001c7cb1b5fe0;  1 drivers
v000001c7cb117d30_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb1180f0_0 .var "ex_alu_result_out", 31 0;
v000001c7cb118690_0 .var "ex_branch_taken_out", 0 0;
v000001c7cb118c30_0 .var "ex_branch_target_out", 31 0;
v000001c7cb118730_0 .var "ex_mem_read_out", 0 0;
v000001c7cb116ed0_0 .var "ex_mem_to_reg_out", 0 0;
v000001c7cb117e70_0 .var "ex_mem_write_out", 0 0;
v000001c7cb1170b0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb1189b0_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb118a50_0 .var "ex_read_data2_out", 31 0;
v000001c7cb117dd0_0 .var "ex_reg_write_out", 0 0;
v000001c7cb117290_0 .var "ex_write_from_pc_out", 0 0;
v000001c7cb118af0_0 .net "forward_a_in", 1 0, v000001c7cb11ac10_0;  alias, 1 drivers
v000001c7cb118b90_0 .net "forward_b_in", 1 0, v000001c7cb11aa30_0;  alias, 1 drivers
v000001c7cb116c50_0 .net "fwd_data_a", 31 0, L_000001c7cb1b5d60;  1 drivers
v000001c7cb116750_0 .net "fwd_data_b", 31 0, L_000001c7cb1b5220;  1 drivers
v000001c7cb1167f0_0 .net "id_alu_ctrl_in", 3 0, v000001c7cb11ab70_0;  alias, 1 drivers
v000001c7cb1169d0_0 .net "id_alu_src_in", 0 0, v000001c7cb11a5d0_0;  alias, 1 drivers
v000001c7cb116b10_0 .net "id_branch_in", 0 0, v000001c7cb118eb0_0;  alias, 1 drivers
v000001c7cb116cf0_0 .net "id_immediate_in", 31 0, v000001c7cb1196d0_0;  alias, 1 drivers
v000001c7cb116d90_0 .net "id_mem_read_in", 0 0, v000001c7cb119130_0;  alias, 1 drivers
v000001c7cb1171f0_0 .net "id_mem_to_reg_in", 0 0, v000001c7cb11acb0_0;  alias, 1 drivers
v000001c7cb119ef0_0 .net "id_mem_write_in", 0 0, v000001c7cb1191d0_0;  alias, 1 drivers
v000001c7cb11b250_0 .net "id_pc_in", 31 0, v000001c7cb11a2b0_0;  alias, 1 drivers
v000001c7cb11ad50_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb11adf0_0;  alias, 1 drivers
v000001c7cb118f50_0 .net "id_rd_addr_in", 4 0, v000001c7cb11a7b0_0;  alias, 1 drivers
v000001c7cb11b1b0_0 .net "id_read_data1_in", 31 0, v000001c7cb11ae90_0;  alias, 1 drivers
v000001c7cb11a3f0_0 .net "id_read_data2_in", 31 0, v000001c7cb119950_0;  alias, 1 drivers
v000001c7cb11b390_0 .net "id_reg_write_in", 0 0, v000001c7cb11af30_0;  alias, 1 drivers
v000001c7cb118ff0_0 .net "id_write_from_pc_in", 0 0, v000001c7cb11a030_0;  alias, 1 drivers
v000001c7cb11a350_0 .net "mem_forward_data_in", 31 0, L_000001c7cb073db0;  alias, 1 drivers
v000001c7cb11b110_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb11b2f0_0 .net "wb_forward_data_in", 31 0, L_000001c7cb073f00;  alias, 1 drivers
S_000001c7cb11ec50 .scope module, "alu_inst" "ALU" 13 86, 14 1 0, S_000001c7cb11eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c7cae418e0 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c7cae41918 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c7cae41950 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c7cae41988 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c7cae419c0 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c7cae419f8 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c7cae41a30 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c7cae41a68 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c7cae41aa0 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c7cae41ad8 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c7cae41b10 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c7cae41b48 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c7cb118cd0_0 .net "A", 31 0, L_000001c7cb1b5d60;  alias, 1 drivers
v000001c7cb118410_0 .net "ALU_control", 3 0, v000001c7cb11ab70_0;  alias, 1 drivers
v000001c7cb118190_0 .net "B", 31 0, L_000001c7cb1b4640;  alias, 1 drivers
v000001c7cb116e30_0 .var "result", 31 0;
E_000001c7cb032440 .event anyedge, v000001c7cb118410_0, v000001c7cb118cd0_0, v000001c7cb118190_0;
S_000001c7cb11f290 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 78, 15 1 0, S_000001c7cb11eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c7cb117790_0 .net "alu_src", 0 0, v000001c7cb11a5d0_0;  alias, 1 drivers
v000001c7cb1184b0_0 .net "imm", 31 0, v000001c7cb1196d0_0;  alias, 1 drivers
v000001c7cb1187d0_0 .net "mux_out", 31 0, L_000001c7cb1b4640;  alias, 1 drivers
v000001c7cb118230_0 .net "rs2", 31 0, L_000001c7cb1b5220;  alias, 1 drivers
L_000001c7cb1b4640 .functor MUXZ 32, L_000001c7cb1b5220, v000001c7cb1196d0_0, v000001c7cb11a5d0_0, C4<>;
S_000001c7cb11fbf0 .scope module, "branch_unit" "branch_logic" 13 94, 16 3 0, S_000001c7cb11eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c7cb0728b0 .functor AND 1, v000001c7cb118eb0_0, L_000001c7cb1b4be0, C4<1>, C4<1>;
v000001c7cb117470_0 .net "branch_in", 0 0, v000001c7cb118eb0_0;  alias, 1 drivers
v000001c7cb116f70_0 .net "branch_taken_out", 0 0, L_000001c7cb0728b0;  alias, 1 drivers
v000001c7cb116890_0 .net "branch_target_out", 31 0, L_000001c7cb1b5fe0;  alias, 1 drivers
v000001c7cb1175b0_0 .net "current_pc", 31 0, v000001c7cb11a2b0_0;  alias, 1 drivers
v000001c7cb117a10_0 .net "immediate", 31 0, v000001c7cb1196d0_0;  alias, 1 drivers
v000001c7cb118050_0 .net "is_equal", 0 0, L_000001c7cb1b4be0;  1 drivers
v000001c7cb117b50_0 .net "rs1_data", 31 0, L_000001c7cb1b5d60;  alias, 1 drivers
v000001c7cb116a70_0 .net "rs2_data", 31 0, L_000001c7cb1b5220;  alias, 1 drivers
L_000001c7cb1b4be0 .cmp/eq 32, L_000001c7cb1b5d60, L_000001c7cb1b5220;
L_000001c7cb1b5fe0 .arith/sum 32, v000001c7cb11a2b0_0, v000001c7cb1196d0_0;
S_000001c7cb11e610 .scope module, "fwd_mux_a" "forwarding_mux" 13 61, 17 6 0, S_000001c7cb11eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb1656c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb118370_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb1656c8;  1 drivers
v000001c7cb117830_0 .net *"_ivl_2", 0 0, L_000001c7cb1b64e0;  1 drivers
L_000001c7cb165710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb118550_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb165710;  1 drivers
v000001c7cb116930_0 .net *"_ivl_6", 0 0, L_000001c7cb1b4d20;  1 drivers
v000001c7cb1166b0_0 .net *"_ivl_8", 31 0, L_000001c7cb1b5f40;  1 drivers
v000001c7cb1178d0_0 .net "data_from_mem_stage", 31 0, L_000001c7cb073db0;  alias, 1 drivers
v000001c7cb118d70_0 .net "data_from_reg_file", 31 0, v000001c7cb11ae90_0;  alias, 1 drivers
v000001c7cb117970_0 .net "data_from_wb_stage", 31 0, L_000001c7cb073f00;  alias, 1 drivers
v000001c7cb117010_0 .net "forward_sel", 1 0, v000001c7cb11ac10_0;  alias, 1 drivers
v000001c7cb117150_0 .net "forwarded_data", 31 0, L_000001c7cb1b5d60;  alias, 1 drivers
L_000001c7cb1b64e0 .cmp/eq 2, v000001c7cb11ac10_0, L_000001c7cb1656c8;
L_000001c7cb1b4d20 .cmp/eq 2, v000001c7cb11ac10_0, L_000001c7cb165710;
L_000001c7cb1b5f40 .functor MUXZ 32, v000001c7cb11ae90_0, L_000001c7cb073db0, L_000001c7cb1b4d20, C4<>;
L_000001c7cb1b5d60 .functor MUXZ 32, L_000001c7cb1b5f40, L_000001c7cb073f00, L_000001c7cb1b64e0, C4<>;
S_000001c7cb11f740 .scope module, "fwd_mux_b" "forwarding_mux" 13 69, 17 6 0, S_000001c7cb11eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb165758 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb117330_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb165758;  1 drivers
v000001c7cb117ab0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b6620;  1 drivers
L_000001c7cb1657a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb1182d0_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb1657a0;  1 drivers
v000001c7cb117bf0_0 .net *"_ivl_6", 0 0, L_000001c7cb1b4fa0;  1 drivers
v000001c7cb117510_0 .net *"_ivl_8", 31 0, L_000001c7cb1b5040;  1 drivers
v000001c7cb117650_0 .net "data_from_mem_stage", 31 0, L_000001c7cb073db0;  alias, 1 drivers
v000001c7cb116bb0_0 .net "data_from_reg_file", 31 0, v000001c7cb119950_0;  alias, 1 drivers
v000001c7cb1176f0_0 .net "data_from_wb_stage", 31 0, L_000001c7cb073f00;  alias, 1 drivers
v000001c7cb117c90_0 .net "forward_sel", 1 0, v000001c7cb11aa30_0;  alias, 1 drivers
v000001c7cb118910_0 .net "forwarded_data", 31 0, L_000001c7cb1b5220;  alias, 1 drivers
L_000001c7cb1b6620 .cmp/eq 2, v000001c7cb11aa30_0, L_000001c7cb165758;
L_000001c7cb1b4fa0 .cmp/eq 2, v000001c7cb11aa30_0, L_000001c7cb1657a0;
L_000001c7cb1b5040 .functor MUXZ 32, v000001c7cb119950_0, L_000001c7cb073db0, L_000001c7cb1b4fa0, C4<>;
L_000001c7cb1b5220 .functor MUXZ 32, L_000001c7cb1b5040, L_000001c7cb073f00, L_000001c7cb1b6620, C4<>;
S_000001c7cb11f420 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c7cb072ae0 .functor BUFZ 32, L_000001c7cb0731e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb165248 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c7cb119db0_0 .net/2u *"_ivl_0", 31 0, L_000001c7cb165248;  1 drivers
v000001c7cb118e10_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11a990_0 .net "instruction_in", 31 0, L_000001c7cb0731e0;  alias, 1 drivers
v000001c7cb1198b0_0 .net "instruction_out", 31 0, L_000001c7cb072ae0;  alias, 1 drivers
v000001c7cb11b430_0 .net "pc_in", 31 0, v000001c7cb11cc90_0;  alias, 1 drivers
v000001c7cb119f90_0 .net "pc_plus_4_out", 31 0, L_000001c7cb1b5180;  alias, 1 drivers
v000001c7cb11a670_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
L_000001c7cb1b5180 .arith/sum 32, v000001c7cb11cc90_0, L_000001c7cb165248;
S_000001c7cb11ff10 .scope module, "fwd_unit" "forwarding_unit" 6 395, 19 2 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c7cb11a490_0 .net "ex_rs1_addr", 4 0, v000001c7cb119270_0;  alias, 1 drivers
v000001c7cb11b4d0_0 .net "ex_rs2_addr", 4 0, v000001c7cb11afd0_0;  alias, 1 drivers
v000001c7cb11ac10_0 .var "forward_a", 1 0;
v000001c7cb11aa30_0 .var "forward_b", 1 0;
v000001c7cb119770_0 .net "mem_rd_addr", 4 0, v000001c7cb115300_0;  alias, 1 drivers
v000001c7cb11a530_0 .net "mem_reg_write", 0 0, v000001c7cb1154e0_0;  alias, 1 drivers
v000001c7cb119090_0 .net "wb_rd_addr", 4 0, v000001c7cb11b890_0;  alias, 1 drivers
v000001c7cb11aad0_0 .net "wb_reg_write", 0 0, v000001c7cb11c8d0_0;  alias, 1 drivers
E_000001c7cb032480/0 .event anyedge, v000001c7cb1154e0_0, v000001c7cb115300_0, v000001c7cb11a490_0, v000001c7cb11aad0_0;
E_000001c7cb032480/1 .event anyedge, v000001c7cb119090_0, v000001c7cb11b4d0_0;
E_000001c7cb032480 .event/or E_000001c7cb032480/0, E_000001c7cb032480/1;
S_000001c7cb1200a0 .scope module, "id_ex" "id_ex_buffer" 6 157, 20 4 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v000001c7cb11b570_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11ab70_0 .var "ex_ALUCtrl_out", 3 0;
v000001c7cb11a5d0_0 .var "ex_ALUSrc_out", 0 0;
v000001c7cb118eb0_0 .var "ex_Branch_out", 0 0;
v000001c7cb11acb0_0 .var "ex_MemToReg_out", 0 0;
v000001c7cb11a030_0 .var "ex_WriteFromPC_out", 0 0;
v000001c7cb1196d0_0 .var "ex_immediate_out", 31 0;
v000001c7cb119810_0 .var "ex_instruction_out", 31 0;
v000001c7cb119130_0 .var "ex_mem_read_out", 0 0;
v000001c7cb1191d0_0 .var "ex_mem_write_out", 0 0;
v000001c7cb11a2b0_0 .var "ex_pc_out", 31 0;
v000001c7cb11adf0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb11a7b0_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb11ae90_0 .var "ex_read_data1_out", 31 0;
v000001c7cb119950_0 .var "ex_read_data2_out", 31 0;
v000001c7cb11af30_0 .var "ex_reg_write_out", 0 0;
v000001c7cb119270_0 .var "ex_rs1_addr_out", 4 0;
v000001c7cb11afd0_0 .var "ex_rs2_addr_out", 4 0;
v000001c7cb119310_0 .net "id_ALUCtrl_in", 3 0, L_000001c7cb1b59a0;  alias, 1 drivers
v000001c7cb1193b0_0 .net "id_ALUSrc_in", 0 0, L_000001c7cb1b5900;  alias, 1 drivers
v000001c7cb11a0d0_0 .net "id_Branch_in", 0 0, L_000001c7cb1b63a0;  alias, 1 drivers
v000001c7cb11a710_0 .net "id_MemToReg_in", 0 0, L_000001c7cb1b5860;  alias, 1 drivers
v000001c7cb11b070_0 .net "id_WriteFromPC_in", 0 0, L_000001c7cb1b5a40;  alias, 1 drivers
v000001c7cb119450_0 .net "id_immediate_in", 31 0, L_000001c7cb0724c0;  alias, 1 drivers
v000001c7cb11a170_0 .net "id_instruction_in", 31 0, L_000001c7cb072840;  alias, 1 drivers
v000001c7cb119d10_0 .net "id_mem_read_in", 0 0, L_000001c7cb1b4aa0;  alias, 1 drivers
v000001c7cb11a850_0 .net "id_mem_write_in", 0 0, L_000001c7cb1b4280;  alias, 1 drivers
v000001c7cb119e50_0 .net "id_pc_in", 31 0, L_000001c7cb072450;  alias, 1 drivers
v000001c7cb1194f0_0 .net "id_pc_plus_4_in", 31 0, L_000001c7cb072300;  alias, 1 drivers
v000001c7cb11a210_0 .net "id_rd_addr_in", 4 0, L_000001c7cb072680;  alias, 1 drivers
v000001c7cb11a8f0_0 .net "id_read_data1_in", 31 0, L_000001c7cb072ed0;  alias, 1 drivers
v000001c7cb119590_0 .net "id_read_data2_in", 31 0, L_000001c7cb072fb0;  alias, 1 drivers
v000001c7cb119630_0 .net "id_reg_write_in", 0 0, L_000001c7cb1b5680;  alias, 1 drivers
v000001c7cb1199f0_0 .net "id_rs1_addr_in", 4 0, L_000001c7cb072530;  alias, 1 drivers
v000001c7cb119a90_0 .net "id_rs2_addr_in", 4 0, L_000001c7cb072610;  alias, 1 drivers
v000001c7cb119b30_0 .net "pipeline_stall", 0 0, L_000001c7cb072a00;  alias, 1 drivers
v000001c7cb119bd0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb120230 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c7cb11d4b0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11c970_0 .var "id_instruction_out", 31 0;
v000001c7cb11c790_0 .var "id_pc_out", 31 0;
v000001c7cb11c5b0_0 .var "id_pc_plus_4_out", 31 0;
v000001c7cb11d0f0_0 .net "if_instruction_in", 31 0, L_000001c7cb072ae0;  alias, 1 drivers
v000001c7cb11b9d0_0 .net "if_pc_in", 31 0, v000001c7cb11cc90_0;  alias, 1 drivers
v000001c7cb11c010_0 .net "if_pc_plus_4_in", 31 0, L_000001c7cb1b5180;  alias, 1 drivers
v000001c7cb11d410_0 .net "pipeline_stall", 0 0, L_000001c7cb072a00;  alias, 1 drivers
v000001c7cb11c290_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb1203c0 .scope module, "mem_stage" "ins_mem" 6 305, 22 8 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v000001c7cb11bcf0_0 .net "alu_result_in", 31 0, v000001c7cb114e00_0;  alias, 1 drivers
v000001c7cb11db90_0 .var "alu_result_out", 31 0;
v000001c7cb11cb50_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11dd70_0 .var "mem_address_out", 31 0;
v000001c7cb11d7d0_0 .net "mem_read_data_in", 31 0, L_000001c7cb1b2160;  alias, 1 drivers
v000001c7cb11d550_0 .var "mem_read_en_out", 0 0;
v000001c7cb11c6f0_0 .net "mem_read_in", 0 0, v000001c7cb115080_0;  alias, 1 drivers
v000001c7cb11d870_0 .net "mem_to_reg_in", 0 0, v000001c7cb115120_0;  alias, 1 drivers
v000001c7cb11d050_0 .var "mem_to_reg_out", 0 0;
v000001c7cb11b6b0_0 .var "mem_write_data_out", 31 0;
v000001c7cb11d370_0 .var "mem_write_en_out", 0 0;
v000001c7cb11b610_0 .net "mem_write_in", 0 0, v000001c7cb1151c0_0;  alias, 1 drivers
v000001c7cb11ca10_0 .net "pc_plus_4_in", 31 0, v000001c7cb115260_0;  alias, 1 drivers
v000001c7cb11bf70_0 .var "pc_plus_4_out", 31 0;
v000001c7cb11c510_0 .net "rd_addr_in", 4 0, v000001c7cb115300_0;  alias, 1 drivers
v000001c7cb11d9b0_0 .var "rd_addr_out", 4 0;
v000001c7cb11b750_0 .var "read_data_out", 31 0;
v000001c7cb11d5f0_0 .net "reg_write_in", 0 0, v000001c7cb1154e0_0;  alias, 1 drivers
v000001c7cb11b7f0_0 .var "reg_write_out", 0 0;
v000001c7cb11cab0_0 .net "rs2_data_in", 31 0, v000001c7cb115440_0;  alias, 1 drivers
v000001c7cb11c0b0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb11bbb0_0 .net "write_from_pc_in", 0 0, v000001c7cb117f10_0;  alias, 1 drivers
v000001c7cb11c650_0 .var "write_from_pc_out", 0 0;
S_000001c7cb11fd80 .scope module, "mem_wb" "mem_wb_buffer" 6 346, 23 3 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v000001c7cb11c150_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11b930_0 .net "mem_alu_result_in", 31 0, v000001c7cb11db90_0;  alias, 1 drivers
v000001c7cb11d690_0 .net "mem_mem_to_reg_in", 0 0, v000001c7cb11d050_0;  alias, 1 drivers
v000001c7cb11d730_0 .net "mem_pc_plus_4_in", 31 0, v000001c7cb11bf70_0;  alias, 1 drivers
v000001c7cb11dcd0_0 .net "mem_rd_addr_in", 4 0, v000001c7cb11d9b0_0;  alias, 1 drivers
v000001c7cb11ba70_0 .net "mem_read_data_in", 31 0, v000001c7cb11b750_0;  alias, 1 drivers
v000001c7cb11cd30_0 .net "mem_reg_write_in", 0 0, v000001c7cb11b7f0_0;  alias, 1 drivers
v000001c7cb11dc30_0 .net "mem_write_from_pc_in", 0 0, v000001c7cb11c650_0;  alias, 1 drivers
v000001c7cb11d910_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb11c830_0 .var "wb_alu_result_out", 31 0;
v000001c7cb11bed0_0 .var "wb_mem_to_reg_out", 0 0;
v000001c7cb11c1f0_0 .var "wb_pc_plus_4_out", 31 0;
v000001c7cb11b890_0 .var "wb_rd_addr_out", 4 0;
v000001c7cb11bb10_0 .var "wb_read_data_out", 31 0;
v000001c7cb11c8d0_0 .var "wb_reg_write_out", 0 0;
v000001c7cb11d2d0_0 .var "wb_write_from_pc_out", 0 0;
S_000001c7cb11e7a0 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c7cb11cbf0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11c330_0 .net "pc_in", 31 0, L_000001c7cb1b5540;  alias, 1 drivers
v000001c7cb11cc90_0 .var "pc_out", 31 0;
v000001c7cb11c3d0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb11e930 .scope module, "wb_stage" "ins_wb" 6 371, 25 8 0, S_000001c7cb0f82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c7cb073cd0 .functor BUFZ 5, v000001c7cb11b890_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb073c60 .functor BUFZ 1, v000001c7cb11c8d0_0, C4<0>, C4<0>, C4<0>;
v000001c7cb11cdd0_0 .net *"_ivl_0", 31 0, L_000001c7cb1b50e0;  1 drivers
v000001c7cb11bc50_0 .net "alu_result_in", 31 0, v000001c7cb11c830_0;  alias, 1 drivers
v000001c7cb11ce70_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb11bd90_0 .net "mem_to_reg_in", 0 0, v000001c7cb11bed0_0;  alias, 1 drivers
v000001c7cb11cf10_0 .net "pc_plus_4_in", 31 0, v000001c7cb11c1f0_0;  alias, 1 drivers
v000001c7cb11da50_0 .net "rd_addr_in", 4 0, v000001c7cb11b890_0;  alias, 1 drivers
v000001c7cb11cfb0_0 .net "read_data_in", 31 0, v000001c7cb11bb10_0;  alias, 1 drivers
v000001c7cb11be30_0 .net "reg_write_in", 0 0, v000001c7cb11c8d0_0;  alias, 1 drivers
v000001c7cb11d190_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb11c470_0 .net "wb_rd_addr_out", 4 0, L_000001c7cb073cd0;  alias, 1 drivers
v000001c7cb11d230_0 .net "wb_reg_write_en_out", 0 0, L_000001c7cb073c60;  alias, 1 drivers
v000001c7cb11daf0_0 .net "wb_write_data_out", 31 0, L_000001c7cb1b6080;  alias, 1 drivers
v000001c7cb11e450_0 .net "write_from_pc_in", 0 0, v000001c7cb11d2d0_0;  alias, 1 drivers
L_000001c7cb1b50e0 .functor MUXZ 32, v000001c7cb11c830_0, v000001c7cb11bb10_0, v000001c7cb11bed0_0, C4<>;
L_000001c7cb1b6080 .functor MUXZ 32, L_000001c7cb1b50e0, v000001c7cb11c1f0_0, v000001c7cb11d2d0_0, C4<>;
S_000001c7cb11fa60 .scope module, "core2" "riscv_core" 5 138, 6 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c7cb073e90 .functor BUFZ 32, v000001c7cb1359a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff6360 .functor BUFZ 5, v000001c7cb127b60_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caff4d10 .functor BUFZ 1, v000001c7cb1275c0_0, C4<0>, C4<0>, C4<0>;
L_000001c7caff4a00 .functor BUFZ 32, v000001c7cb1277a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff4a70 .functor BUFZ 32, L_000001c7cb1b6ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb136580_0 .net *"_ivl_0", 31 0, L_000001c7cb1b5ae0;  1 drivers
v000001c7cb1368a0_0 .net "branch_taken", 0 0, v000001c7cb12ed80_0;  1 drivers
v000001c7cb136300_0 .net "branch_target", 31 0, v000001c7cb12ef60_0;  1 drivers
v000001c7cb136940_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb1364e0_0 .net "curr_pc", 31 0, v000001c7cb1359a0_0;  1 drivers
v000001c7cb1363a0_0 .net "dmem_address_out", 31 0, v000001c7cb1352c0_0;  alias, 1 drivers
v000001c7cb136800_0 .net "dmem_read_data_in", 31 0, L_000001c7cb1b31a0;  alias, 1 drivers
v000001c7cb1369e0_0 .net "dmem_read_en_out", 0 0, v000001c7cb134a00_0;  alias, 1 drivers
v000001c7cb136440_0 .net "dmem_write_data_out", 31 0, v000001c7cb135860_0;  alias, 1 drivers
v000001c7cb140250_0 .net "dmem_write_en_out", 0 0, v000001c7cb135900_0;  alias, 1 drivers
v000001c7cb140e30_0 .net "ex_alu_ctrl_in", 3 0, v000001c7cb131da0_0;  1 drivers
v000001c7cb1422d0_0 .net "ex_alu_result_out", 31 0, v000001c7cb12f5a0_0;  1 drivers
v000001c7cb141010_0 .net "ex_alu_src_in", 0 0, v000001c7cb133880_0;  1 drivers
v000001c7cb142370_0 .net "ex_branch_in", 0 0, v000001c7cb132660_0;  1 drivers
v000001c7cb141510_0 .net "ex_immediate_in", 31 0, v000001c7cb133240_0;  1 drivers
v000001c7cb1418d0_0 .net "ex_instruction_in", 31 0, v000001c7cb132840_0;  1 drivers
v000001c7cb1416f0_0 .net "ex_mem_read_feedback", 0 0, L_000001c7caff4d10;  1 drivers
v000001c7cb1407f0_0 .net "ex_mem_read_in", 0 0, v000001c7cb132520_0;  1 drivers
v000001c7cb1411f0_0 .net "ex_mem_read_out", 0 0, v000001c7cb130220_0;  1 drivers
v000001c7cb142410_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb1327a0_0;  1 drivers
v000001c7cb141790_0 .net "ex_mem_to_reg_out", 0 0, v000001c7cb12ee20_0;  1 drivers
v000001c7cb141d30_0 .net "ex_mem_write_in", 0 0, v000001c7cb132ca0_0;  1 drivers
v000001c7cb141bf0_0 .net "ex_mem_write_out", 0 0, v000001c7cb12fc80_0;  1 drivers
v000001c7cb141dd0_0 .net "ex_pc_in", 31 0, v000001c7cb132de0_0;  1 drivers
v000001c7cb141c90_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb132980_0;  1 drivers
v000001c7cb140f70_0 .net "ex_pc_plus_4_out", 31 0, v000001c7cb12fdc0_0;  1 drivers
v000001c7cb1402f0_0 .net "ex_rd_addr_in", 4 0, v000001c7cb132f20_0;  1 drivers
v000001c7cb140cf0_0 .net "ex_rd_addr_out", 4 0, v000001c7cb12eec0_0;  1 drivers
v000001c7cb141830_0 .net "ex_rd_feedback", 4 0, L_000001c7caff6360;  1 drivers
v000001c7cb141e70_0 .net "ex_read_data1_in", 31 0, v000001c7cb133740_0;  1 drivers
v000001c7cb13ff30_0 .net "ex_read_data2_in", 31 0, v000001c7cb133100_0;  1 drivers
v000001c7cb142050_0 .net "ex_read_data2_out", 31 0, v000001c7cb12f280_0;  1 drivers
v000001c7cb141b50_0 .net "ex_reg_write_in", 0 0, v000001c7cb132e80_0;  1 drivers
v000001c7cb140390_0 .net "ex_reg_write_out", 0 0, v000001c7cb12f000_0;  1 drivers
v000001c7cb141470_0 .net "ex_rs1_addr_in", 4 0, v000001c7cb1332e0_0;  1 drivers
v000001c7cb141650_0 .net "ex_rs2_addr_in", 4 0, v000001c7cb133420_0;  1 drivers
v000001c7cb140430_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb133380_0;  1 drivers
v000001c7cb141f10_0 .net "ex_write_from_pc_out", 0 0, v000001c7cb12ffa0_0;  1 drivers
v000001c7cb141330_0 .net "forward_a", 1 0, v000001c7cb1339c0_0;  1 drivers
v000001c7cb1404d0_0 .net "forward_b", 1 0, v000001c7cb132340_0;  1 drivers
v000001c7cb141fb0_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b8f60;  1 drivers
v000001c7cb141290_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b7a20;  1 drivers
v000001c7cb1424b0_0 .net "id_branch_out", 0 0, L_000001c7cb1b8e20;  1 drivers
v000001c7cb142230_0 .net "id_immediate_out", 31 0, L_000001c7caff5870;  1 drivers
v000001c7cb13fd50_0 .net "id_instruction_debug_out", 31 0, L_000001c7caff5410;  1 drivers
v000001c7cb141a10_0 .net "id_instruction_in", 31 0, v000001c7cb135180_0;  1 drivers
v000001c7cb1420f0_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b7660;  1 drivers
v000001c7cb141970_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b7ac0;  1 drivers
v000001c7cb1415b0_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b6e40;  1 drivers
v000001c7cb13fdf0_0 .net "id_pc_in", 31 0, v000001c7cb136080_0;  1 drivers
v000001c7cb140930_0 .net "id_pc_out_pass", 31 0, L_000001c7caff5e20;  1 drivers
v000001c7cb1410b0_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb134aa0_0;  1 drivers
v000001c7cb1406b0_0 .net "id_pc_plus_4_out", 31 0, L_000001c7caff6750;  1 drivers
v000001c7cb140c50_0 .net "id_rd_addr_out", 4 0, L_000001c7caff52c0;  1 drivers
v000001c7cb142190_0 .net "id_read_data1_out", 31 0, L_000001c7caff5090;  1 drivers
v000001c7cb13fe90_0 .net "id_read_data2_out", 31 0, L_000001c7caff4990;  1 drivers
v000001c7cb141ab0_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b7de0;  1 drivers
v000001c7cb140d90_0 .net "id_rs1_addr_out", 4 0, L_000001c7caff48b0;  1 drivers
v000001c7cb13ffd0_0 .net "id_rs2_addr_out", 4 0, L_000001c7caff5560;  1 drivers
v000001c7cb140070_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b8740;  1 drivers
v000001c7cb140750_0 .net "if_instruction_in", 31 0, L_000001c7cb073e20;  1 drivers
v000001c7cb140570_0 .net "imem_address_out", 31 0, L_000001c7cb073e90;  alias, 1 drivers
v000001c7cb140110_0 .net "imem_data_in", 31 0, L_000001c7cb0734f0;  alias, 1 drivers
v000001c7cb1401b0_0 .net "ma_alu_result_out", 31 0, v000001c7cb1277a0_0;  1 drivers
v000001c7cb140610_0 .net "ma_mem_read_out", 0 0, v000001c7cb1275c0_0;  1 drivers
v000001c7cb141150_0 .net "ma_mem_to_reg_out", 0 0, v000001c7cb127520_0;  1 drivers
v000001c7cb140890_0 .net "ma_mem_write_out", 0 0, v000001c7cb127700_0;  1 drivers
v000001c7cb1413d0_0 .net "ma_pc_plus_4_out", 31 0, v000001c7cb127980_0;  1 drivers
v000001c7cb1409d0_0 .net "ma_rd_addr_out", 4 0, v000001c7cb127b60_0;  1 drivers
v000001c7cb140a70_0 .net "ma_reg_write_out", 0 0, v000001c7cb12f780_0;  1 drivers
v000001c7cb140b10_0 .net "ma_write_data_out", 31 0, v000001c7cb1305e0_0;  1 drivers
v000001c7cb140bb0_0 .net "ma_write_from_pc_out", 0 0, v000001c7cb12f3c0_0;  1 drivers
v000001c7cb140ed0_0 .net "mem_alu_result_to_wb", 31 0, v000001c7cb135b80_0;  1 drivers
v000001c7cb144ad0_0 .net "mem_forward_data", 31 0, L_000001c7caff4a00;  1 drivers
v000001c7cb1442b0_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c7cb133ba0_0;  1 drivers
v000001c7cb1434f0_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c7cb134460_0;  1 drivers
v000001c7cb142e10_0 .net "mem_rd_addr_to_wb", 4 0, v000001c7cb135720_0;  1 drivers
v000001c7cb143b30_0 .net "mem_read_data_to_wb", 31 0, v000001c7cb135360_0;  1 drivers
v000001c7cb143c70_0 .net "mem_reg_write_to_wb", 0 0, v000001c7cb1348c0_0;  1 drivers
v000001c7cb144b70_0 .net "mem_write_from_pc_to_wb", 0 0, v000001c7cb1361c0_0;  1 drivers
v000001c7cb1439f0_0 .net "next_pc", 31 0, L_000001c7cb1b5e00;  1 drivers
v000001c7cb144210_0 .net "pc_plus_4", 31 0, L_000001c7cb1b6760;  1 drivers
v000001c7cb143ef0_0 .net "pipeline_stall", 0 0, L_000001c7caff6670;  1 drivers
v000001c7cb143a90_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb144350_0 .net "wb_alu_result_in", 31 0, v000001c7cb134be0_0;  1 drivers
v000001c7cb142f50_0 .net "wb_forward_data", 31 0, L_000001c7caff4a70;  1 drivers
v000001c7cb143090_0 .net "wb_mem_to_reg_in", 0 0, v000001c7cb134f00_0;  1 drivers
v000001c7cb142870_0 .net "wb_pc_plus_4_in", 31 0, v000001c7cb134000_0;  1 drivers
v000001c7cb142d70_0 .net "wb_rd_addr_in", 4 0, v000001c7cb134820_0;  1 drivers
v000001c7cb144710_0 .net "wb_rd_feedback", 4 0, L_000001c7caff55d0;  1 drivers
v000001c7cb143bd0_0 .net "wb_read_data_in", 31 0, v000001c7cb1357c0_0;  1 drivers
v000001c7cb143950_0 .net "wb_reg_write_feedback", 0 0, L_000001c7caff54f0;  1 drivers
v000001c7cb144850_0 .net "wb_reg_write_in", 0 0, v000001c7cb135400_0;  1 drivers
v000001c7cb143270_0 .net "wb_write_data_feedback", 31 0, L_000001c7cb1b6ee0;  1 drivers
v000001c7cb143d10_0 .net "wb_write_from_pc_in", 0 0, v000001c7cb134c80_0;  1 drivers
L_000001c7cb1b5ae0 .functor MUXZ 32, L_000001c7cb1b6760, v000001c7cb1359a0_0, L_000001c7caff6670, C4<>;
L_000001c7cb1b5e00 .functor MUXZ 32, L_000001c7cb1b5ae0, v000001c7cb12ef60_0, v000001c7cb12ed80_0, C4<>;
S_000001c7cb11ede0 .scope module, "decode_stage" "ins_decode" 6 105, 7 3 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_000001c7caff6750 .functor BUFZ 32, v000001c7cb134aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff5e20 .functor BUFZ 32, v000001c7cb136080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff5090 .functor BUFZ 32, L_000001c7cb1b68a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff4990 .functor BUFZ 32, L_000001c7cb1b43c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff5870 .functor BUFZ 32, v000001c7cb125cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff48b0 .functor BUFZ 5, L_000001c7cb1b4c80, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caff5560 .functor BUFZ 5, L_000001c7cb1b6120, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caff52c0 .functor BUFZ 5, L_000001c7cb1b6580, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caff5410 .functor BUFZ 32, v000001c7cb135180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb165a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb126760_0 .net/2u *"_ivl_24", 0 0, L_000001c7cb165a70;  1 drivers
L_000001c7cb165ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb124e60_0 .net/2u *"_ivl_28", 0 0, L_000001c7cb165ab8;  1 drivers
L_000001c7cb165b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb124a00_0 .net/2u *"_ivl_32", 0 0, L_000001c7cb165b00;  1 drivers
L_000001c7cb165b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb124b40_0 .net/2u *"_ivl_36", 0 0, L_000001c7cb165b48;  1 drivers
L_000001c7cb165b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb127200_0 .net/2u *"_ivl_40", 0 0, L_000001c7cb165b90;  1 drivers
L_000001c7cb165bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb128100_0 .net/2u *"_ivl_44", 0 0, L_000001c7cb165bd8;  1 drivers
L_000001c7cb165c20 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c7cb127de0_0 .net/2u *"_ivl_48", 3 0, L_000001c7cb165c20;  1 drivers
L_000001c7cb165c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb1295a0_0 .net/2u *"_ivl_52", 0 0, L_000001c7cb165c68;  1 drivers
v000001c7cb1290a0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb128560_0 .net "ctrl_alu_ctrl", 3 0, v000001c7cb126da0_0;  1 drivers
v000001c7cb127840_0 .net "ctrl_alu_src", 0 0, v000001c7cb125360_0;  1 drivers
v000001c7cb128b00_0 .net "ctrl_branch", 0 0, v000001c7cb125900_0;  1 drivers
v000001c7cb129460_0 .net "ctrl_mem_read", 0 0, v000001c7cb1263a0_0;  1 drivers
v000001c7cb127020_0 .net "ctrl_mem_to_reg", 0 0, v000001c7cb1268a0_0;  1 drivers
v000001c7cb1289c0_0 .net "ctrl_mem_write", 0 0, v000001c7cb1266c0_0;  1 drivers
v000001c7cb127660_0 .net "ctrl_reg_write", 0 0, v000001c7cb1259a0_0;  1 drivers
v000001c7cb1286a0_0 .net "ctrl_write_from_pc", 0 0, v000001c7cb1252c0_0;  1 drivers
v000001c7cb128880_0 .net "ex_mem_read_in", 0 0, L_000001c7caff4d10;  alias, 1 drivers
v000001c7cb128c40_0 .net "ex_rd_addr_in", 4 0, L_000001c7caff6360;  alias, 1 drivers
v000001c7cb1287e0_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b8f60;  alias, 1 drivers
v000001c7cb128ce0_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b7a20;  alias, 1 drivers
v000001c7cb127e80_0 .net "id_branch_out", 0 0, L_000001c7cb1b8e20;  alias, 1 drivers
v000001c7cb1272a0_0 .net "id_immediate_out", 31 0, L_000001c7caff5870;  alias, 1 drivers
v000001c7cb127f20_0 .net "id_instruction_in", 31 0, v000001c7cb135180_0;  alias, 1 drivers
v000001c7cb127ca0_0 .net "id_instruction_out", 31 0, L_000001c7caff5410;  alias, 1 drivers
v000001c7cb128ba0_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b7660;  alias, 1 drivers
v000001c7cb128d80_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b7ac0;  alias, 1 drivers
v000001c7cb129140_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b6e40;  alias, 1 drivers
v000001c7cb128600_0 .net "id_pc_in", 31 0, v000001c7cb136080_0;  alias, 1 drivers
v000001c7cb1278e0_0 .net "id_pc_out", 31 0, L_000001c7caff5e20;  alias, 1 drivers
v000001c7cb1281a0_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb134aa0_0;  alias, 1 drivers
v000001c7cb1270c0_0 .net "id_pc_plus_4_out", 31 0, L_000001c7caff6750;  alias, 1 drivers
v000001c7cb1291e0_0 .net "id_rd_addr_out", 4 0, L_000001c7caff52c0;  alias, 1 drivers
v000001c7cb128740_0 .net "id_read_data1_out", 31 0, L_000001c7caff5090;  alias, 1 drivers
v000001c7cb128920_0 .net "id_read_data2_out", 31 0, L_000001c7caff4990;  alias, 1 drivers
v000001c7cb1293c0_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b7de0;  alias, 1 drivers
v000001c7cb128a60_0 .net "id_rs1_addr_out", 4 0, L_000001c7caff48b0;  alias, 1 drivers
v000001c7cb128240_0 .net "id_rs2_addr_out", 4 0, L_000001c7caff5560;  alias, 1 drivers
v000001c7cb128ec0_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b8740;  alias, 1 drivers
v000001c7cb128e20_0 .net "immediate", 31 0, v000001c7cb125cc0_0;  1 drivers
o000001c7cb0bb128 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb128060_0 .net "pipeline_stall", 0 0, o000001c7cb0bb128;  0 drivers
v000001c7cb127fc0_0 .net "pipeline_stall_out", 0 0, L_000001c7caff6670;  alias, 1 drivers
v000001c7cb128420_0 .net "rd", 4 0, L_000001c7cb1b6580;  1 drivers
v000001c7cb128f60_0 .net "reg_read_data1", 31 0, L_000001c7cb1b68a0;  1 drivers
v000001c7cb1282e0_0 .net "reg_read_data2", 31 0, L_000001c7cb1b43c0;  1 drivers
v000001c7cb129000_0 .net "rs1", 4 0, L_000001c7cb1b4c80;  1 drivers
v000001c7cb129280_0 .net "rs2", 4 0, L_000001c7cb1b6120;  1 drivers
v000001c7cb129320_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb127ac0_0 .net "wb_reg_write_en_in", 0 0, L_000001c7caff54f0;  alias, 1 drivers
v000001c7cb127c00_0 .net "wb_write_addr_in", 4 0, L_000001c7caff55d0;  alias, 1 drivers
v000001c7cb127d40_0 .net "wb_write_data_in", 31 0, L_000001c7cb1b6ee0;  alias, 1 drivers
L_000001c7cb1b4c80 .part v000001c7cb135180_0, 15, 5;
L_000001c7cb1b6120 .part v000001c7cb135180_0, 20, 5;
L_000001c7cb1b6580 .part v000001c7cb135180_0, 7, 5;
L_000001c7cb1b7660 .functor MUXZ 1, v000001c7cb1263a0_0, L_000001c7cb165a70, L_000001c7caff6670, C4<>;
L_000001c7cb1b6e40 .functor MUXZ 1, v000001c7cb1266c0_0, L_000001c7cb165ab8, L_000001c7caff6670, C4<>;
L_000001c7cb1b7de0 .functor MUXZ 1, v000001c7cb1259a0_0, L_000001c7cb165b00, L_000001c7caff6670, C4<>;
L_000001c7cb1b7ac0 .functor MUXZ 1, v000001c7cb1268a0_0, L_000001c7cb165b48, L_000001c7caff6670, C4<>;
L_000001c7cb1b7a20 .functor MUXZ 1, v000001c7cb125360_0, L_000001c7cb165b90, L_000001c7caff6670, C4<>;
L_000001c7cb1b8e20 .functor MUXZ 1, v000001c7cb125900_0, L_000001c7cb165bd8, L_000001c7caff6670, C4<>;
L_000001c7cb1b8f60 .functor MUXZ 4, v000001c7cb126da0_0, L_000001c7cb165c20, L_000001c7caff6670, C4<>;
L_000001c7cb1b8740 .functor MUXZ 1, v000001c7cb1252c0_0, L_000001c7cb165c68, L_000001c7caff6670, C4<>;
S_000001c7cb11ef70 .scope module, "control_unit_inst" "control_unit" 7 83, 8 6 0, S_000001c7cb11ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c7cb12c5f0 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c7cb12c628 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c7cb12c660 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c7cb12c698 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c7cb12c6d0 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c7cb12c708 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c7cb12c740 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c7cb12c778 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c7cb12c7b0 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c7cb12c7e8 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c7cb12c820 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c7cb12c858 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c7cb12c890 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c7cb12c8c8 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c7cb12c900 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c7cb12c938 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c7cb12c970 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c7cb12c9a8 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c7cb12c9e0 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c7cb12ca18 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c7cb12ca50 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c7cb126da0_0 .var "ALUCtrl", 3 0;
v000001c7cb125360_0 .var "ALUSrc", 0 0;
v000001c7cb125900_0 .var "Branch", 0 0;
v000001c7cb1263a0_0 .var "MemRead", 0 0;
v000001c7cb1268a0_0 .var "MemToReg", 0 0;
v000001c7cb1266c0_0 .var "MemWrite", 0 0;
v000001c7cb1259a0_0 .var "RegWrite", 0 0;
v000001c7cb1252c0_0 .var "WriteFromPC", 0 0;
v000001c7cb126940_0 .net "funct3", 2 0, L_000001c7cb1b70c0;  1 drivers
v000001c7cb125860_0 .net "funct7", 6 0, L_000001c7cb1b7ca0;  1 drivers
v000001c7cb124be0_0 .net "instr", 31 0, v000001c7cb135180_0;  alias, 1 drivers
v000001c7cb1255e0_0 .net "opcode", 6 0, L_000001c7cb1b4500;  1 drivers
E_000001c7cb022d40 .event anyedge, v000001c7cb1255e0_0, v000001c7cb126940_0, v000001c7cb125860_0;
L_000001c7cb1b4500 .part v000001c7cb135180_0, 0, 7;
L_000001c7cb1b70c0 .part v000001c7cb135180_0, 12, 3;
L_000001c7cb1b7ca0 .part v000001c7cb135180_0, 25, 7;
S_000001c7cb11f100 .scope module, "hazard_unit_inst" "hazard_unit" 7 96, 9 1 0, S_000001c7cb11ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c7cb073bf0 .functor AND 1, L_000001c7caff4d10, L_000001c7cb1b8560, C4<1>, C4<1>;
L_000001c7caff64b0 .functor OR 1, L_000001c7cb1b7d40, L_000001c7cb1b9000, C4<0>, C4<0>;
L_000001c7caff6670 .functor AND 1, L_000001c7cb073bf0, L_000001c7caff64b0, C4<1>, C4<1>;
L_000001c7cb165a28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb125400_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb165a28;  1 drivers
v000001c7cb125f40_0 .net *"_ivl_11", 0 0, L_000001c7caff64b0;  1 drivers
v000001c7cb124c80_0 .net *"_ivl_2", 0 0, L_000001c7cb1b8560;  1 drivers
v000001c7cb124d20_0 .net *"_ivl_5", 0 0, L_000001c7cb073bf0;  1 drivers
v000001c7cb125a40_0 .net *"_ivl_6", 0 0, L_000001c7cb1b7d40;  1 drivers
v000001c7cb1269e0_0 .net *"_ivl_8", 0 0, L_000001c7cb1b9000;  1 drivers
v000001c7cb125040_0 .net "ex_mem_read", 0 0, L_000001c7caff4d10;  alias, 1 drivers
v000001c7cb1250e0_0 .net "ex_rd_addr", 4 0, L_000001c7caff6360;  alias, 1 drivers
v000001c7cb126b20_0 .net "id_rs1_addr", 4 0, L_000001c7cb1b4c80;  alias, 1 drivers
v000001c7cb126620_0 .net "id_rs2_addr", 4 0, L_000001c7cb1b6120;  alias, 1 drivers
v000001c7cb125ae0_0 .net "pipeline_stall", 0 0, L_000001c7caff6670;  alias, 1 drivers
L_000001c7cb1b8560 .cmp/ne 5, L_000001c7caff6360, L_000001c7cb165a28;
L_000001c7cb1b7d40 .cmp/eq 5, L_000001c7caff6360, L_000001c7cb1b4c80;
L_000001c7cb1b9000 .cmp/eq 5, L_000001c7caff6360, L_000001c7cb1b6120;
S_000001c7cb11f5b0 .scope module, "imm_gen_inst" "imm_gen" 7 77, 10 2 0, S_000001c7cb11ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c7cae6e710 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c7cae6e748 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c7cae6e780 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c7cae6e7b8 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c7cae6e7f0 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c7cae6e828 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c7cae6e860 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c7cae6e898 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c7cae6e8d0 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c7cb125cc0_0 .var "immediate_out", 31 0;
v000001c7cb125220_0 .net "instruction", 31 0, v000001c7cb135180_0;  alias, 1 drivers
v000001c7cb124640_0 .net "opcode", 6 0, L_000001c7cb1b4460;  1 drivers
E_000001c7cb022a40 .event anyedge, v000001c7cb124640_0, v000001c7cb124be0_0;
L_000001c7cb1b4460 .part v000001c7cb135180_0, 0, 7;
S_000001c7cb11f8d0 .scope module, "rf" "reg_file" 7 64, 11 2 0, S_000001c7cb11ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c7cb165878 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb1246e0_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb165878;  1 drivers
L_000001c7cb165908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb124aa0_0 .net *"_ivl_11", 1 0, L_000001c7cb165908;  1 drivers
L_000001c7cb165950 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb125540_0 .net/2u *"_ivl_14", 4 0, L_000001c7cb165950;  1 drivers
v000001c7cb125680_0 .net *"_ivl_16", 0 0, L_000001c7cb1b4140;  1 drivers
L_000001c7cb165998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb125b80_0 .net/2u *"_ivl_18", 31 0, L_000001c7cb165998;  1 drivers
v000001c7cb125c20_0 .net *"_ivl_2", 0 0, L_000001c7cb1b61c0;  1 drivers
v000001c7cb124dc0_0 .net *"_ivl_20", 31 0, L_000001c7cb1b4dc0;  1 drivers
v000001c7cb124780_0 .net *"_ivl_22", 6 0, L_000001c7cb1b41e0;  1 drivers
L_000001c7cb1659e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb125d60_0 .net *"_ivl_25", 1 0, L_000001c7cb1659e0;  1 drivers
L_000001c7cb1658c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb124820_0 .net/2u *"_ivl_4", 31 0, L_000001c7cb1658c0;  1 drivers
v000001c7cb125e00_0 .net *"_ivl_6", 31 0, L_000001c7cb1b6440;  1 drivers
v000001c7cb125ea0_0 .net *"_ivl_8", 6 0, L_000001c7cb1b6800;  1 drivers
v000001c7cb125fe0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb126080_0 .var/i "i", 31 0;
v000001c7cb126a80_0 .net "read_addr1", 4 0, L_000001c7cb1b4c80;  alias, 1 drivers
v000001c7cb126bc0_0 .net "read_addr2", 4 0, L_000001c7cb1b6120;  alias, 1 drivers
v000001c7cb126120_0 .net "read_data1", 31 0, L_000001c7cb1b68a0;  alias, 1 drivers
v000001c7cb1248c0_0 .net "read_data2", 31 0, L_000001c7cb1b43c0;  alias, 1 drivers
v000001c7cb126260 .array "registers", 31 0, 31 0;
v000001c7cb126300_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb124960_0 .net "write_addr", 4 0, L_000001c7caff55d0;  alias, 1 drivers
v000001c7cb126440_0 .net "write_data", 31 0, L_000001c7cb1b6ee0;  alias, 1 drivers
v000001c7cb126580_0 .net "write_enable", 0 0, L_000001c7caff54f0;  alias, 1 drivers
L_000001c7cb1b61c0 .cmp/eq 5, L_000001c7cb1b4c80, L_000001c7cb165878;
L_000001c7cb1b6440 .array/port v000001c7cb126260, L_000001c7cb1b6800;
L_000001c7cb1b6800 .concat [ 5 2 0 0], L_000001c7cb1b4c80, L_000001c7cb165908;
L_000001c7cb1b68a0 .functor MUXZ 32, L_000001c7cb1b6440, L_000001c7cb1658c0, L_000001c7cb1b61c0, C4<>;
L_000001c7cb1b4140 .cmp/eq 5, L_000001c7cb1b6120, L_000001c7cb165950;
L_000001c7cb1b4dc0 .array/port v000001c7cb126260, L_000001c7cb1b41e0;
L_000001c7cb1b41e0 .concat [ 5 2 0 0], L_000001c7cb1b6120, L_000001c7cb1659e0;
L_000001c7cb1b43c0 .functor MUXZ 32, L_000001c7cb1b4dc0, L_000001c7cb165998, L_000001c7cb1b4140, C4<>;
S_000001c7cb12d5d0 .scope module, "ex_ma" "ex_ma_buffer" 6 266, 12 4 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v000001c7cb129500_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb127a20_0 .net "ex_alu_result_in", 31 0, v000001c7cb12f5a0_0;  alias, 1 drivers
L_000001c7cb165dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb127160_0 .net "ex_branch_in", 0 0, L_000001c7cb165dd0;  1 drivers
v000001c7cb1273e0_0 .net "ex_mem_read_in", 0 0, v000001c7cb130220_0;  alias, 1 drivers
v000001c7cb128380_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb12ee20_0;  alias, 1 drivers
v000001c7cb126e40_0 .net "ex_mem_write_in", 0 0, v000001c7cb12fc80_0;  alias, 1 drivers
v000001c7cb126ee0_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb12fdc0_0;  alias, 1 drivers
v000001c7cb126f80_0 .net "ex_rd_addr_in", 4 0, v000001c7cb12eec0_0;  alias, 1 drivers
v000001c7cb1284c0_0 .net "ex_read_data2_in", 31 0, v000001c7cb12f280_0;  alias, 1 drivers
v000001c7cb127340_0 .net "ex_reg_write_in", 0 0, v000001c7cb12f000_0;  alias, 1 drivers
v000001c7cb127480_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb12ffa0_0;  alias, 1 drivers
v000001c7cb1277a0_0 .var "ma_alu_result_out", 31 0;
v000001c7cb1275c0_0 .var "ma_mem_read_out", 0 0;
v000001c7cb127520_0 .var "ma_mem_to_reg_out", 0 0;
v000001c7cb127700_0 .var "ma_mem_write_out", 0 0;
v000001c7cb127980_0 .var "ma_pc_plus_4_out", 31 0;
v000001c7cb127b60_0 .var "ma_rd_addr_out", 4 0;
v000001c7cb12f780_0 .var "ma_reg_write_out", 0 0;
v000001c7cb1305e0_0 .var "ma_write_data_out", 31 0;
v000001c7cb12f3c0_0 .var "ma_write_from_pc_out", 0 0;
v000001c7cb131080_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb12e700 .scope module, "ex_stage" "ins_ex" 6 216, 13 6 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v000001c7cb1307c0_0 .net "alu_mux_out_b", 31 0, L_000001c7cb1b7b60;  1 drivers
v000001c7cb130d60_0 .net "alu_result", 31 0, v000001c7cb12faa0_0;  1 drivers
v000001c7cb12ff00_0 .net "branch_taken_comb", 0 0, L_000001c7caff6130;  1 drivers
v000001c7cb12f820_0 .net "branch_target_comb", 31 0, L_000001c7cb1b8060;  1 drivers
v000001c7cb12ece0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb12f5a0_0 .var "ex_alu_result_out", 31 0;
v000001c7cb12ed80_0 .var "ex_branch_taken_out", 0 0;
v000001c7cb12ef60_0 .var "ex_branch_target_out", 31 0;
v000001c7cb130220_0 .var "ex_mem_read_out", 0 0;
v000001c7cb12ee20_0 .var "ex_mem_to_reg_out", 0 0;
v000001c7cb12fc80_0 .var "ex_mem_write_out", 0 0;
v000001c7cb12fdc0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb12eec0_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb12f280_0 .var "ex_read_data2_out", 31 0;
v000001c7cb12f000_0 .var "ex_reg_write_out", 0 0;
v000001c7cb12ffa0_0 .var "ex_write_from_pc_out", 0 0;
v000001c7cb130040_0 .net "forward_a_in", 1 0, v000001c7cb1339c0_0;  alias, 1 drivers
v000001c7cb130180_0 .net "forward_b_in", 1 0, v000001c7cb132340_0;  alias, 1 drivers
v000001c7cb12f0a0_0 .net "fwd_data_a", 31 0, L_000001c7cb1b8420;  1 drivers
v000001c7cb12f640_0 .net "fwd_data_b", 31 0, L_000001c7cb1b75c0;  1 drivers
v000001c7cb12f6e0_0 .net "id_alu_ctrl_in", 3 0, v000001c7cb131da0_0;  alias, 1 drivers
v000001c7cb12f140_0 .net "id_alu_src_in", 0 0, v000001c7cb133880_0;  alias, 1 drivers
v000001c7cb12f1e0_0 .net "id_branch_in", 0 0, v000001c7cb132660_0;  alias, 1 drivers
v000001c7cb12f320_0 .net "id_immediate_in", 31 0, v000001c7cb133240_0;  alias, 1 drivers
v000001c7cb1313a0_0 .net "id_mem_read_in", 0 0, v000001c7cb132520_0;  alias, 1 drivers
v000001c7cb131800_0 .net "id_mem_to_reg_in", 0 0, v000001c7cb1327a0_0;  alias, 1 drivers
v000001c7cb132700_0 .net "id_mem_write_in", 0 0, v000001c7cb132ca0_0;  alias, 1 drivers
v000001c7cb132020_0 .net "id_pc_in", 31 0, v000001c7cb132de0_0;  alias, 1 drivers
v000001c7cb132a20_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb132980_0;  alias, 1 drivers
v000001c7cb131440_0 .net "id_rd_addr_in", 4 0, v000001c7cb132f20_0;  alias, 1 drivers
v000001c7cb1320c0_0 .net "id_read_data1_in", 31 0, v000001c7cb133740_0;  alias, 1 drivers
v000001c7cb132fc0_0 .net "id_read_data2_in", 31 0, v000001c7cb133100_0;  alias, 1 drivers
v000001c7cb132ac0_0 .net "id_reg_write_in", 0 0, v000001c7cb132e80_0;  alias, 1 drivers
v000001c7cb132200_0 .net "id_write_from_pc_in", 0 0, v000001c7cb133380_0;  alias, 1 drivers
v000001c7cb1314e0_0 .net "mem_forward_data_in", 31 0, L_000001c7caff4a00;  alias, 1 drivers
v000001c7cb131e40_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb1322a0_0 .net "wb_forward_data_in", 31 0, L_000001c7caff4a70;  alias, 1 drivers
S_000001c7cb12d760 .scope module, "alu_inst" "ALU" 13 86, 14 1 0, S_000001c7cb12e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c7cb136cb0 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c7cb136ce8 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c7cb136d20 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c7cb136d58 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c7cb136d90 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c7cb136dc8 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c7cb136e00 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c7cb136e38 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c7cb136e70 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c7cb136ea8 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c7cb136ee0 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c7cb136f18 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c7cb12fa00_0 .net "A", 31 0, L_000001c7cb1b8420;  alias, 1 drivers
v000001c7cb131120_0 .net "ALU_control", 3 0, v000001c7cb131da0_0;  alias, 1 drivers
v000001c7cb12fe60_0 .net "B", 31 0, L_000001c7cb1b7b60;  alias, 1 drivers
v000001c7cb12faa0_0 .var "result", 31 0;
E_000001c7cb0233c0 .event anyedge, v000001c7cb131120_0, v000001c7cb12fa00_0, v000001c7cb12fe60_0;
S_000001c7cb12d8f0 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 78, 15 1 0, S_000001c7cb12e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c7cb12fb40_0 .net "alu_src", 0 0, v000001c7cb133880_0;  alias, 1 drivers
v000001c7cb12f960_0 .net "imm", 31 0, v000001c7cb133240_0;  alias, 1 drivers
v000001c7cb131260_0 .net "mux_out", 31 0, L_000001c7cb1b7b60;  alias, 1 drivers
v000001c7cb1309a0_0 .net "rs2", 31 0, L_000001c7cb1b75c0;  alias, 1 drivers
L_000001c7cb1b7b60 .functor MUXZ 32, L_000001c7cb1b75c0, v000001c7cb133240_0, v000001c7cb133880_0, C4<>;
S_000001c7cb12e890 .scope module, "branch_unit" "branch_logic" 13 94, 16 3 0, S_000001c7cb12e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c7caff6130 .functor AND 1, v000001c7cb132660_0, L_000001c7cb1b7f20, C4<1>, C4<1>;
v000001c7cb130e00_0 .net "branch_in", 0 0, v000001c7cb132660_0;  alias, 1 drivers
v000001c7cb130360_0 .net "branch_taken_out", 0 0, L_000001c7caff6130;  alias, 1 drivers
v000001c7cb130540_0 .net "branch_target_out", 31 0, L_000001c7cb1b8060;  alias, 1 drivers
v000001c7cb12fbe0_0 .net "current_pc", 31 0, v000001c7cb132de0_0;  alias, 1 drivers
v000001c7cb130ae0_0 .net "immediate", 31 0, v000001c7cb133240_0;  alias, 1 drivers
v000001c7cb130b80_0 .net "is_equal", 0 0, L_000001c7cb1b7f20;  1 drivers
v000001c7cb130a40_0 .net "rs1_data", 31 0, L_000001c7cb1b8420;  alias, 1 drivers
v000001c7cb12fd20_0 .net "rs2_data", 31 0, L_000001c7cb1b75c0;  alias, 1 drivers
L_000001c7cb1b7f20 .cmp/eq 32, L_000001c7cb1b8420, L_000001c7cb1b75c0;
L_000001c7cb1b8060 .arith/sum 32, v000001c7cb132de0_0, v000001c7cb133240_0;
S_000001c7cb12d440 .scope module, "fwd_mux_a" "forwarding_mux" 13 61, 17 6 0, S_000001c7cb12e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb165cb0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb1311c0_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb165cb0;  1 drivers
v000001c7cb130900_0 .net *"_ivl_2", 0 0, L_000001c7cb1b7e80;  1 drivers
L_000001c7cb165cf8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb12f8c0_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb165cf8;  1 drivers
v000001c7cb130c20_0 .net *"_ivl_6", 0 0, L_000001c7cb1b7c00;  1 drivers
v000001c7cb130400_0 .net *"_ivl_8", 31 0, L_000001c7cb1b8380;  1 drivers
v000001c7cb130ea0_0 .net "data_from_mem_stage", 31 0, L_000001c7caff4a00;  alias, 1 drivers
v000001c7cb1300e0_0 .net "data_from_reg_file", 31 0, v000001c7cb133740_0;  alias, 1 drivers
v000001c7cb12eb00_0 .net "data_from_wb_stage", 31 0, L_000001c7caff4a70;  alias, 1 drivers
v000001c7cb12f500_0 .net "forward_sel", 1 0, v000001c7cb1339c0_0;  alias, 1 drivers
v000001c7cb130f40_0 .net "forwarded_data", 31 0, L_000001c7cb1b8420;  alias, 1 drivers
L_000001c7cb1b7e80 .cmp/eq 2, v000001c7cb1339c0_0, L_000001c7cb165cb0;
L_000001c7cb1b7c00 .cmp/eq 2, v000001c7cb1339c0_0, L_000001c7cb165cf8;
L_000001c7cb1b8380 .functor MUXZ 32, v000001c7cb133740_0, L_000001c7caff4a00, L_000001c7cb1b7c00, C4<>;
L_000001c7cb1b8420 .functor MUXZ 32, L_000001c7cb1b8380, L_000001c7caff4a70, L_000001c7cb1b7e80, C4<>;
S_000001c7cb12e570 .scope module, "fwd_mux_b" "forwarding_mux" 13 69, 17 6 0, S_000001c7cb12e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb165d40 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb1304a0_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb165d40;  1 drivers
v000001c7cb130680_0 .net *"_ivl_2", 0 0, L_000001c7cb1b8c40;  1 drivers
L_000001c7cb165d88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb1302c0_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb165d88;  1 drivers
v000001c7cb12f460_0 .net *"_ivl_6", 0 0, L_000001c7cb1b84c0;  1 drivers
v000001c7cb130fe0_0 .net *"_ivl_8", 31 0, L_000001c7cb1b77a0;  1 drivers
v000001c7cb12eba0_0 .net "data_from_mem_stage", 31 0, L_000001c7caff4a00;  alias, 1 drivers
v000001c7cb12ec40_0 .net "data_from_reg_file", 31 0, v000001c7cb133100_0;  alias, 1 drivers
v000001c7cb130860_0 .net "data_from_wb_stage", 31 0, L_000001c7caff4a70;  alias, 1 drivers
v000001c7cb130cc0_0 .net "forward_sel", 1 0, v000001c7cb132340_0;  alias, 1 drivers
v000001c7cb130720_0 .net "forwarded_data", 31 0, L_000001c7cb1b75c0;  alias, 1 drivers
L_000001c7cb1b8c40 .cmp/eq 2, v000001c7cb132340_0, L_000001c7cb165d40;
L_000001c7cb1b84c0 .cmp/eq 2, v000001c7cb132340_0, L_000001c7cb165d88;
L_000001c7cb1b77a0 .functor MUXZ 32, v000001c7cb133100_0, L_000001c7caff4a00, L_000001c7cb1b84c0, C4<>;
L_000001c7cb1b75c0 .functor MUXZ 32, L_000001c7cb1b77a0, L_000001c7caff4a70, L_000001c7cb1b8c40, C4<>;
S_000001c7cb12d120 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c7cb073e20 .functor BUFZ 32, L_000001c7cb0734f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb165830 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c7cb1328e0_0 .net/2u *"_ivl_0", 31 0, L_000001c7cb165830;  1 drivers
v000001c7cb133600_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb1323e0_0 .net "instruction_in", 31 0, L_000001c7cb0734f0;  alias, 1 drivers
v000001c7cb133560_0 .net "instruction_out", 31 0, L_000001c7cb073e20;  alias, 1 drivers
v000001c7cb132160_0 .net "pc_in", 31 0, v000001c7cb1359a0_0;  alias, 1 drivers
v000001c7cb133060_0 .net "pc_plus_4_out", 31 0, L_000001c7cb1b6760;  alias, 1 drivers
v000001c7cb132b60_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
L_000001c7cb1b6760 .arith/sum 32, v000001c7cb1359a0_0, L_000001c7cb165830;
S_000001c7cb12da80 .scope module, "fwd_unit" "forwarding_unit" 6 395, 19 2 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c7cb1336a0_0 .net "ex_rs1_addr", 4 0, v000001c7cb1332e0_0;  alias, 1 drivers
v000001c7cb132480_0 .net "ex_rs2_addr", 4 0, v000001c7cb133420_0;  alias, 1 drivers
v000001c7cb1339c0_0 .var "forward_a", 1 0;
v000001c7cb132340_0 .var "forward_b", 1 0;
v000001c7cb1325c0_0 .net "mem_rd_addr", 4 0, v000001c7cb127b60_0;  alias, 1 drivers
v000001c7cb1334c0_0 .net "mem_reg_write", 0 0, v000001c7cb12f780_0;  alias, 1 drivers
v000001c7cb1331a0_0 .net "wb_rd_addr", 4 0, v000001c7cb134820_0;  alias, 1 drivers
v000001c7cb132d40_0 .net "wb_reg_write", 0 0, v000001c7cb135400_0;  alias, 1 drivers
E_000001c7cb023680/0 .event anyedge, v000001c7cb12f780_0, v000001c7cb127b60_0, v000001c7cb1336a0_0, v000001c7cb132d40_0;
E_000001c7cb023680/1 .event anyedge, v000001c7cb1331a0_0, v000001c7cb132480_0;
E_000001c7cb023680 .event/or E_000001c7cb023680/0, E_000001c7cb023680/1;
S_000001c7cb12d2b0 .scope module, "id_ex" "id_ex_buffer" 6 157, 20 4 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v000001c7cb132c00_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb131da0_0 .var "ex_ALUCtrl_out", 3 0;
v000001c7cb133880_0 .var "ex_ALUSrc_out", 0 0;
v000001c7cb132660_0 .var "ex_Branch_out", 0 0;
v000001c7cb1327a0_0 .var "ex_MemToReg_out", 0 0;
v000001c7cb133380_0 .var "ex_WriteFromPC_out", 0 0;
v000001c7cb133240_0 .var "ex_immediate_out", 31 0;
v000001c7cb132840_0 .var "ex_instruction_out", 31 0;
v000001c7cb132520_0 .var "ex_mem_read_out", 0 0;
v000001c7cb132ca0_0 .var "ex_mem_write_out", 0 0;
v000001c7cb132de0_0 .var "ex_pc_out", 31 0;
v000001c7cb132980_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb132f20_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb133740_0 .var "ex_read_data1_out", 31 0;
v000001c7cb133100_0 .var "ex_read_data2_out", 31 0;
v000001c7cb132e80_0 .var "ex_reg_write_out", 0 0;
v000001c7cb1332e0_0 .var "ex_rs1_addr_out", 4 0;
v000001c7cb133420_0 .var "ex_rs2_addr_out", 4 0;
v000001c7cb1318a0_0 .net "id_ALUCtrl_in", 3 0, L_000001c7cb1b8f60;  alias, 1 drivers
v000001c7cb1319e0_0 .net "id_ALUSrc_in", 0 0, L_000001c7cb1b7a20;  alias, 1 drivers
v000001c7cb1337e0_0 .net "id_Branch_in", 0 0, L_000001c7cb1b8e20;  alias, 1 drivers
v000001c7cb133920_0 .net "id_MemToReg_in", 0 0, L_000001c7cb1b7ac0;  alias, 1 drivers
v000001c7cb131580_0 .net "id_WriteFromPC_in", 0 0, L_000001c7cb1b8740;  alias, 1 drivers
v000001c7cb133a60_0 .net "id_immediate_in", 31 0, L_000001c7caff5870;  alias, 1 drivers
v000001c7cb131300_0 .net "id_instruction_in", 31 0, L_000001c7caff5410;  alias, 1 drivers
v000001c7cb131620_0 .net "id_mem_read_in", 0 0, L_000001c7cb1b7660;  alias, 1 drivers
v000001c7cb1316c0_0 .net "id_mem_write_in", 0 0, L_000001c7cb1b6e40;  alias, 1 drivers
v000001c7cb131760_0 .net "id_pc_in", 31 0, L_000001c7caff5e20;  alias, 1 drivers
v000001c7cb131940_0 .net "id_pc_plus_4_in", 31 0, L_000001c7caff6750;  alias, 1 drivers
v000001c7cb131a80_0 .net "id_rd_addr_in", 4 0, L_000001c7caff52c0;  alias, 1 drivers
v000001c7cb131b20_0 .net "id_read_data1_in", 31 0, L_000001c7caff5090;  alias, 1 drivers
v000001c7cb131ee0_0 .net "id_read_data2_in", 31 0, L_000001c7caff4990;  alias, 1 drivers
v000001c7cb131bc0_0 .net "id_reg_write_in", 0 0, L_000001c7cb1b7de0;  alias, 1 drivers
v000001c7cb131c60_0 .net "id_rs1_addr_in", 4 0, L_000001c7caff48b0;  alias, 1 drivers
v000001c7cb131d00_0 .net "id_rs2_addr_in", 4 0, L_000001c7caff5560;  alias, 1 drivers
v000001c7cb131f80_0 .net "pipeline_stall", 0 0, L_000001c7caff6670;  alias, 1 drivers
v000001c7cb135ae0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb12cae0 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c7cb133f60_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb135180_0 .var "id_instruction_out", 31 0;
v000001c7cb136080_0 .var "id_pc_out", 31 0;
v000001c7cb134aa0_0 .var "id_pc_plus_4_out", 31 0;
v000001c7cb1343c0_0 .net "if_instruction_in", 31 0, L_000001c7cb073e20;  alias, 1 drivers
v000001c7cb1350e0_0 .net "if_pc_in", 31 0, v000001c7cb1359a0_0;  alias, 1 drivers
v000001c7cb136120_0 .net "if_pc_plus_4_in", 31 0, L_000001c7cb1b6760;  alias, 1 drivers
v000001c7cb134500_0 .net "pipeline_stall", 0 0, L_000001c7caff6670;  alias, 1 drivers
v000001c7cb135040_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb12cc70 .scope module, "mem_stage" "ins_mem" 6 305, 22 8 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v000001c7cb133b00_0 .net "alu_result_in", 31 0, v000001c7cb1277a0_0;  alias, 1 drivers
v000001c7cb135b80_0 .var "alu_result_out", 31 0;
v000001c7cb1346e0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb1352c0_0 .var "mem_address_out", 31 0;
v000001c7cb133ce0_0 .net "mem_read_data_in", 31 0, L_000001c7cb1b31a0;  alias, 1 drivers
v000001c7cb134a00_0 .var "mem_read_en_out", 0 0;
v000001c7cb135fe0_0 .net "mem_read_in", 0 0, v000001c7cb1275c0_0;  alias, 1 drivers
v000001c7cb135c20_0 .net "mem_to_reg_in", 0 0, v000001c7cb127520_0;  alias, 1 drivers
v000001c7cb133ba0_0 .var "mem_to_reg_out", 0 0;
v000001c7cb135860_0 .var "mem_write_data_out", 31 0;
v000001c7cb135900_0 .var "mem_write_en_out", 0 0;
v000001c7cb135cc0_0 .net "mem_write_in", 0 0, v000001c7cb127700_0;  alias, 1 drivers
v000001c7cb135680_0 .net "pc_plus_4_in", 31 0, v000001c7cb127980_0;  alias, 1 drivers
v000001c7cb134460_0 .var "pc_plus_4_out", 31 0;
v000001c7cb134280_0 .net "rd_addr_in", 4 0, v000001c7cb127b60_0;  alias, 1 drivers
v000001c7cb135720_0 .var "rd_addr_out", 4 0;
v000001c7cb135360_0 .var "read_data_out", 31 0;
v000001c7cb133e20_0 .net "reg_write_in", 0 0, v000001c7cb12f780_0;  alias, 1 drivers
v000001c7cb1348c0_0 .var "reg_write_out", 0 0;
v000001c7cb134780_0 .net "rs2_data_in", 31 0, v000001c7cb1305e0_0;  alias, 1 drivers
v000001c7cb135d60_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb135f40_0 .net "write_from_pc_in", 0 0, v000001c7cb12f3c0_0;  alias, 1 drivers
v000001c7cb1361c0_0 .var "write_from_pc_out", 0 0;
S_000001c7cb12dc10 .scope module, "mem_wb" "mem_wb_buffer" 6 346, 23 3 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v000001c7cb136260_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb1354a0_0 .net "mem_alu_result_in", 31 0, v000001c7cb135b80_0;  alias, 1 drivers
v000001c7cb1345a0_0 .net "mem_mem_to_reg_in", 0 0, v000001c7cb133ba0_0;  alias, 1 drivers
v000001c7cb134960_0 .net "mem_pc_plus_4_in", 31 0, v000001c7cb134460_0;  alias, 1 drivers
v000001c7cb133ec0_0 .net "mem_rd_addr_in", 4 0, v000001c7cb135720_0;  alias, 1 drivers
v000001c7cb133d80_0 .net "mem_read_data_in", 31 0, v000001c7cb135360_0;  alias, 1 drivers
v000001c7cb135220_0 .net "mem_reg_write_in", 0 0, v000001c7cb1348c0_0;  alias, 1 drivers
v000001c7cb134b40_0 .net "mem_write_from_pc_in", 0 0, v000001c7cb1361c0_0;  alias, 1 drivers
v000001c7cb135e00_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb134be0_0 .var "wb_alu_result_out", 31 0;
v000001c7cb134f00_0 .var "wb_mem_to_reg_out", 0 0;
v000001c7cb134000_0 .var "wb_pc_plus_4_out", 31 0;
v000001c7cb134820_0 .var "wb_rd_addr_out", 4 0;
v000001c7cb1357c0_0 .var "wb_read_data_out", 31 0;
v000001c7cb135400_0 .var "wb_reg_write_out", 0 0;
v000001c7cb134c80_0 .var "wb_write_from_pc_out", 0 0;
S_000001c7cb12dda0 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c7cb134d20_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb134dc0_0 .net "pc_in", 31 0, L_000001c7cb1b5e00;  alias, 1 drivers
v000001c7cb1359a0_0 .var "pc_out", 31 0;
v000001c7cb135ea0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb12df30 .scope module, "wb_stage" "ins_wb" 6 371, 25 8 0, S_000001c7cb11fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c7caff55d0 .functor BUFZ 5, v000001c7cb134820_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caff54f0 .functor BUFZ 1, v000001c7cb135400_0, C4<0>, C4<0>, C4<0>;
v000001c7cb1340a0_0 .net *"_ivl_0", 31 0, L_000001c7cb1b8240;  1 drivers
v000001c7cb135a40_0 .net "alu_result_in", 31 0, v000001c7cb134be0_0;  alias, 1 drivers
v000001c7cb135540_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb134640_0 .net "mem_to_reg_in", 0 0, v000001c7cb134f00_0;  alias, 1 drivers
v000001c7cb134fa0_0 .net "pc_plus_4_in", 31 0, v000001c7cb134000_0;  alias, 1 drivers
v000001c7cb1355e0_0 .net "rd_addr_in", 4 0, v000001c7cb134820_0;  alias, 1 drivers
v000001c7cb134e60_0 .net "read_data_in", 31 0, v000001c7cb1357c0_0;  alias, 1 drivers
v000001c7cb134140_0 .net "reg_write_in", 0 0, v000001c7cb135400_0;  alias, 1 drivers
v000001c7cb1341e0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb134320_0 .net "wb_rd_addr_out", 4 0, L_000001c7caff55d0;  alias, 1 drivers
v000001c7cb136620_0 .net "wb_reg_write_en_out", 0 0, L_000001c7caff54f0;  alias, 1 drivers
v000001c7cb1366c0_0 .net "wb_write_data_out", 31 0, L_000001c7cb1b6ee0;  alias, 1 drivers
v000001c7cb136760_0 .net "write_from_pc_in", 0 0, v000001c7cb134c80_0;  alias, 1 drivers
L_000001c7cb1b8240 .functor MUXZ 32, v000001c7cb134be0_0, v000001c7cb1357c0_0, v000001c7cb134f00_0, C4<>;
L_000001c7cb1b6ee0 .functor MUXZ 32, L_000001c7cb1b8240, v000001c7cb134000_0, v000001c7cb134c80_0, C4<>;
S_000001c7cb12ce00 .scope module, "core3" "riscv_core" 5 150, 6 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_address_out";
    .port_info 3 /INPUT 32 "imem_data_in";
    .port_info 4 /OUTPUT 1 "dmem_read_en_out";
    .port_info 5 /OUTPUT 1 "dmem_write_en_out";
    .port_info 6 /OUTPUT 32 "dmem_address_out";
    .port_info 7 /OUTPUT 32 "dmem_write_data_out";
    .port_info 8 /INPUT 32 "dmem_read_data_in";
L_000001c7caff58e0 .functor BUFZ 32, v000001c7cb15e7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caebdac0 .functor BUFZ 5, v000001c7cb15a270_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caebf260 .functor BUFZ 1, v000001c7cb147a50_0, C4<0>, C4<0>, C4<0>;
L_000001c7cb1d2800 .functor BUFZ 32, v000001c7cb147870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb1d2870 .functor BUFZ 32, L_000001c7cb1ba040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb1617f0_0 .net *"_ivl_0", 31 0, L_000001c7cb1b7200;  1 drivers
v000001c7cb1611b0_0 .net "branch_taken", 0 0, v000001c7cb15b8f0_0;  1 drivers
v000001c7cb1616b0_0 .net "branch_target", 31 0, v000001c7cb15b3f0_0;  1 drivers
v000001c7cb160e90_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb160fd0_0 .net "curr_pc", 31 0, v000001c7cb15e7d0_0;  1 drivers
v000001c7cb161b10_0 .net "dmem_address_out", 31 0, v000001c7cb1608f0_0;  alias, 1 drivers
v000001c7cb161610_0 .net "dmem_read_data_in", 31 0, L_000001c7cb1b2200;  alias, 1 drivers
v000001c7cb161bb0_0 .net "dmem_read_en_out", 0 0, v000001c7cb160350_0;  alias, 1 drivers
v000001c7cb1612f0_0 .net "dmem_write_data_out", 31 0, v000001c7cb1607b0_0;  alias, 1 drivers
v000001c7cb161c50_0 .net "dmem_write_en_out", 0 0, v000001c7cb15eb90_0;  alias, 1 drivers
v000001c7cb161cf0_0 .net "ex_alu_ctrl_in", 3 0, v000001c7cb15e190_0;  1 drivers
v000001c7cb160f30_0 .net "ex_alu_result_out", 31 0, v000001c7cb15af90_0;  1 drivers
v000001c7cb161250_0 .net "ex_alu_src_in", 0 0, v000001c7cb15be90_0;  1 drivers
v000001c7cb161390_0 .net "ex_branch_in", 0 0, v000001c7cb15db50_0;  1 drivers
v000001c7cb161430_0 .net "ex_immediate_in", 31 0, v000001c7cb15dbf0_0;  1 drivers
v000001c7cb161570_0 .net "ex_instruction_in", 31 0, v000001c7cb15d510_0;  1 drivers
v000001c7cb161750_0 .net "ex_mem_read_feedback", 0 0, L_000001c7caebf260;  1 drivers
v000001c7cb161890_0 .net "ex_mem_read_in", 0 0, v000001c7cb15cb10_0;  1 drivers
v000001c7cb161930_0 .net "ex_mem_read_out", 0 0, v000001c7cb15b170_0;  1 drivers
v000001c7cb1531f0_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb15e0f0_0;  1 drivers
v000001c7cb151fd0_0 .net "ex_mem_to_reg_out", 0 0, v000001c7cb15b5d0_0;  1 drivers
v000001c7cb152430_0 .net "ex_mem_write_in", 0 0, v000001c7cb15dc90_0;  1 drivers
v000001c7cb152d90_0 .net "ex_mem_write_out", 0 0, v000001c7cb15b670_0;  1 drivers
v000001c7cb154370_0 .net "ex_pc_in", 31 0, v000001c7cb15bfd0_0;  1 drivers
v000001c7cb153c90_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb15e2d0_0;  1 drivers
v000001c7cb152b10_0 .net "ex_pc_plus_4_out", 31 0, v000001c7cb15bdf0_0;  1 drivers
v000001c7cb152250_0 .net "ex_rd_addr_in", 4 0, v000001c7cb15e370_0;  1 drivers
v000001c7cb1527f0_0 .net "ex_rd_addr_out", 4 0, v000001c7cb15b710_0;  1 drivers
v000001c7cb153a10_0 .net "ex_rd_feedback", 4 0, L_000001c7caebdac0;  1 drivers
v000001c7cb152890_0 .net "ex_read_data1_in", 31 0, v000001c7cb15cbb0_0;  1 drivers
v000001c7cb152930_0 .net "ex_read_data2_in", 31 0, v000001c7cb15e5f0_0;  1 drivers
v000001c7cb153510_0 .net "ex_read_data2_out", 31 0, v000001c7cb15b7b0_0;  1 drivers
v000001c7cb152110_0 .net "ex_reg_write_in", 0 0, v000001c7cb15dd30_0;  1 drivers
v000001c7cb153ab0_0 .net "ex_reg_write_out", 0 0, v000001c7cb15bad0_0;  1 drivers
v000001c7cb1545f0_0 .net "ex_rs1_addr_in", 4 0, v000001c7cb15c7f0_0;  1 drivers
v000001c7cb152c50_0 .net "ex_rs2_addr_in", 4 0, v000001c7cb15ddd0_0;  1 drivers
v000001c7cb153290_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb15da10_0;  1 drivers
v000001c7cb153e70_0 .net "ex_write_from_pc_out", 0 0, v000001c7cb159eb0_0;  1 drivers
v000001c7cb152750_0 .net "forward_a", 1 0, v000001c7cb15c070_0;  1 drivers
v000001c7cb154410_0 .net "forward_b", 1 0, v000001c7cb15d8d0_0;  1 drivers
v000001c7cb152070_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b89c0;  1 drivers
v000001c7cb1535b0_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b8ce0;  1 drivers
v000001c7cb1529d0_0 .net "id_branch_out", 0 0, L_000001c7cb1b8920;  1 drivers
v000001c7cb153bf0_0 .net "id_immediate_out", 31 0, L_000001c7caebd7b0;  1 drivers
v000001c7cb152e30_0 .net "id_instruction_debug_out", 31 0, L_000001c7caebea10;  1 drivers
v000001c7cb152a70_0 .net "id_instruction_in", 31 0, v000001c7cb15f810_0;  1 drivers
v000001c7cb153470_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b82e0;  1 drivers
v000001c7cb1521b0_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b8880;  1 drivers
v000001c7cb151f30_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b8600;  1 drivers
v000001c7cb152ed0_0 .net "id_pc_in", 31 0, v000001c7cb160530_0;  1 drivers
v000001c7cb153330_0 .net "id_pc_out_pass", 31 0, L_000001c7caff5a30;  1 drivers
v000001c7cb152bb0_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb15e910_0;  1 drivers
v000001c7cb1533d0_0 .net "id_pc_plus_4_out", 31 0, L_000001c7caff59c0;  1 drivers
v000001c7cb1522f0_0 .net "id_rd_addr_out", 4 0, L_000001c7caebecb0;  1 drivers
v000001c7cb152cf0_0 .net "id_read_data1_out", 31 0, L_000001c7caff5b10;  1 drivers
v000001c7cb154230_0 .net "id_read_data2_out", 31 0, L_000001c7caff4ca0;  1 drivers
v000001c7cb1542d0_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b6f80;  1 drivers
v000001c7cb152390_0 .net "id_rs1_addr_out", 4 0, L_000001c7caebe150;  1 drivers
v000001c7cb152f70_0 .net "id_rs2_addr_out", 4 0, L_000001c7caebe230;  1 drivers
v000001c7cb153010_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b6c60;  1 drivers
v000001c7cb153650_0 .net "if_instruction_in", 31 0, L_000001c7caff5950;  1 drivers
v000001c7cb1540f0_0 .net "imem_address_out", 31 0, L_000001c7caff58e0;  alias, 1 drivers
v000001c7cb1530b0_0 .net "imem_data_in", 31 0, L_000001c7cb073800;  alias, 1 drivers
v000001c7cb153150_0 .net "ma_alu_result_out", 31 0, v000001c7cb147870_0;  1 drivers
v000001c7cb153f10_0 .net "ma_mem_read_out", 0 0, v000001c7cb147a50_0;  1 drivers
v000001c7cb1536f0_0 .net "ma_mem_to_reg_out", 0 0, v000001c7cb147af0_0;  1 drivers
v000001c7cb153790_0 .net "ma_mem_write_out", 0 0, v000001c7cb147b90_0;  1 drivers
v000001c7cb153830_0 .net "ma_pc_plus_4_out", 31 0, v000001c7cb15ac70_0;  1 drivers
v000001c7cb1538d0_0 .net "ma_rd_addr_out", 4 0, v000001c7cb15a270_0;  1 drivers
v000001c7cb153970_0 .net "ma_reg_write_out", 0 0, v000001c7cb1599b0_0;  1 drivers
v000001c7cb153b50_0 .net "ma_write_data_out", 31 0, v000001c7cb159ff0_0;  1 drivers
v000001c7cb153d30_0 .net "ma_write_from_pc_out", 0 0, v000001c7cb15a590_0;  1 drivers
v000001c7cb1544b0_0 .net "mem_alu_result_to_wb", 31 0, v000001c7cb160990_0;  1 drivers
v000001c7cb153dd0_0 .net "mem_forward_data", 31 0, L_000001c7cb1d2800;  1 drivers
v000001c7cb153fb0_0 .net "mem_mem_to_reg_to_wb", 0 0, v000001c7cb15f8b0_0;  1 drivers
v000001c7cb1524d0_0 .net "mem_pc_plus_4_to_wb", 31 0, v000001c7cb160a30_0;  1 drivers
v000001c7cb154050_0 .net "mem_rd_addr_to_wb", 4 0, v000001c7cb15f630_0;  1 drivers
v000001c7cb152570_0 .net "mem_read_data_to_wb", 31 0, v000001c7cb15fd10_0;  1 drivers
v000001c7cb154190_0 .net "mem_reg_write_to_wb", 0 0, v000001c7cb15f9f0_0;  1 drivers
v000001c7cb154550_0 .net "mem_write_from_pc_to_wb", 0 0, v000001c7cb15fb30_0;  1 drivers
v000001c7cb151e90_0 .net "next_pc", 31 0, L_000001c7cb1b7980;  1 drivers
v000001c7cb152610_0 .net "pc_plus_4", 31 0, L_000001c7cb1b8ec0;  1 drivers
v000001c7cb1526b0_0 .net "pipeline_stall", 0 0, L_000001c7caff4c30;  1 drivers
v000001c7cb1567b0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb156b70_0 .net "wb_alu_result_in", 31 0, v000001c7cb15ed70_0;  1 drivers
v000001c7cb1559f0_0 .net "wb_forward_data", 31 0, L_000001c7cb1d2870;  1 drivers
v000001c7cb154d70_0 .net "wb_mem_to_reg_in", 0 0, v000001c7cb15ff90_0;  1 drivers
v000001c7cb155590_0 .net "wb_pc_plus_4_in", 31 0, v000001c7cb1600d0_0;  1 drivers
v000001c7cb156670_0 .net "wb_rd_addr_in", 4 0, v000001c7cb15e870_0;  1 drivers
v000001c7cb156490_0 .net "wb_rd_feedback", 4 0, L_000001c7cb1d2b10;  1 drivers
v000001c7cb155630_0 .net "wb_read_data_in", 31 0, v000001c7cb160b70_0;  1 drivers
v000001c7cb156d50_0 .net "wb_reg_write_feedback", 0 0, L_000001c7cb1d2bf0;  1 drivers
v000001c7cb155bd0_0 .net "wb_reg_write_in", 0 0, v000001c7cb160210_0;  1 drivers
v000001c7cb1556d0_0 .net "wb_write_data_feedback", 31 0, L_000001c7cb1ba040;  1 drivers
v000001c7cb1553b0_0 .net "wb_write_from_pc_in", 0 0, v000001c7cb160d50_0;  1 drivers
L_000001c7cb1b7200 .functor MUXZ 32, L_000001c7cb1b8ec0, v000001c7cb15e7d0_0, L_000001c7caff4c30, C4<>;
L_000001c7cb1b7980 .functor MUXZ 32, L_000001c7cb1b7200, v000001c7cb15b3f0_0, v000001c7cb15b8f0_0, C4<>;
S_000001c7cb12e0c0 .scope module, "decode_stage" "ins_decode" 6 105, 7 3 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_instruction_in";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 1 "pipeline_stall";
    .port_info 6 /INPUT 5 "ex_rd_addr_in";
    .port_info 7 /INPUT 1 "ex_mem_read_in";
    .port_info 8 /INPUT 5 "wb_write_addr_in";
    .port_info 9 /INPUT 32 "wb_write_data_in";
    .port_info 10 /INPUT 1 "wb_reg_write_en_in";
    .port_info 11 /OUTPUT 1 "pipeline_stall_out";
    .port_info 12 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "id_pc_out";
    .port_info 14 /OUTPUT 32 "id_read_data1_out";
    .port_info 15 /OUTPUT 32 "id_read_data2_out";
    .port_info 16 /OUTPUT 32 "id_immediate_out";
    .port_info 17 /OUTPUT 5 "id_rs1_addr_out";
    .port_info 18 /OUTPUT 5 "id_rs2_addr_out";
    .port_info 19 /OUTPUT 5 "id_rd_addr_out";
    .port_info 20 /OUTPUT 32 "id_instruction_out";
    .port_info 21 /OUTPUT 1 "id_mem_read_out";
    .port_info 22 /OUTPUT 1 "id_mem_write_out";
    .port_info 23 /OUTPUT 1 "id_reg_write_out";
    .port_info 24 /OUTPUT 1 "id_mem_to_reg_out";
    .port_info 25 /OUTPUT 1 "id_alu_src_out";
    .port_info 26 /OUTPUT 1 "id_branch_out";
    .port_info 27 /OUTPUT 4 "id_alu_ctrl_out";
    .port_info 28 /OUTPUT 1 "id_write_from_pc_out";
L_000001c7caff59c0 .functor BUFZ 32, v000001c7cb15e910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff5a30 .functor BUFZ 32, v000001c7cb160530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff5b10 .functor BUFZ 32, L_000001c7cb1b7840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caff4ca0 .functor BUFZ 32, L_000001c7cb1b72a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caebd7b0 .functor BUFZ 32, v000001c7cb144990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7caebe150 .functor BUFZ 5, L_000001c7cb1b6d00, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caebe230 .functor BUFZ 5, L_000001c7cb1b87e0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caebecb0 .functor BUFZ 5, L_000001c7cb1b8b00, C4<00000>, C4<00000>, C4<00000>;
L_000001c7caebea10 .functor BUFZ 32, v000001c7cb15f810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb166058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb1460b0_0 .net/2u *"_ivl_24", 0 0, L_000001c7cb166058;  1 drivers
L_000001c7cb1660a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb146150_0 .net/2u *"_ivl_28", 0 0, L_000001c7cb1660a0;  1 drivers
L_000001c7cb1660e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb145610_0 .net/2u *"_ivl_32", 0 0, L_000001c7cb1660e8;  1 drivers
L_000001c7cb166130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb144e90_0 .net/2u *"_ivl_36", 0 0, L_000001c7cb166130;  1 drivers
L_000001c7cb166178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb1463d0_0 .net/2u *"_ivl_40", 0 0, L_000001c7cb166178;  1 drivers
L_000001c7cb1661c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb146ab0_0 .net/2u *"_ivl_44", 0 0, L_000001c7cb1661c0;  1 drivers
L_000001c7cb166208 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001c7cb145cf0_0 .net/2u *"_ivl_48", 3 0, L_000001c7cb166208;  1 drivers
L_000001c7cb166250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb1456b0_0 .net/2u *"_ivl_52", 0 0, L_000001c7cb166250;  1 drivers
v000001c7cb146330_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb144fd0_0 .net "ctrl_alu_ctrl", 3 0, v000001c7cb1443f0_0;  1 drivers
v000001c7cb147370_0 .net "ctrl_alu_src", 0 0, v000001c7cb143130_0;  1 drivers
v000001c7cb1461f0_0 .net "ctrl_branch", 0 0, v000001c7cb143630_0;  1 drivers
v000001c7cb146290_0 .net "ctrl_mem_read", 0 0, v000001c7cb1436d0_0;  1 drivers
v000001c7cb144df0_0 .net "ctrl_mem_to_reg", 0 0, v000001c7cb143810_0;  1 drivers
v000001c7cb1466f0_0 .net "ctrl_mem_write", 0 0, v000001c7cb142730_0;  1 drivers
v000001c7cb146470_0 .net "ctrl_reg_write", 0 0, v000001c7cb1440d0_0;  1 drivers
v000001c7cb145930_0 .net "ctrl_write_from_pc", 0 0, v000001c7cb142eb0_0;  1 drivers
v000001c7cb145b10_0 .net "ex_mem_read_in", 0 0, L_000001c7caebf260;  alias, 1 drivers
v000001c7cb146e70_0 .net "ex_rd_addr_in", 4 0, L_000001c7caebdac0;  alias, 1 drivers
v000001c7cb145a70_0 .net "id_alu_ctrl_out", 3 0, L_000001c7cb1b89c0;  alias, 1 drivers
v000001c7cb146f10_0 .net "id_alu_src_out", 0 0, L_000001c7cb1b8ce0;  alias, 1 drivers
v000001c7cb146510_0 .net "id_branch_out", 0 0, L_000001c7cb1b8920;  alias, 1 drivers
v000001c7cb145d90_0 .net "id_immediate_out", 31 0, L_000001c7caebd7b0;  alias, 1 drivers
v000001c7cb145bb0_0 .net "id_instruction_in", 31 0, v000001c7cb15f810_0;  alias, 1 drivers
v000001c7cb1465b0_0 .net "id_instruction_out", 31 0, L_000001c7caebea10;  alias, 1 drivers
v000001c7cb144f30_0 .net "id_mem_read_out", 0 0, L_000001c7cb1b82e0;  alias, 1 drivers
v000001c7cb145c50_0 .net "id_mem_to_reg_out", 0 0, L_000001c7cb1b8880;  alias, 1 drivers
v000001c7cb146010_0 .net "id_mem_write_out", 0 0, L_000001c7cb1b8600;  alias, 1 drivers
v000001c7cb146a10_0 .net "id_pc_in", 31 0, v000001c7cb160530_0;  alias, 1 drivers
v000001c7cb146650_0 .net "id_pc_out", 31 0, L_000001c7caff5a30;  alias, 1 drivers
v000001c7cb146790_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb15e910_0;  alias, 1 drivers
v000001c7cb146fb0_0 .net "id_pc_plus_4_out", 31 0, L_000001c7caff59c0;  alias, 1 drivers
v000001c7cb145250_0 .net "id_rd_addr_out", 4 0, L_000001c7caebecb0;  alias, 1 drivers
v000001c7cb147410_0 .net "id_read_data1_out", 31 0, L_000001c7caff5b10;  alias, 1 drivers
v000001c7cb147190_0 .net "id_read_data2_out", 31 0, L_000001c7caff4ca0;  alias, 1 drivers
v000001c7cb146b50_0 .net "id_reg_write_out", 0 0, L_000001c7cb1b6f80;  alias, 1 drivers
v000001c7cb145e30_0 .net "id_rs1_addr_out", 4 0, L_000001c7caebe150;  alias, 1 drivers
v000001c7cb145070_0 .net "id_rs2_addr_out", 4 0, L_000001c7caebe230;  alias, 1 drivers
v000001c7cb146830_0 .net "id_write_from_pc_out", 0 0, L_000001c7cb1b6c60;  alias, 1 drivers
v000001c7cb1468d0_0 .net "immediate", 31 0, v000001c7cb144990_0;  1 drivers
o000001c7cb0bfec8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c7cb146bf0_0 .net "pipeline_stall", 0 0, o000001c7cb0bfec8;  0 drivers
v000001c7cb146970_0 .net "pipeline_stall_out", 0 0, L_000001c7caff4c30;  alias, 1 drivers
v000001c7cb1459d0_0 .net "rd", 4 0, L_000001c7cb1b8b00;  1 drivers
v000001c7cb146c90_0 .net "reg_read_data1", 31 0, L_000001c7cb1b7840;  1 drivers
v000001c7cb146d30_0 .net "reg_read_data2", 31 0, L_000001c7cb1b72a0;  1 drivers
v000001c7cb145110_0 .net "rs1", 4 0, L_000001c7cb1b6d00;  1 drivers
v000001c7cb146dd0_0 .net "rs2", 4 0, L_000001c7cb1b87e0;  1 drivers
v000001c7cb147050_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb147230_0 .net "wb_reg_write_en_in", 0 0, L_000001c7cb1d2bf0;  alias, 1 drivers
v000001c7cb1451b0_0 .net "wb_write_addr_in", 4 0, L_000001c7cb1d2b10;  alias, 1 drivers
v000001c7cb1452f0_0 .net "wb_write_data_in", 31 0, L_000001c7cb1ba040;  alias, 1 drivers
L_000001c7cb1b6d00 .part v000001c7cb15f810_0, 15, 5;
L_000001c7cb1b87e0 .part v000001c7cb15f810_0, 20, 5;
L_000001c7cb1b8b00 .part v000001c7cb15f810_0, 7, 5;
L_000001c7cb1b82e0 .functor MUXZ 1, v000001c7cb1436d0_0, L_000001c7cb166058, L_000001c7caff4c30, C4<>;
L_000001c7cb1b8600 .functor MUXZ 1, v000001c7cb142730_0, L_000001c7cb1660a0, L_000001c7caff4c30, C4<>;
L_000001c7cb1b6f80 .functor MUXZ 1, v000001c7cb1440d0_0, L_000001c7cb1660e8, L_000001c7caff4c30, C4<>;
L_000001c7cb1b8880 .functor MUXZ 1, v000001c7cb143810_0, L_000001c7cb166130, L_000001c7caff4c30, C4<>;
L_000001c7cb1b8ce0 .functor MUXZ 1, v000001c7cb143130_0, L_000001c7cb166178, L_000001c7caff4c30, C4<>;
L_000001c7cb1b8920 .functor MUXZ 1, v000001c7cb143630_0, L_000001c7cb1661c0, L_000001c7caff4c30, C4<>;
L_000001c7cb1b89c0 .functor MUXZ 4, v000001c7cb1443f0_0, L_000001c7cb166208, L_000001c7caff4c30, C4<>;
L_000001c7cb1b6c60 .functor MUXZ 1, v000001c7cb142eb0_0, L_000001c7cb166250, L_000001c7caff4c30, C4<>;
S_000001c7cb12cf90 .scope module, "control_unit_inst" "control_unit" 7 83, 8 6 0, S_000001c7cb12e0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 4 "ALUCtrl";
    .port_info 8 /OUTPUT 1 "WriteFromPC";
P_000001c7cb0abfd0 .param/l "ALU_ADD" 1 8 35, C4<0000>;
P_000001c7cb0ac008 .param/l "ALU_AND" 1 8 37, C4<0010>;
P_000001c7cb0ac040 .param/l "ALU_LUI" 1 8 45, C4<1010>;
P_000001c7cb0ac078 .param/l "ALU_NOP" 1 8 46, C4<1111>;
P_000001c7cb0ac0b0 .param/l "ALU_OR" 1 8 38, C4<0011>;
P_000001c7cb0ac0e8 .param/l "ALU_SLL" 1 8 40, C4<0101>;
P_000001c7cb0ac120 .param/l "ALU_SLT" 1 8 43, C4<1000>;
P_000001c7cb0ac158 .param/l "ALU_SLTU" 1 8 44, C4<1001>;
P_000001c7cb0ac190 .param/l "ALU_SRA" 1 8 42, C4<0111>;
P_000001c7cb0ac1c8 .param/l "ALU_SRL" 1 8 41, C4<0110>;
P_000001c7cb0ac200 .param/l "ALU_SUB" 1 8 36, C4<0001>;
P_000001c7cb0ac238 .param/l "ALU_XOR" 1 8 39, C4<0100>;
P_000001c7cb0ac270 .param/l "OP_AUIPC" 1 8 32, C4<0010111>;
P_000001c7cb0ac2a8 .param/l "OP_BRANCH" 1 8 28, C4<1100011>;
P_000001c7cb0ac2e0 .param/l "OP_ITYPE" 1 8 25, C4<0010011>;
P_000001c7cb0ac318 .param/l "OP_JAL" 1 8 29, C4<1101111>;
P_000001c7cb0ac350 .param/l "OP_JALR" 1 8 30, C4<1100111>;
P_000001c7cb0ac388 .param/l "OP_LOAD" 1 8 26, C4<0000011>;
P_000001c7cb0ac3c0 .param/l "OP_LUI" 1 8 31, C4<0110111>;
P_000001c7cb0ac3f8 .param/l "OP_RTYPE" 1 8 24, C4<0110011>;
P_000001c7cb0ac430 .param/l "OP_STORE" 1 8 27, C4<0100011>;
v000001c7cb1443f0_0 .var "ALUCtrl", 3 0;
v000001c7cb143130_0 .var "ALUSrc", 0 0;
v000001c7cb143630_0 .var "Branch", 0 0;
v000001c7cb1436d0_0 .var "MemRead", 0 0;
v000001c7cb143810_0 .var "MemToReg", 0 0;
v000001c7cb142730_0 .var "MemWrite", 0 0;
v000001c7cb1440d0_0 .var "RegWrite", 0 0;
v000001c7cb142eb0_0 .var "WriteFromPC", 0 0;
v000001c7cb143e50_0 .net "funct3", 2 0, L_000001c7cb1b6b20;  1 drivers
v000001c7cb143f90_0 .net "funct7", 6 0, L_000001c7cb1b81a0;  1 drivers
v000001c7cb1433b0_0 .net "instr", 31 0, v000001c7cb15f810_0;  alias, 1 drivers
v000001c7cb144530_0 .net "opcode", 6 0, L_000001c7cb1b8100;  1 drivers
E_000001c7cb022cc0 .event anyedge, v000001c7cb144530_0, v000001c7cb143e50_0, v000001c7cb143f90_0;
L_000001c7cb1b8100 .part v000001c7cb15f810_0, 0, 7;
L_000001c7cb1b6b20 .part v000001c7cb15f810_0, 12, 3;
L_000001c7cb1b81a0 .part v000001c7cb15f810_0, 25, 7;
S_000001c7cb12e250 .scope module, "hazard_unit_inst" "hazard_unit" 7 96, 9 1 0, S_000001c7cb12e0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1_addr";
    .port_info 1 /INPUT 5 "id_rs2_addr";
    .port_info 2 /INPUT 5 "ex_rd_addr";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /OUTPUT 1 "pipeline_stall";
L_000001c7caff4ae0 .functor AND 1, L_000001c7caebf260, L_000001c7cb1b6da0, C4<1>, C4<1>;
L_000001c7caff4b50 .functor OR 1, L_000001c7cb1b8d80, L_000001c7cb1b6bc0, C4<0>, C4<0>;
L_000001c7caff4c30 .functor AND 1, L_000001c7caff4ae0, L_000001c7caff4b50, C4<1>, C4<1>;
L_000001c7cb166010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb144030_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb166010;  1 drivers
v000001c7cb144170_0 .net *"_ivl_11", 0 0, L_000001c7caff4b50;  1 drivers
v000001c7cb1448f0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b6da0;  1 drivers
v000001c7cb144490_0 .net *"_ivl_5", 0 0, L_000001c7caff4ae0;  1 drivers
v000001c7cb143590_0 .net *"_ivl_6", 0 0, L_000001c7cb1b8d80;  1 drivers
v000001c7cb143770_0 .net *"_ivl_8", 0 0, L_000001c7cb1b6bc0;  1 drivers
v000001c7cb1445d0_0 .net "ex_mem_read", 0 0, L_000001c7caebf260;  alias, 1 drivers
v000001c7cb144670_0 .net "ex_rd_addr", 4 0, L_000001c7caebdac0;  alias, 1 drivers
v000001c7cb142af0_0 .net "id_rs1_addr", 4 0, L_000001c7cb1b6d00;  alias, 1 drivers
v000001c7cb1447b0_0 .net "id_rs2_addr", 4 0, L_000001c7cb1b87e0;  alias, 1 drivers
v000001c7cb144c10_0 .net "pipeline_stall", 0 0, L_000001c7caff4c30;  alias, 1 drivers
L_000001c7cb1b6da0 .cmp/ne 5, L_000001c7caebdac0, L_000001c7cb166010;
L_000001c7cb1b8d80 .cmp/eq 5, L_000001c7caebdac0, L_000001c7cb1b6d00;
L_000001c7cb1b6bc0 .cmp/eq 5, L_000001c7caebdac0, L_000001c7cb1b87e0;
S_000001c7cb12e3e0 .scope module, "imm_gen_inst" "imm_gen" 7 77, 10 2 0, S_000001c7cb12e0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate_out";
P_000001c7cb0ac470 .param/l "OPCODE_B" 1 10 13, C4<1100011>;
P_000001c7cb0ac4a8 .param/l "OPCODE_I_IMM" 1 10 9, C4<0010011>;
P_000001c7cb0ac4e0 .param/l "OPCODE_I_JALR" 1 10 11, C4<1100111>;
P_000001c7cb0ac518 .param/l "OPCODE_I_LOAD" 1 10 10, C4<0000011>;
P_000001c7cb0ac550 .param/l "OPCODE_J" 1 10 16, C4<1101111>;
P_000001c7cb0ac588 .param/l "OPCODE_R" 1 10 17, C4<0110011>;
P_000001c7cb0ac5c0 .param/l "OPCODE_S" 1 10 12, C4<0100011>;
P_000001c7cb0ac5f8 .param/l "OPCODE_U_AUIPC" 1 10 15, C4<0010111>;
P_000001c7cb0ac630 .param/l "OPCODE_U_LUI" 1 10 14, C4<0110111>;
v000001c7cb144990_0 .var "immediate_out", 31 0;
v000001c7cb142ff0_0 .net "instruction", 31 0, v000001c7cb15f810_0;  alias, 1 drivers
v000001c7cb144a30_0 .net "opcode", 6 0, L_000001c7cb1b6a80;  1 drivers
E_000001c7cb023140 .event anyedge, v000001c7cb144a30_0, v000001c7cb1433b0_0;
L_000001c7cb1b6a80 .part v000001c7cb15f810_0, 0, 7;
S_000001c7cb0ad4d0 .scope module, "rf" "reg_file" 7 64, 11 2 0, S_000001c7cb12e0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_000001c7cb165e60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb144cb0_0 .net/2u *"_ivl_0", 4 0, L_000001c7cb165e60;  1 drivers
L_000001c7cb165ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb1438b0_0 .net *"_ivl_11", 1 0, L_000001c7cb165ef0;  1 drivers
L_000001c7cb165f38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c7cb142550_0 .net/2u *"_ivl_14", 4 0, L_000001c7cb165f38;  1 drivers
v000001c7cb1431d0_0 .net *"_ivl_16", 0 0, L_000001c7cb1b69e0;  1 drivers
L_000001c7cb165f80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb1425f0_0 .net/2u *"_ivl_18", 31 0, L_000001c7cb165f80;  1 drivers
v000001c7cb142690_0 .net *"_ivl_2", 0 0, L_000001c7cb1b90a0;  1 drivers
v000001c7cb1427d0_0 .net *"_ivl_20", 31 0, L_000001c7cb1b7fc0;  1 drivers
v000001c7cb142910_0 .net *"_ivl_22", 6 0, L_000001c7cb1b86a0;  1 drivers
L_000001c7cb165fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb1429b0_0 .net *"_ivl_25", 1 0, L_000001c7cb165fc8;  1 drivers
L_000001c7cb165ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb142a50_0 .net/2u *"_ivl_4", 31 0, L_000001c7cb165ea8;  1 drivers
v000001c7cb142cd0_0 .net *"_ivl_6", 31 0, L_000001c7cb1b6940;  1 drivers
v000001c7cb142b90_0 .net *"_ivl_8", 6 0, L_000001c7cb1b7700;  1 drivers
v000001c7cb142c30_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb145ed0_0 .var/i "i", 31 0;
v000001c7cb1474b0_0 .net "read_addr1", 4 0, L_000001c7cb1b6d00;  alias, 1 drivers
v000001c7cb145f70_0 .net "read_addr2", 4 0, L_000001c7cb1b87e0;  alias, 1 drivers
v000001c7cb145750_0 .net "read_data1", 31 0, L_000001c7cb1b7840;  alias, 1 drivers
v000001c7cb145890_0 .net "read_data2", 31 0, L_000001c7cb1b72a0;  alias, 1 drivers
v000001c7cb1470f0 .array "registers", 31 0, 31 0;
v000001c7cb145570_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb144d50_0 .net "write_addr", 4 0, L_000001c7cb1d2b10;  alias, 1 drivers
v000001c7cb1472d0_0 .net "write_data", 31 0, L_000001c7cb1ba040;  alias, 1 drivers
v000001c7cb1457f0_0 .net "write_enable", 0 0, L_000001c7cb1d2bf0;  alias, 1 drivers
L_000001c7cb1b90a0 .cmp/eq 5, L_000001c7cb1b6d00, L_000001c7cb165e60;
L_000001c7cb1b6940 .array/port v000001c7cb1470f0, L_000001c7cb1b7700;
L_000001c7cb1b7700 .concat [ 5 2 0 0], L_000001c7cb1b6d00, L_000001c7cb165ef0;
L_000001c7cb1b7840 .functor MUXZ 32, L_000001c7cb1b6940, L_000001c7cb165ea8, L_000001c7cb1b90a0, C4<>;
L_000001c7cb1b69e0 .cmp/eq 5, L_000001c7cb1b87e0, L_000001c7cb165f38;
L_000001c7cb1b7fc0 .array/port v000001c7cb1470f0, L_000001c7cb1b86a0;
L_000001c7cb1b86a0 .concat [ 5 2 0 0], L_000001c7cb1b87e0, L_000001c7cb165fc8;
L_000001c7cb1b72a0 .functor MUXZ 32, L_000001c7cb1b7fc0, L_000001c7cb165f80, L_000001c7cb1b69e0, C4<>;
S_000001c7cb0acb70 .scope module, "ex_ma" "ex_ma_buffer" 6 266, 12 4 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_pc_plus_4_in";
    .port_info 3 /INPUT 32 "ex_alu_result_in";
    .port_info 4 /INPUT 32 "ex_read_data2_in";
    .port_info 5 /INPUT 5 "ex_rd_addr_in";
    .port_info 6 /INPUT 1 "ex_mem_read_in";
    .port_info 7 /INPUT 1 "ex_mem_write_in";
    .port_info 8 /INPUT 1 "ex_reg_write_in";
    .port_info 9 /INPUT 1 "ex_mem_to_reg_in";
    .port_info 10 /INPUT 1 "ex_branch_in";
    .port_info 11 /INPUT 1 "ex_write_from_pc_in";
    .port_info 12 /OUTPUT 32 "ma_pc_plus_4_out";
    .port_info 13 /OUTPUT 32 "ma_alu_result_out";
    .port_info 14 /OUTPUT 32 "ma_write_data_out";
    .port_info 15 /OUTPUT 5 "ma_rd_addr_out";
    .port_info 16 /OUTPUT 1 "ma_mem_read_out";
    .port_info 17 /OUTPUT 1 "ma_mem_write_out";
    .port_info 18 /OUTPUT 1 "ma_reg_write_out";
    .port_info 19 /OUTPUT 1 "ma_mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "ma_write_from_pc_out";
v000001c7cb145390_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb145430_0 .net "ex_alu_result_in", 31 0, v000001c7cb15af90_0;  alias, 1 drivers
L_000001c7cb1663b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c7cb1454d0_0 .net "ex_branch_in", 0 0, L_000001c7cb1663b8;  1 drivers
v000001c7cb147550_0 .net "ex_mem_read_in", 0 0, v000001c7cb15b170_0;  alias, 1 drivers
v000001c7cb147c30_0 .net "ex_mem_to_reg_in", 0 0, v000001c7cb15b5d0_0;  alias, 1 drivers
v000001c7cb1479b0_0 .net "ex_mem_write_in", 0 0, v000001c7cb15b670_0;  alias, 1 drivers
v000001c7cb147690_0 .net "ex_pc_plus_4_in", 31 0, v000001c7cb15bdf0_0;  alias, 1 drivers
v000001c7cb1475f0_0 .net "ex_rd_addr_in", 4 0, v000001c7cb15b710_0;  alias, 1 drivers
v000001c7cb147910_0 .net "ex_read_data2_in", 31 0, v000001c7cb15b7b0_0;  alias, 1 drivers
v000001c7cb147730_0 .net "ex_reg_write_in", 0 0, v000001c7cb15bad0_0;  alias, 1 drivers
v000001c7cb1477d0_0 .net "ex_write_from_pc_in", 0 0, v000001c7cb159eb0_0;  alias, 1 drivers
v000001c7cb147870_0 .var "ma_alu_result_out", 31 0;
v000001c7cb147a50_0 .var "ma_mem_read_out", 0 0;
v000001c7cb147af0_0 .var "ma_mem_to_reg_out", 0 0;
v000001c7cb147b90_0 .var "ma_mem_write_out", 0 0;
v000001c7cb15ac70_0 .var "ma_pc_plus_4_out", 31 0;
v000001c7cb15a270_0 .var "ma_rd_addr_out", 4 0;
v000001c7cb1599b0_0 .var "ma_reg_write_out", 0 0;
v000001c7cb159ff0_0 .var "ma_write_data_out", 31 0;
v000001c7cb15a590_0 .var "ma_write_from_pc_out", 0 0;
v000001c7cb15bb70_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0ad340 .scope module, "ex_stage" "ins_ex" 6 216, 13 6 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc_plus_4_in";
    .port_info 3 /INPUT 32 "id_pc_in";
    .port_info 4 /INPUT 32 "id_read_data1_in";
    .port_info 5 /INPUT 32 "id_read_data2_in";
    .port_info 6 /INPUT 32 "id_immediate_in";
    .port_info 7 /INPUT 5 "id_rd_addr_in";
    .port_info 8 /INPUT 32 "mem_forward_data_in";
    .port_info 9 /INPUT 32 "wb_forward_data_in";
    .port_info 10 /INPUT 2 "forward_a_in";
    .port_info 11 /INPUT 2 "forward_b_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_mem_to_reg_in";
    .port_info 16 /INPUT 1 "id_branch_in";
    .port_info 17 /INPUT 1 "id_alu_src_in";
    .port_info 18 /INPUT 4 "id_alu_ctrl_in";
    .port_info 19 /INPUT 1 "id_write_from_pc_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_alu_result_out";
    .port_info 22 /OUTPUT 32 "ex_read_data2_out";
    .port_info 23 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 24 /OUTPUT 1 "ex_mem_read_out";
    .port_info 25 /OUTPUT 1 "ex_mem_write_out";
    .port_info 26 /OUTPUT 1 "ex_reg_write_out";
    .port_info 27 /OUTPUT 1 "ex_mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "ex_write_from_pc_out";
    .port_info 29 /OUTPUT 1 "ex_branch_taken_out";
    .port_info 30 /OUTPUT 32 "ex_branch_target_out";
v000001c7cb15a770_0 .net "alu_mux_out_b", 31 0, L_000001c7cb1b78e0;  1 drivers
v000001c7cb15abd0_0 .net "alu_result", 31 0, v000001c7cb159c30_0;  1 drivers
v000001c7cb159730_0 .net "branch_taken_comb", 0 0, L_000001c7caebed20;  1 drivers
v000001c7cb15ae50_0 .net "branch_target_comb", 31 0, L_000001c7cb1ba2c0;  1 drivers
v000001c7cb15aef0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15af90_0 .var "ex_alu_result_out", 31 0;
v000001c7cb15b8f0_0 .var "ex_branch_taken_out", 0 0;
v000001c7cb15b3f0_0 .var "ex_branch_target_out", 31 0;
v000001c7cb15b170_0 .var "ex_mem_read_out", 0 0;
v000001c7cb15b5d0_0 .var "ex_mem_to_reg_out", 0 0;
v000001c7cb15b670_0 .var "ex_mem_write_out", 0 0;
v000001c7cb15bdf0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb15b710_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb15b7b0_0 .var "ex_read_data2_out", 31 0;
v000001c7cb15bad0_0 .var "ex_reg_write_out", 0 0;
v000001c7cb159eb0_0 .var "ex_write_from_pc_out", 0 0;
v000001c7cb159690_0 .net "forward_a_in", 1 0, v000001c7cb15c070_0;  alias, 1 drivers
v000001c7cb1597d0_0 .net "forward_b_in", 1 0, v000001c7cb15d8d0_0;  alias, 1 drivers
v000001c7cb159af0_0 .net "fwd_data_a", 31 0, L_000001c7cb1b7160;  1 drivers
v000001c7cb159cd0_0 .net "fwd_data_b", 31 0, L_000001c7cb1b7520;  1 drivers
v000001c7cb159d70_0 .net "id_alu_ctrl_in", 3 0, v000001c7cb15e190_0;  alias, 1 drivers
v000001c7cb159f50_0 .net "id_alu_src_in", 0 0, v000001c7cb15be90_0;  alias, 1 drivers
v000001c7cb15c890_0 .net "id_branch_in", 0 0, v000001c7cb15db50_0;  alias, 1 drivers
v000001c7cb15c9d0_0 .net "id_immediate_in", 31 0, v000001c7cb15dbf0_0;  alias, 1 drivers
v000001c7cb15e230_0 .net "id_mem_read_in", 0 0, v000001c7cb15cb10_0;  alias, 1 drivers
v000001c7cb15c6b0_0 .net "id_mem_to_reg_in", 0 0, v000001c7cb15e0f0_0;  alias, 1 drivers
v000001c7cb15e050_0 .net "id_mem_write_in", 0 0, v000001c7cb15dc90_0;  alias, 1 drivers
v000001c7cb15d470_0 .net "id_pc_in", 31 0, v000001c7cb15bfd0_0;  alias, 1 drivers
v000001c7cb15d290_0 .net "id_pc_plus_4_in", 31 0, v000001c7cb15e2d0_0;  alias, 1 drivers
v000001c7cb15cf70_0 .net "id_rd_addr_in", 4 0, v000001c7cb15e370_0;  alias, 1 drivers
v000001c7cb15d330_0 .net "id_read_data1_in", 31 0, v000001c7cb15cbb0_0;  alias, 1 drivers
v000001c7cb15dab0_0 .net "id_read_data2_in", 31 0, v000001c7cb15e5f0_0;  alias, 1 drivers
v000001c7cb15d010_0 .net "id_reg_write_in", 0 0, v000001c7cb15dd30_0;  alias, 1 drivers
v000001c7cb15cd90_0 .net "id_write_from_pc_in", 0 0, v000001c7cb15da10_0;  alias, 1 drivers
v000001c7cb15d5b0_0 .net "mem_forward_data_in", 31 0, L_000001c7cb1d2800;  alias, 1 drivers
v000001c7cb15d0b0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb15e4b0_0 .net "wb_forward_data_in", 31 0, L_000001c7cb1d2870;  alias, 1 drivers
S_000001c7cb0ad1b0 .scope module, "alu_inst" "ALU" 13 86, 14 1 0, S_000001c7cb0ad340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
P_000001c7cb0aeae0 .param/l "ALU_ADD" 1 14 11, C4<0000>;
P_000001c7cb0aeb18 .param/l "ALU_AND" 1 14 13, C4<0010>;
P_000001c7cb0aeb50 .param/l "ALU_LUI" 1 14 21, C4<1010>;
P_000001c7cb0aeb88 .param/l "ALU_NOP" 1 14 22, C4<1111>;
P_000001c7cb0aebc0 .param/l "ALU_OR" 1 14 14, C4<0011>;
P_000001c7cb0aebf8 .param/l "ALU_SLL" 1 14 16, C4<0101>;
P_000001c7cb0aec30 .param/l "ALU_SLT" 1 14 19, C4<1000>;
P_000001c7cb0aec68 .param/l "ALU_SLTU" 1 14 20, C4<1001>;
P_000001c7cb0aeca0 .param/l "ALU_SRA" 1 14 18, C4<0111>;
P_000001c7cb0aecd8 .param/l "ALU_SRL" 1 14 17, C4<0110>;
P_000001c7cb0aed10 .param/l "ALU_SUB" 1 14 12, C4<0001>;
P_000001c7cb0aed48 .param/l "ALU_XOR" 1 14 15, C4<0100>;
v000001c7cb15b490_0 .net "A", 31 0, L_000001c7cb1b7160;  alias, 1 drivers
v000001c7cb15a9f0_0 .net "ALU_control", 3 0, v000001c7cb15e190_0;  alias, 1 drivers
v000001c7cb15a310_0 .net "B", 31 0, L_000001c7cb1b78e0;  alias, 1 drivers
v000001c7cb159c30_0 .var "result", 31 0;
E_000001c7cb022b40 .event anyedge, v000001c7cb15a9f0_0, v000001c7cb15b490_0, v000001c7cb15a310_0;
S_000001c7cb0ad660 .scope module, "alu_src_mux_inst" "ALU_SRC_MUX" 13 78, 15 1 0, S_000001c7cb0ad340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001c7cb15a3b0_0 .net "alu_src", 0 0, v000001c7cb15be90_0;  alias, 1 drivers
v000001c7cb159870_0 .net "imm", 31 0, v000001c7cb15dbf0_0;  alias, 1 drivers
v000001c7cb15b030_0 .net "mux_out", 31 0, L_000001c7cb1b78e0;  alias, 1 drivers
v000001c7cb159b90_0 .net "rs2", 31 0, L_000001c7cb1b7520;  alias, 1 drivers
L_000001c7cb1b78e0 .functor MUXZ 32, L_000001c7cb1b7520, v000001c7cb15dbf0_0, v000001c7cb15be90_0, C4<>;
S_000001c7cb0ac850 .scope module, "branch_unit" "branch_logic" 13 94, 16 3 0, S_000001c7cb0ad340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "immediate";
    .port_info 3 /INPUT 32 "current_pc";
    .port_info 4 /INPUT 1 "branch_in";
    .port_info 5 /OUTPUT 1 "branch_taken_out";
    .port_info 6 /OUTPUT 32 "branch_target_out";
L_000001c7caebed20 .functor AND 1, v000001c7cb15db50_0, L_000001c7cb1bb6c0, C4<1>, C4<1>;
v000001c7cb15ad10_0 .net "branch_in", 0 0, v000001c7cb15db50_0;  alias, 1 drivers
v000001c7cb15bc10_0 .net "branch_taken_out", 0 0, L_000001c7caebed20;  alias, 1 drivers
v000001c7cb15a090_0 .net "branch_target_out", 31 0, L_000001c7cb1ba2c0;  alias, 1 drivers
v000001c7cb15b990_0 .net "current_pc", 31 0, v000001c7cb15bfd0_0;  alias, 1 drivers
v000001c7cb15a8b0_0 .net "immediate", 31 0, v000001c7cb15dbf0_0;  alias, 1 drivers
v000001c7cb15b350_0 .net "is_equal", 0 0, L_000001c7cb1bb6c0;  1 drivers
v000001c7cb15b850_0 .net "rs1_data", 31 0, L_000001c7cb1b7160;  alias, 1 drivers
v000001c7cb15b0d0_0 .net "rs2_data", 31 0, L_000001c7cb1b7520;  alias, 1 drivers
L_000001c7cb1bb6c0 .cmp/eq 32, L_000001c7cb1b7160, L_000001c7cb1b7520;
L_000001c7cb1ba2c0 .arith/sum 32, v000001c7cb15bfd0_0, v000001c7cb15dbf0_0;
S_000001c7cb0ac9e0 .scope module, "fwd_mux_a" "forwarding_mux" 13 61, 17 6 0, S_000001c7cb0ad340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb166298 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb15ba30_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb166298;  1 drivers
v000001c7cb15ab30_0 .net *"_ivl_2", 0 0, L_000001c7cb1b8a60;  1 drivers
L_000001c7cb1662e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb15a6d0_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb1662e0;  1 drivers
v000001c7cb159a50_0 .net *"_ivl_6", 0 0, L_000001c7cb1b8ba0;  1 drivers
v000001c7cb15b530_0 .net *"_ivl_8", 31 0, L_000001c7cb1b7020;  1 drivers
v000001c7cb15b210_0 .net "data_from_mem_stage", 31 0, L_000001c7cb1d2800;  alias, 1 drivers
v000001c7cb15a130_0 .net "data_from_reg_file", 31 0, v000001c7cb15cbb0_0;  alias, 1 drivers
v000001c7cb159e10_0 .net "data_from_wb_stage", 31 0, L_000001c7cb1d2870;  alias, 1 drivers
v000001c7cb15aa90_0 .net "forward_sel", 1 0, v000001c7cb15c070_0;  alias, 1 drivers
v000001c7cb15b2b0_0 .net "forwarded_data", 31 0, L_000001c7cb1b7160;  alias, 1 drivers
L_000001c7cb1b8a60 .cmp/eq 2, v000001c7cb15c070_0, L_000001c7cb166298;
L_000001c7cb1b8ba0 .cmp/eq 2, v000001c7cb15c070_0, L_000001c7cb1662e0;
L_000001c7cb1b7020 .functor MUXZ 32, v000001c7cb15cbb0_0, L_000001c7cb1d2800, L_000001c7cb1b8ba0, C4<>;
L_000001c7cb1b7160 .functor MUXZ 32, L_000001c7cb1b7020, L_000001c7cb1d2870, L_000001c7cb1b8a60, C4<>;
S_000001c7cb0adb10 .scope module, "fwd_mux_b" "forwarding_mux" 13 69, 17 6 0, S_000001c7cb0ad340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_from_reg_file";
    .port_info 1 /INPUT 32 "data_from_mem_stage";
    .port_info 2 /INPUT 32 "data_from_wb_stage";
    .port_info 3 /INPUT 2 "forward_sel";
    .port_info 4 /OUTPUT 32 "forwarded_data";
L_000001c7cb166328 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c7cb15bcb0_0 .net/2u *"_ivl_0", 1 0, L_000001c7cb166328;  1 drivers
v000001c7cb15adb0_0 .net *"_ivl_2", 0 0, L_000001c7cb1b7340;  1 drivers
L_000001c7cb166370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c7cb15a1d0_0 .net/2u *"_ivl_4", 1 0, L_000001c7cb166370;  1 drivers
v000001c7cb15a630_0 .net *"_ivl_6", 0 0, L_000001c7cb1b73e0;  1 drivers
v000001c7cb15a810_0 .net *"_ivl_8", 31 0, L_000001c7cb1b7480;  1 drivers
v000001c7cb15a450_0 .net "data_from_mem_stage", 31 0, L_000001c7cb1d2800;  alias, 1 drivers
v000001c7cb159910_0 .net "data_from_reg_file", 31 0, v000001c7cb15e5f0_0;  alias, 1 drivers
v000001c7cb15bd50_0 .net "data_from_wb_stage", 31 0, L_000001c7cb1d2870;  alias, 1 drivers
v000001c7cb15a950_0 .net "forward_sel", 1 0, v000001c7cb15d8d0_0;  alias, 1 drivers
v000001c7cb15a4f0_0 .net "forwarded_data", 31 0, L_000001c7cb1b7520;  alias, 1 drivers
L_000001c7cb1b7340 .cmp/eq 2, v000001c7cb15d8d0_0, L_000001c7cb166328;
L_000001c7cb1b73e0 .cmp/eq 2, v000001c7cb15d8d0_0, L_000001c7cb166370;
L_000001c7cb1b7480 .functor MUXZ 32, v000001c7cb15e5f0_0, L_000001c7cb1d2800, L_000001c7cb1b73e0, C4<>;
L_000001c7cb1b7520 .functor MUXZ 32, L_000001c7cb1b7480, L_000001c7cb1d2870, L_000001c7cb1b7340, C4<>;
S_000001c7cb0acd00 .scope module, "fetch_stage" "ins_fetch" 6 49, 18 7 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_plus_4_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001c7caff5950 .functor BUFZ 32, L_000001c7cb073800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c7cb165e18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c7cb15d150_0 .net/2u *"_ivl_0", 31 0, L_000001c7cb165e18;  1 drivers
v000001c7cb15d650_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15d790_0 .net "instruction_in", 31 0, L_000001c7cb073800;  alias, 1 drivers
v000001c7cb15d830_0 .net "instruction_out", 31 0, L_000001c7caff5950;  alias, 1 drivers
v000001c7cb15c930_0 .net "pc_in", 31 0, v000001c7cb15e7d0_0;  alias, 1 drivers
v000001c7cb15e410_0 .net "pc_plus_4_out", 31 0, L_000001c7cb1b8ec0;  alias, 1 drivers
v000001c7cb15d1f0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
L_000001c7cb1b8ec0 .arith/sum 32, v000001c7cb15e7d0_0, L_000001c7cb165e18;
S_000001c7cb0ace90 .scope module, "fwd_unit" "forwarding_unit" 6 395, 19 2 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1_addr";
    .port_info 1 /INPUT 5 "ex_rs2_addr";
    .port_info 2 /INPUT 5 "mem_rd_addr";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 5 "wb_rd_addr";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000001c7cb15ce30_0 .net "ex_rs1_addr", 4 0, v000001c7cb15c7f0_0;  alias, 1 drivers
v000001c7cb15d3d0_0 .net "ex_rs2_addr", 4 0, v000001c7cb15ddd0_0;  alias, 1 drivers
v000001c7cb15c070_0 .var "forward_a", 1 0;
v000001c7cb15d8d0_0 .var "forward_b", 1 0;
v000001c7cb15ced0_0 .net "mem_rd_addr", 4 0, v000001c7cb15a270_0;  alias, 1 drivers
v000001c7cb15d6f0_0 .net "mem_reg_write", 0 0, v000001c7cb1599b0_0;  alias, 1 drivers
v000001c7cb15d970_0 .net "wb_rd_addr", 4 0, v000001c7cb15e870_0;  alias, 1 drivers
v000001c7cb15c110_0 .net "wb_reg_write", 0 0, v000001c7cb160210_0;  alias, 1 drivers
E_000001c7cb022980/0 .event anyedge, v000001c7cb1599b0_0, v000001c7cb15a270_0, v000001c7cb15ce30_0, v000001c7cb15c110_0;
E_000001c7cb022980/1 .event anyedge, v000001c7cb15d970_0, v000001c7cb15d3d0_0;
E_000001c7cb022980 .event/or E_000001c7cb022980/0, E_000001c7cb022980/1;
S_000001c7cb0ad020 .scope module, "id_ex" "id_ex_buffer" 6 157, 20 4 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "id_pc_plus_4_in";
    .port_info 4 /INPUT 32 "id_pc_in";
    .port_info 5 /INPUT 32 "id_read_data1_in";
    .port_info 6 /INPUT 32 "id_read_data2_in";
    .port_info 7 /INPUT 32 "id_immediate_in";
    .port_info 8 /INPUT 5 "id_rs1_addr_in";
    .port_info 9 /INPUT 5 "id_rs2_addr_in";
    .port_info 10 /INPUT 5 "id_rd_addr_in";
    .port_info 11 /INPUT 32 "id_instruction_in";
    .port_info 12 /INPUT 1 "id_mem_read_in";
    .port_info 13 /INPUT 1 "id_mem_write_in";
    .port_info 14 /INPUT 1 "id_reg_write_in";
    .port_info 15 /INPUT 1 "id_MemToReg_in";
    .port_info 16 /INPUT 1 "id_ALUSrc_in";
    .port_info 17 /INPUT 1 "id_Branch_in";
    .port_info 18 /INPUT 4 "id_ALUCtrl_in";
    .port_info 19 /INPUT 1 "id_WriteFromPC_in";
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4_out";
    .port_info 21 /OUTPUT 32 "ex_pc_out";
    .port_info 22 /OUTPUT 32 "ex_read_data1_out";
    .port_info 23 /OUTPUT 32 "ex_read_data2_out";
    .port_info 24 /OUTPUT 32 "ex_immediate_out";
    .port_info 25 /OUTPUT 5 "ex_rs1_addr_out";
    .port_info 26 /OUTPUT 5 "ex_rs2_addr_out";
    .port_info 27 /OUTPUT 5 "ex_rd_addr_out";
    .port_info 28 /OUTPUT 32 "ex_instruction_out";
    .port_info 29 /OUTPUT 1 "ex_mem_read_out";
    .port_info 30 /OUTPUT 1 "ex_mem_write_out";
    .port_info 31 /OUTPUT 1 "ex_reg_write_out";
    .port_info 32 /OUTPUT 1 "ex_MemToReg_out";
    .port_info 33 /OUTPUT 1 "ex_ALUSrc_out";
    .port_info 34 /OUTPUT 1 "ex_Branch_out";
    .port_info 35 /OUTPUT 4 "ex_ALUCtrl_out";
    .port_info 36 /OUTPUT 1 "ex_WriteFromPC_out";
v000001c7cb15ca70_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15e190_0 .var "ex_ALUCtrl_out", 3 0;
v000001c7cb15be90_0 .var "ex_ALUSrc_out", 0 0;
v000001c7cb15db50_0 .var "ex_Branch_out", 0 0;
v000001c7cb15e0f0_0 .var "ex_MemToReg_out", 0 0;
v000001c7cb15da10_0 .var "ex_WriteFromPC_out", 0 0;
v000001c7cb15dbf0_0 .var "ex_immediate_out", 31 0;
v000001c7cb15d510_0 .var "ex_instruction_out", 31 0;
v000001c7cb15cb10_0 .var "ex_mem_read_out", 0 0;
v000001c7cb15dc90_0 .var "ex_mem_write_out", 0 0;
v000001c7cb15bfd0_0 .var "ex_pc_out", 31 0;
v000001c7cb15e2d0_0 .var "ex_pc_plus_4_out", 31 0;
v000001c7cb15e370_0 .var "ex_rd_addr_out", 4 0;
v000001c7cb15cbb0_0 .var "ex_read_data1_out", 31 0;
v000001c7cb15e5f0_0 .var "ex_read_data2_out", 31 0;
v000001c7cb15dd30_0 .var "ex_reg_write_out", 0 0;
v000001c7cb15c7f0_0 .var "ex_rs1_addr_out", 4 0;
v000001c7cb15ddd0_0 .var "ex_rs2_addr_out", 4 0;
v000001c7cb15c750_0 .net "id_ALUCtrl_in", 3 0, L_000001c7cb1b89c0;  alias, 1 drivers
v000001c7cb15de70_0 .net "id_ALUSrc_in", 0 0, L_000001c7cb1b8ce0;  alias, 1 drivers
v000001c7cb15df10_0 .net "id_Branch_in", 0 0, L_000001c7cb1b8920;  alias, 1 drivers
v000001c7cb15dfb0_0 .net "id_MemToReg_in", 0 0, L_000001c7cb1b8880;  alias, 1 drivers
v000001c7cb15e550_0 .net "id_WriteFromPC_in", 0 0, L_000001c7cb1b6c60;  alias, 1 drivers
v000001c7cb15bf30_0 .net "id_immediate_in", 31 0, L_000001c7caebd7b0;  alias, 1 drivers
v000001c7cb15cc50_0 .net "id_instruction_in", 31 0, L_000001c7caebea10;  alias, 1 drivers
v000001c7cb15c1b0_0 .net "id_mem_read_in", 0 0, L_000001c7cb1b82e0;  alias, 1 drivers
v000001c7cb15c250_0 .net "id_mem_write_in", 0 0, L_000001c7cb1b8600;  alias, 1 drivers
v000001c7cb15ccf0_0 .net "id_pc_in", 31 0, L_000001c7caff5a30;  alias, 1 drivers
v000001c7cb15c2f0_0 .net "id_pc_plus_4_in", 31 0, L_000001c7caff59c0;  alias, 1 drivers
v000001c7cb15c390_0 .net "id_rd_addr_in", 4 0, L_000001c7caebecb0;  alias, 1 drivers
v000001c7cb15c430_0 .net "id_read_data1_in", 31 0, L_000001c7caff5b10;  alias, 1 drivers
v000001c7cb15c4d0_0 .net "id_read_data2_in", 31 0, L_000001c7caff4ca0;  alias, 1 drivers
v000001c7cb15c570_0 .net "id_reg_write_in", 0 0, L_000001c7cb1b6f80;  alias, 1 drivers
v000001c7cb15c610_0 .net "id_rs1_addr_in", 4 0, L_000001c7caebe150;  alias, 1 drivers
v000001c7cb15f310_0 .net "id_rs2_addr_in", 4 0, L_000001c7caebe230;  alias, 1 drivers
v000001c7cb15ea50_0 .net "pipeline_stall", 0 0, L_000001c7caff4c30;  alias, 1 drivers
v000001c7cb160490_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0ad7f0 .scope module, "if_id" "if_id_buffer" 6 65, 21 4 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pipeline_stall";
    .port_info 3 /INPUT 32 "if_instruction_in";
    .port_info 4 /INPUT 32 "if_pc_plus_4_in";
    .port_info 5 /INPUT 32 "if_pc_in";
    .port_info 6 /OUTPUT 32 "id_instruction_out";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4_out";
    .port_info 8 /OUTPUT 32 "id_pc_out";
v000001c7cb15f590_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15f810_0 .var "id_instruction_out", 31 0;
v000001c7cb160530_0 .var "id_pc_out", 31 0;
v000001c7cb15e910_0 .var "id_pc_plus_4_out", 31 0;
v000001c7cb160c10_0 .net "if_instruction_in", 31 0, L_000001c7caff5950;  alias, 1 drivers
v000001c7cb15fa90_0 .net "if_pc_in", 31 0, v000001c7cb15e7d0_0;  alias, 1 drivers
v000001c7cb15f3b0_0 .net "if_pc_plus_4_in", 31 0, L_000001c7cb1b8ec0;  alias, 1 drivers
v000001c7cb15fbd0_0 .net "pipeline_stall", 0 0, L_000001c7caff4c30;  alias, 1 drivers
v000001c7cb1605d0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0ae150 .scope module, "mem_stage" "ins_mem" 6 305, 22 8 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "rs2_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "reg_write_in";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /INPUT 1 "write_from_pc_in";
    .port_info 11 /INPUT 32 "mem_read_data_in";
    .port_info 12 /OUTPUT 32 "mem_address_out";
    .port_info 13 /OUTPUT 32 "mem_write_data_out";
    .port_info 14 /OUTPUT 1 "mem_read_en_out";
    .port_info 15 /OUTPUT 1 "mem_write_en_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "read_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "mem_to_reg_out";
    .port_info 22 /OUTPUT 1 "write_from_pc_out";
v000001c7cb15fc70_0 .net "alu_result_in", 31 0, v000001c7cb147870_0;  alias, 1 drivers
v000001c7cb160990_0 .var "alu_result_out", 31 0;
v000001c7cb15fdb0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb1608f0_0 .var "mem_address_out", 31 0;
v000001c7cb15f450_0 .net "mem_read_data_in", 31 0, L_000001c7cb1b2200;  alias, 1 drivers
v000001c7cb160350_0 .var "mem_read_en_out", 0 0;
v000001c7cb160670_0 .net "mem_read_in", 0 0, v000001c7cb147a50_0;  alias, 1 drivers
v000001c7cb15f770_0 .net "mem_to_reg_in", 0 0, v000001c7cb147af0_0;  alias, 1 drivers
v000001c7cb15f8b0_0 .var "mem_to_reg_out", 0 0;
v000001c7cb1607b0_0 .var "mem_write_data_out", 31 0;
v000001c7cb15eb90_0 .var "mem_write_en_out", 0 0;
v000001c7cb15f950_0 .net "mem_write_in", 0 0, v000001c7cb147b90_0;  alias, 1 drivers
v000001c7cb160cb0_0 .net "pc_plus_4_in", 31 0, v000001c7cb15ac70_0;  alias, 1 drivers
v000001c7cb160a30_0 .var "pc_plus_4_out", 31 0;
v000001c7cb160710_0 .net "rd_addr_in", 4 0, v000001c7cb15a270_0;  alias, 1 drivers
v000001c7cb15f630_0 .var "rd_addr_out", 4 0;
v000001c7cb15fd10_0 .var "read_data_out", 31 0;
v000001c7cb15f4f0_0 .net "reg_write_in", 0 0, v000001c7cb1599b0_0;  alias, 1 drivers
v000001c7cb15f9f0_0 .var "reg_write_out", 0 0;
v000001c7cb160df0_0 .net "rs2_data_in", 31 0, v000001c7cb159ff0_0;  alias, 1 drivers
v000001c7cb15f270_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb15ec30_0 .net "write_from_pc_in", 0 0, v000001c7cb15a590_0;  alias, 1 drivers
v000001c7cb15fb30_0 .var "write_from_pc_out", 0 0;
S_000001c7cb0ad980 .scope module, "mem_wb" "mem_wb_buffer" 6 346, 23 3 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "mem_rd_addr_in";
    .port_info 5 /INPUT 32 "mem_pc_plus_4_in";
    .port_info 6 /INPUT 1 "mem_reg_write_in";
    .port_info 7 /INPUT 1 "mem_mem_to_reg_in";
    .port_info 8 /INPUT 1 "mem_write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_alu_result_out";
    .port_info 10 /OUTPUT 32 "wb_read_data_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 12 /OUTPUT 32 "wb_pc_plus_4_out";
    .port_info 13 /OUTPUT 1 "wb_reg_write_out";
    .port_info 14 /OUTPUT 1 "wb_mem_to_reg_out";
    .port_info 15 /OUTPUT 1 "wb_write_from_pc_out";
v000001c7cb160850_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15fe50_0 .net "mem_alu_result_in", 31 0, v000001c7cb160990_0;  alias, 1 drivers
v000001c7cb15ecd0_0 .net "mem_mem_to_reg_in", 0 0, v000001c7cb15f8b0_0;  alias, 1 drivers
v000001c7cb15f6d0_0 .net "mem_pc_plus_4_in", 31 0, v000001c7cb160a30_0;  alias, 1 drivers
v000001c7cb160170_0 .net "mem_rd_addr_in", 4 0, v000001c7cb15f630_0;  alias, 1 drivers
v000001c7cb1602b0_0 .net "mem_read_data_in", 31 0, v000001c7cb15fd10_0;  alias, 1 drivers
v000001c7cb160ad0_0 .net "mem_reg_write_in", 0 0, v000001c7cb15f9f0_0;  alias, 1 drivers
v000001c7cb160030_0 .net "mem_write_from_pc_in", 0 0, v000001c7cb15fb30_0;  alias, 1 drivers
v000001c7cb15fef0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb15ed70_0 .var "wb_alu_result_out", 31 0;
v000001c7cb15ff90_0 .var "wb_mem_to_reg_out", 0 0;
v000001c7cb1600d0_0 .var "wb_pc_plus_4_out", 31 0;
v000001c7cb15e870_0 .var "wb_rd_addr_out", 4 0;
v000001c7cb160b70_0 .var "wb_read_data_out", 31 0;
v000001c7cb160210_0 .var "wb_reg_write_out", 0 0;
v000001c7cb160d50_0 .var "wb_write_from_pc_out", 0 0;
S_000001c7cb0adca0 .scope module, "pc_reg" "prog_counter" 6 31, 24 1 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001c7cb15e690_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15e730_0 .net "pc_in", 31 0, L_000001c7cb1b7980;  alias, 1 drivers
v000001c7cb15e7d0_0 .var "pc_out", 31 0;
v000001c7cb15e9b0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
S_000001c7cb0ade30 .scope module, "wb_stage" "ins_wb" 6 371, 25 8 0, S_000001c7cb12ce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "read_data_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "write_from_pc_in";
    .port_info 9 /OUTPUT 32 "wb_write_data_out";
    .port_info 10 /OUTPUT 5 "wb_rd_addr_out";
    .port_info 11 /OUTPUT 1 "wb_reg_write_en_out";
L_000001c7cb1d2b10 .functor BUFZ 5, v000001c7cb15e870_0, C4<00000>, C4<00000>, C4<00000>;
L_000001c7cb1d2bf0 .functor BUFZ 1, v000001c7cb160210_0, C4<0>, C4<0>, C4<0>;
v000001c7cb15eaf0_0 .net *"_ivl_0", 31 0, L_000001c7cb1b9960;  1 drivers
v000001c7cb15ee10_0 .net "alu_result_in", 31 0, v000001c7cb15ed70_0;  alias, 1 drivers
v000001c7cb15eeb0_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb15ef50_0 .net "mem_to_reg_in", 0 0, v000001c7cb15ff90_0;  alias, 1 drivers
v000001c7cb15eff0_0 .net "pc_plus_4_in", 31 0, v000001c7cb1600d0_0;  alias, 1 drivers
v000001c7cb15f090_0 .net "rd_addr_in", 4 0, v000001c7cb15e870_0;  alias, 1 drivers
v000001c7cb15f130_0 .net "read_data_in", 31 0, v000001c7cb160b70_0;  alias, 1 drivers
v000001c7cb15f1d0_0 .net "reg_write_in", 0 0, v000001c7cb160210_0;  alias, 1 drivers
v000001c7cb1619d0_0 .net "rst", 0 0, v000001c7cb157cf0_0;  alias, 1 drivers
v000001c7cb161a70_0 .net "wb_rd_addr_out", 4 0, L_000001c7cb1d2b10;  alias, 1 drivers
v000001c7cb161070_0 .net "wb_reg_write_en_out", 0 0, L_000001c7cb1d2bf0;  alias, 1 drivers
v000001c7cb1614d0_0 .net "wb_write_data_out", 31 0, L_000001c7cb1ba040;  alias, 1 drivers
v000001c7cb161110_0 .net "write_from_pc_in", 0 0, v000001c7cb160d50_0;  alias, 1 drivers
L_000001c7cb1b9960 .functor MUXZ 32, v000001c7cb15ed70_0, v000001c7cb160b70_0, v000001c7cb15ff90_0, C4<>;
L_000001c7cb1ba040 .functor MUXZ 32, L_000001c7cb1b9960, v000001c7cb1600d0_0, v000001c7cb160d50_0, C4<>;
S_000001c7cb0adfc0 .scope module, "dmem" "mem_controller" 5 78, 26 14 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "core0_mem_read_en";
    .port_info 2 /INPUT 1 "core0_mem_write_en";
    .port_info 3 /INPUT 32 "core0_address";
    .port_info 4 /INPUT 32 "core0_write_data";
    .port_info 5 /OUTPUT 32 "core0_read_data";
    .port_info 6 /INPUT 1 "core1_mem_read_en";
    .port_info 7 /INPUT 1 "core1_mem_write_en";
    .port_info 8 /INPUT 32 "core1_address";
    .port_info 9 /INPUT 32 "core1_write_data";
    .port_info 10 /OUTPUT 32 "core1_read_data";
    .port_info 11 /INPUT 1 "core2_mem_read_en";
    .port_info 12 /INPUT 1 "core2_mem_write_en";
    .port_info 13 /INPUT 32 "core2_address";
    .port_info 14 /INPUT 32 "core2_write_data";
    .port_info 15 /OUTPUT 32 "core2_read_data";
    .port_info 16 /INPUT 1 "core3_mem_read_en";
    .port_info 17 /INPUT 1 "core3_mem_write_en";
    .port_info 18 /INPUT 32 "core3_address";
    .port_info 19 /INPUT 32 "core3_write_data";
    .port_info 20 /OUTPUT 32 "core3_read_data";
v000001c7cb155950_0 .net *"_ivl_10", 11 0, L_000001c7cb1b2520;  1 drivers
L_000001c7cb164a20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb155f90_0 .net *"_ivl_13", 1 0, L_000001c7cb164a20;  1 drivers
L_000001c7cb164a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb156030_0 .net/2u *"_ivl_14", 31 0, L_000001c7cb164a68;  1 drivers
v000001c7cb1560d0_0 .net *"_ivl_18", 31 0, L_000001c7cb1b25c0;  1 drivers
v000001c7cb156c10_0 .net *"_ivl_20", 11 0, L_000001c7cb1b2980;  1 drivers
L_000001c7cb164ab0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb156710_0 .net *"_ivl_23", 1 0, L_000001c7cb164ab0;  1 drivers
L_000001c7cb164af8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb155310_0 .net/2u *"_ivl_24", 31 0, L_000001c7cb164af8;  1 drivers
v000001c7cb156530_0 .net *"_ivl_28", 31 0, L_000001c7cb1b34c0;  1 drivers
v000001c7cb1558b0_0 .net *"_ivl_30", 11 0, L_000001c7cb1b19e0;  1 drivers
L_000001c7cb164b40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb155c70_0 .net *"_ivl_33", 1 0, L_000001c7cb164b40;  1 drivers
L_000001c7cb164b88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb155db0_0 .net/2u *"_ivl_34", 31 0, L_000001c7cb164b88;  1 drivers
v000001c7cb155a90_0 .net *"_ivl_38", 31 0, L_000001c7cb1b1f80;  1 drivers
v000001c7cb1562b0_0 .net *"_ivl_40", 11 0, L_000001c7cb1b23e0;  1 drivers
L_000001c7cb164bd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb156990_0 .net *"_ivl_43", 1 0, L_000001c7cb164bd0;  1 drivers
L_000001c7cb164c18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c7cb1565d0_0 .net/2u *"_ivl_44", 31 0, L_000001c7cb164c18;  1 drivers
v000001c7cb154b90_0 .net *"_ivl_8", 31 0, L_000001c7cb1b3060;  1 drivers
v000001c7cb155e50_0 .net "clk", 0 0, v000001c7cb156f30_0;  alias, 1 drivers
v000001c7cb156170_0 .net "core0_address", 31 0, v000001c7cb10b2c0_0;  alias, 1 drivers
v000001c7cb154870_0 .net "core0_mem_read_en", 0 0, v000001c7cb10b400_0;  alias, 1 drivers
v000001c7cb156a30_0 .net "core0_mem_write_en", 0 0, v000001c7cb10a3c0_0;  alias, 1 drivers
v000001c7cb154e10_0 .net "core0_read_data", 31 0, L_000001c7cb1b2840;  alias, 1 drivers
v000001c7cb154c30_0 .net "core0_word_addr", 9 0, L_000001c7cb1b40a0;  1 drivers
v000001c7cb154910_0 .net "core0_write_data", 31 0, v000001c7cb10c620_0;  alias, 1 drivers
v000001c7cb155090_0 .net "core1_address", 31 0, v000001c7cb11dd70_0;  alias, 1 drivers
v000001c7cb156cb0_0 .net "core1_mem_read_en", 0 0, v000001c7cb11d550_0;  alias, 1 drivers
v000001c7cb155b30_0 .net "core1_mem_write_en", 0 0, v000001c7cb11d370_0;  alias, 1 drivers
v000001c7cb156850_0 .net "core1_read_data", 31 0, L_000001c7cb1b2160;  alias, 1 drivers
v000001c7cb155770_0 .net "core1_word_addr", 9 0, L_000001c7cb1b2b60;  1 drivers
v000001c7cb154690_0 .net "core1_write_data", 31 0, v000001c7cb11b6b0_0;  alias, 1 drivers
v000001c7cb155ef0_0 .net "core2_address", 31 0, v000001c7cb1352c0_0;  alias, 1 drivers
v000001c7cb156210_0 .net "core2_mem_read_en", 0 0, v000001c7cb134a00_0;  alias, 1 drivers
v000001c7cb155270_0 .net "core2_mem_write_en", 0 0, v000001c7cb135900_0;  alias, 1 drivers
v000001c7cb156350_0 .net "core2_read_data", 31 0, L_000001c7cb1b31a0;  alias, 1 drivers
v000001c7cb154ff0_0 .net "core2_word_addr", 9 0, L_000001c7cb1b3600;  1 drivers
v000001c7cb155810_0 .net "core2_write_data", 31 0, v000001c7cb135860_0;  alias, 1 drivers
v000001c7cb155d10_0 .net "core3_address", 31 0, v000001c7cb1608f0_0;  alias, 1 drivers
v000001c7cb1563f0_0 .net "core3_mem_read_en", 0 0, v000001c7cb160350_0;  alias, 1 drivers
v000001c7cb156df0_0 .net "core3_mem_write_en", 0 0, v000001c7cb15eb90_0;  alias, 1 drivers
v000001c7cb154a50_0 .net "core3_read_data", 31 0, L_000001c7cb1b2200;  alias, 1 drivers
v000001c7cb155130_0 .net "core3_word_addr", 9 0, L_000001c7cb1b1940;  1 drivers
v000001c7cb1568f0_0 .net "core3_write_data", 31 0, v000001c7cb1607b0_0;  alias, 1 drivers
v000001c7cb1551d0_0 .var/i "i", 31 0;
v000001c7cb154eb0 .array "mem_bank_0", 1023 0, 31 0;
v000001c7cb154730 .array "mem_bank_1", 1023 0, 31 0;
v000001c7cb1549b0 .array "mem_bank_2", 1023 0, 31 0;
v000001c7cb155450 .array "mem_bank_3", 1023 0, 31 0;
L_000001c7cb1b40a0 .part v000001c7cb10b2c0_0, 2, 10;
L_000001c7cb1b2b60 .part v000001c7cb11dd70_0, 2, 10;
L_000001c7cb1b3600 .part v000001c7cb1352c0_0, 2, 10;
L_000001c7cb1b1940 .part v000001c7cb1608f0_0, 2, 10;
L_000001c7cb1b3060 .array/port v000001c7cb154eb0, L_000001c7cb1b2520;
L_000001c7cb1b2520 .concat [ 10 2 0 0], L_000001c7cb1b40a0, L_000001c7cb164a20;
L_000001c7cb1b2840 .functor MUXZ 32, L_000001c7cb164a68, L_000001c7cb1b3060, v000001c7cb10b400_0, C4<>;
L_000001c7cb1b25c0 .array/port v000001c7cb154730, L_000001c7cb1b2980;
L_000001c7cb1b2980 .concat [ 10 2 0 0], L_000001c7cb1b2b60, L_000001c7cb164ab0;
L_000001c7cb1b2160 .functor MUXZ 32, L_000001c7cb164af8, L_000001c7cb1b25c0, v000001c7cb11d550_0, C4<>;
L_000001c7cb1b34c0 .array/port v000001c7cb1549b0, L_000001c7cb1b19e0;
L_000001c7cb1b19e0 .concat [ 10 2 0 0], L_000001c7cb1b3600, L_000001c7cb164b40;
L_000001c7cb1b31a0 .functor MUXZ 32, L_000001c7cb164b88, L_000001c7cb1b34c0, v000001c7cb134a00_0, C4<>;
L_000001c7cb1b1f80 .array/port v000001c7cb155450, L_000001c7cb1b23e0;
L_000001c7cb1b23e0 .concat [ 10 2 0 0], L_000001c7cb1b1940, L_000001c7cb164bd0;
L_000001c7cb1b2200 .functor MUXZ 32, L_000001c7cb164c18, L_000001c7cb1b1f80, v000001c7cb160350_0, C4<>;
S_000001c7cb0ae2e0 .scope module, "imem0" "ins_memory" 5 53, 27 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c7caede220 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c7caede258 .param/str "PROGRAM_FILE" 0 27 7, "program0.txt";
L_000001c7cb072a70 .functor BUFZ 32, L_000001c7cb1b3100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb154f50_0 .net *"_ivl_0", 31 0, L_000001c7cb1b3100;  1 drivers
v000001c7cb1547d0_0 .net *"_ivl_3", 9 0, L_000001c7cb1b3ec0;  1 drivers
v000001c7cb156ad0_0 .net *"_ivl_4", 11 0, L_000001c7cb1b1da0;  1 drivers
L_000001c7cb164900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb154af0_0 .net *"_ivl_7", 1 0, L_000001c7cb164900;  1 drivers
v000001c7cb154cd0_0 .net "addr", 31 0, L_000001c7cb0736b0;  alias, 1 drivers
v000001c7cb1554f0_0 .var/i "i", 31 0;
v000001c7cb1571b0_0 .net "ins_out", 31 0, L_000001c7cb072a70;  alias, 1 drivers
v000001c7cb1576b0 .array "memory", 1023 0, 31 0;
L_000001c7cb1b3100 .array/port v000001c7cb1576b0, L_000001c7cb1b1da0;
L_000001c7cb1b3ec0 .part L_000001c7cb0736b0, 2, 10;
L_000001c7cb1b1da0 .concat [ 10 2 0 0], L_000001c7cb1b3ec0, L_000001c7cb164900;
S_000001c7cb0ae470 .scope module, "imem1" "ins_memory" 5 58, 27 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c7caede5a0 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c7caede5d8 .param/str "PROGRAM_FILE" 0 27 7, "program1.txt";
L_000001c7cb0731e0 .functor BUFZ 32, L_000001c7cb1b36a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb158fb0_0 .net *"_ivl_0", 31 0, L_000001c7cb1b36a0;  1 drivers
v000001c7cb157750_0 .net *"_ivl_3", 9 0, L_000001c7cb1b1bc0;  1 drivers
v000001c7cb158470_0 .net *"_ivl_4", 11 0, L_000001c7cb1b3f60;  1 drivers
L_000001c7cb164948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb159190_0 .net *"_ivl_7", 1 0, L_000001c7cb164948;  1 drivers
v000001c7cb158290_0 .net "addr", 31 0, L_000001c7cb073410;  alias, 1 drivers
v000001c7cb156fd0_0 .var/i "i", 31 0;
v000001c7cb157bb0_0 .net "ins_out", 31 0, L_000001c7cb0731e0;  alias, 1 drivers
v000001c7cb158b50 .array "memory", 1023 0, 31 0;
L_000001c7cb1b36a0 .array/port v000001c7cb158b50, L_000001c7cb1b3f60;
L_000001c7cb1b1bc0 .part L_000001c7cb073410, 2, 10;
L_000001c7cb1b3f60 .concat [ 10 2 0 0], L_000001c7cb1b1bc0, L_000001c7cb164948;
S_000001c7cb0ac6c0 .scope module, "imem2" "ins_memory" 5 64, 27 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c7caedf420 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c7caedf458 .param/str "PROGRAM_FILE" 0 27 7, "program2.txt";
L_000001c7cb0734f0 .functor BUFZ 32, L_000001c7cb1b1e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb157570_0 .net *"_ivl_0", 31 0, L_000001c7cb1b1e40;  1 drivers
v000001c7cb159230_0 .net *"_ivl_3", 9 0, L_000001c7cb1b3420;  1 drivers
v000001c7cb157f70_0 .net *"_ivl_4", 11 0, L_000001c7cb1b37e0;  1 drivers
L_000001c7cb164990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb159550_0 .net *"_ivl_7", 1 0, L_000001c7cb164990;  1 drivers
v000001c7cb158150_0 .net "addr", 31 0, L_000001c7cb073e90;  alias, 1 drivers
v000001c7cb1581f0_0 .var/i "i", 31 0;
v000001c7cb158510_0 .net "ins_out", 31 0, L_000001c7cb0734f0;  alias, 1 drivers
v000001c7cb157390 .array "memory", 1023 0, 31 0;
L_000001c7cb1b1e40 .array/port v000001c7cb157390, L_000001c7cb1b37e0;
L_000001c7cb1b3420 .part L_000001c7cb073e90, 2, 10;
L_000001c7cb1b37e0 .concat [ 10 2 0 0], L_000001c7cb1b3420, L_000001c7cb164990;
S_000001c7cb1630c0 .scope module, "imem3" "ins_memory" 5 69, 27 5 0, S_000001c7cb09d2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "ins_out";
P_000001c7caede6a0 .param/l "MEM_SIZE" 0 27 6, +C4<00000000000000000000010000000000>;
P_000001c7caede6d8 .param/str "PROGRAM_FILE" 0 27 7, "program3.txt";
L_000001c7cb073800 .functor BUFZ 32, L_000001c7cb1b28e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c7cb1590f0_0 .net *"_ivl_0", 31 0, L_000001c7cb1b28e0;  1 drivers
v000001c7cb158c90_0 .net *"_ivl_3", 9 0, L_000001c7cb1b3240;  1 drivers
v000001c7cb158330_0 .net *"_ivl_4", 11 0, L_000001c7cb1b1ee0;  1 drivers
L_000001c7cb1649d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c7cb157b10_0 .net *"_ivl_7", 1 0, L_000001c7cb1649d8;  1 drivers
v000001c7cb158d30_0 .net "addr", 31 0, L_000001c7caff58e0;  alias, 1 drivers
v000001c7cb158dd0_0 .var/i "i", 31 0;
v000001c7cb1585b0_0 .net "ins_out", 31 0, L_000001c7cb073800;  alias, 1 drivers
v000001c7cb158650 .array "memory", 1023 0, 31 0;
L_000001c7cb1b28e0 .array/port v000001c7cb158650, L_000001c7cb1b1ee0;
L_000001c7cb1b3240 .part L_000001c7caff58e0, 2, 10;
L_000001c7cb1b1ee0 .concat [ 10 2 0 0], L_000001c7cb1b3240, L_000001c7cb1649d8;
    .scope S_000001c7cb09b7b0;
T_0 ;
    %wait E_000001c7cb031580;
    %load/vec4 v000001c7cb08d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001c7cb08ded0_0;
    %load/vec4 v000001c7cb08db10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb08cc10, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c7cb09b7b0;
T_1 ;
    %fork t_1, S_000001c7cb09cc60;
    %jmp t_0;
    .scope S_000001c7cb09cc60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb08cfd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c7cb08cfd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb08cfd0_0;
    %store/vec4a v000001c7cb08cc10, 4, 0;
    %load/vec4 v000001c7cb08cfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb08cfd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000001c7cb09b7b0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_000001c7cb0ae2e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb1554f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c7cb1554f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb1554f0_0;
    %store/vec4a v000001c7cb1576b0, 4, 0;
    %load/vec4 v000001c7cb1554f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb1554f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c7caede258 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c7caede258, v000001c7cb1576b0, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c7cb0ae470;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb156fd0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001c7cb156fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb156fd0_0;
    %store/vec4a v000001c7cb158b50, 4, 0;
    %load/vec4 v000001c7cb156fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb156fd0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c7caede5d8 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c7caede5d8, v000001c7cb158b50, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001c7cb0ac6c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb1581f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001c7cb1581f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb1581f0_0;
    %store/vec4a v000001c7cb157390, 4, 0;
    %load/vec4 v000001c7cb1581f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb1581f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c7caedf458 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c7caedf458, v000001c7cb157390, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001c7cb1630c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb158dd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c7cb158dd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb158dd0_0;
    %store/vec4a v000001c7cb158650, 4, 0;
    %load/vec4 v000001c7cb158dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb158dd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 27 26 "$display", "Loading Ins Memory from: %s", P_000001c7caede6d8 {0 0 0};
    %vpi_call/w 27 31 "$readmemh", P_000001c7caede6d8, v000001c7cb158650, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001c7cb0adfc0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb1551d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c7cb1551d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb1551d0_0;
    %store/vec4a v000001c7cb154eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb1551d0_0;
    %store/vec4a v000001c7cb154730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb1551d0_0;
    %store/vec4a v000001c7cb1549b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c7cb1551d0_0;
    %store/vec4a v000001c7cb155450, 4, 0;
    %load/vec4 v000001c7cb1551d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb1551d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001c7cb0adfc0;
T_7 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb156a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c7cb154910_0;
    %load/vec4 v000001c7cb154c30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb154eb0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c7cb0adfc0;
T_8 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb155b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001c7cb154690_0;
    %load/vec4 v000001c7cb155770_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb154730, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c7cb0adfc0;
T_9 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb155270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c7cb155810_0;
    %load/vec4 v000001c7cb154ff0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb1549b0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c7cb0adfc0;
T_10 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb156df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001c7cb1568f0_0;
    %load/vec4 v000001c7cb155130_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb155450, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c7cb0f88e0;
T_11 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb10d2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10d340_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c7cb10df20_0;
    %assign/vec4 v000001c7cb10d340_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c7cb0f8a70;
T_12 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb10c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb10ae60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10b0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10c440_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c7cb10c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c7cb10af00_0;
    %assign/vec4 v000001c7cb10ae60_0, 0;
    %load/vec4 v000001c7cb10bd60_0;
    %assign/vec4 v000001c7cb10b0e0_0, 0;
    %load/vec4 v000001c7cb10b540_0;
    %assign/vec4 v000001c7cb10c440_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c7cb09d110;
T_13 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cafebc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cafeb320_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001c7cafeb320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c7cafeb320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cafeba00, 0, 4;
    %load/vec4 v000001c7cafeb320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cafeb320_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c7cb052090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v000001c7cafebd20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001c7cb050510_0;
    %load/vec4 v000001c7cafebd20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cafeba00, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c7cb09cf80;
T_14 ;
    %wait E_000001c7cb030bc0;
    %load/vec4 v000001c7cb03bfe0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb03c760_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb03b680_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c7cb09d5c0;
T_15 ;
    %wait E_000001c7cb031540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c170_0, 0, 1;
    %load/vec4 v000001c7cb08c530_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.10;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %load/vec4 v000001c7cb08c210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.11 ;
    %load/vec4 v000001c7cb08c2b0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_15.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.16 ;
    %load/vec4 v000001c7cb08c2b0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_15.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_15.24, 8;
T_15.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_15.24, 8;
 ; End of false expr.
    %blend;
T_15.24;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.10;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %load/vec4 v000001c7cb08c210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.32 ;
    %load/vec4 v000001c7cb08c2b0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_15.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_15.36, 8;
T_15.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_15.36, 8;
 ; End of false expr.
    %blend;
T_15.36;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.34;
T_15.34 ;
    %pop/vec4 1;
    %jmp T_15.10;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.10;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.10;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c170_0, 0, 1;
    %jmp T_15.10;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c170_0, 0, 1;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08d390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb08d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb08c030_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb08d4d0_0, 0, 4;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001c7cb0f9880;
T_16 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb10c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aaaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aa500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aab40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aad20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aa8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb0ab2c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb10b900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb0aa5a0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb0aac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0ab400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aadc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa3c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb0aa140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa460_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001c7cb10c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aaaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aa500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aab40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aad20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0aa8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb0ab2c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb10b900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb0aa5a0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb0aac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0ab400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aadc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa3c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb0aa140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0aa460_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001c7cb10a960_0;
    %assign/vec4 v000001c7cb0aaaa0_0, 0;
    %load/vec4 v000001c7cb10bcc0_0;
    %assign/vec4 v000001c7cb0aa500_0, 0;
    %load/vec4 v000001c7cb10c300_0;
    %assign/vec4 v000001c7cb0aab40_0, 0;
    %load/vec4 v000001c7cb10a1e0_0;
    %assign/vec4 v000001c7cb0aad20_0, 0;
    %load/vec4 v000001c7cb10b220_0;
    %assign/vec4 v000001c7cb0aa8c0_0, 0;
    %load/vec4 v000001c7cb10b360_0;
    %assign/vec4 v000001c7cb0ab2c0_0, 0;
    %load/vec4 v000001c7cb10bfe0_0;
    %assign/vec4 v000001c7cb10b900_0, 0;
    %load/vec4 v000001c7cb10b7c0_0;
    %assign/vec4 v000001c7cb0aa5a0_0, 0;
    %load/vec4 v000001c7cb10a500_0;
    %assign/vec4 v000001c7cb0aac80_0, 0;
    %load/vec4 v000001c7cb10aaa0_0;
    %assign/vec4 v000001c7cb0aa6e0_0, 0;
    %load/vec4 v000001c7cb10a140_0;
    %assign/vec4 v000001c7cb0aa960_0, 0;
    %load/vec4 v000001c7cb10c760_0;
    %assign/vec4 v000001c7cb0aafa0_0, 0;
    %load/vec4 v000001c7cb10c580_0;
    %assign/vec4 v000001c7cb0ab400_0, 0;
    %load/vec4 v000001c7cb10c4e0_0;
    %assign/vec4 v000001c7cb0aadc0_0, 0;
    %load/vec4 v000001c7cb10c800_0;
    %assign/vec4 v000001c7cb0aa3c0_0, 0;
    %load/vec4 v000001c7cb10a280_0;
    %assign/vec4 v000001c7cb0aa140_0, 0;
    %load/vec4 v000001c7cb10bae0_0;
    %assign/vec4 v000001c7cb0aa460_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c7cb0f9ec0;
T_17 ;
    %wait E_000001c7cb030c80;
    %load/vec4 v000001c7cb0a6780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.0 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %add;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.1 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %sub;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.2 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %and;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.3 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %or;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.4 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %xor;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.5 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.6 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.7 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.8 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.14, 8;
T_17.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.14, 8;
 ; End of false expr.
    %blend;
T_17.14;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.9 ;
    %load/vec4 v000001c7cb0a6460_0;
    %load/vec4 v000001c7cb0a6820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.16, 8;
T_17.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.16, 8;
 ; End of false expr.
    %blend;
T_17.16;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.10 ;
    %load/vec4 v000001c7cb0a6820_0;
    %store/vec4 v000001c7cb0a68c0_0, 0, 32;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001c7cb09c940;
T_18 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb0aa780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a79e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a9ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a9060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb0a7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a8d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a87a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a8200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a8520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a88e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a8700_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c7cb0a8840_0;
    %assign/vec4 v000001c7cb0a79e0_0, 0;
    %load/vec4 v000001c7cb0a7940_0;
    %assign/vec4 v000001c7cb0a9ce0_0, 0;
    %load/vec4 v000001c7cb0a7bc0_0;
    %assign/vec4 v000001c7cb0a9060_0, 0;
    %load/vec4 v000001c7cb0a8b60_0;
    %assign/vec4 v000001c7cb0a7a80_0, 0;
    %load/vec4 v000001c7cb0a85c0_0;
    %assign/vec4 v000001c7cb0a8d40_0, 0;
    %load/vec4 v000001c7cb0a8660_0;
    %assign/vec4 v000001c7cb0a87a0_0, 0;
    %load/vec4 v000001c7cb0ab040_0;
    %assign/vec4 v000001c7cb0a8200_0, 0;
    %load/vec4 v000001c7cb0a83e0_0;
    %assign/vec4 v000001c7cb0a8520_0, 0;
    %load/vec4 v000001c7cb0aa0a0_0;
    %assign/vec4 v000001c7cb0a94c0_0, 0;
    %load/vec4 v000001c7cb0a8480_0;
    %assign/vec4 v000001c7cb0a88e0_0, 0;
    %load/vec4 v000001c7cb0a7ee0_0;
    %assign/vec4 v000001c7cb0a8700_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001c7cb09c940;
T_19 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb0aa780_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_19.4, 11;
    %load/vec4 v000001c7cb0a7c60_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.3, 10;
    %load/vec4 v000001c7cb0a7e40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v000001c7cb0a8b60_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 13 144 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v000001c7cb0a92e0_0, v000001c7cb0a9920_0, v000001c7cb0a8c00_0, v000001c7cb0a8340_0, v000001c7cb0a7e40_0, v000001c7cb0a9380_0, v000001c7cb0a7940_0 {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c7cb09c7b0;
T_20 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb0a63c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a6140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a5ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb0a6960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb0a75e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a5d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a7360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a6a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a7220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb0a61e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c7cb0a70e0_0;
    %assign/vec4 v000001c7cb0a6140_0, 0;
    %load/vec4 v000001c7cb0a5b00_0;
    %assign/vec4 v000001c7cb0a5ce0_0, 0;
    %load/vec4 v000001c7cb0a7680_0;
    %assign/vec4 v000001c7cb0a6960_0, 0;
    %load/vec4 v000001c7cb0a57e0_0;
    %assign/vec4 v000001c7cb0a75e0_0, 0;
    %load/vec4 v000001c7cb0a6e60_0;
    %assign/vec4 v000001c7cb0a5d80_0, 0;
    %load/vec4 v000001c7cb0a5ba0_0;
    %assign/vec4 v000001c7cb0a7360_0, 0;
    %load/vec4 v000001c7cb0a60a0_0;
    %assign/vec4 v000001c7cb0a6a00_0, 0;
    %load/vec4 v000001c7cb0a65a0_0;
    %assign/vec4 v000001c7cb0a7220_0, 0;
    %load/vec4 v000001c7cb0a59c0_0;
    %assign/vec4 v000001c7cb0a61e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c7cb0f85c0;
T_21 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb10adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10b2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10c620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10b400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10a3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10b040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10abe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb10bb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10c080_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c7cb10b4a0_0;
    %assign/vec4 v000001c7cb10b2c0_0, 0;
    %load/vec4 v000001c7cb10a6e0_0;
    %assign/vec4 v000001c7cb10c620_0, 0;
    %load/vec4 v000001c7cb10afa0_0;
    %assign/vec4 v000001c7cb10b400_0, 0;
    %load/vec4 v000001c7cb10ab40_0;
    %assign/vec4 v000001c7cb10a3c0_0, 0;
    %load/vec4 v000001c7cb10b4a0_0;
    %assign/vec4 v000001c7cb10b040_0, 0;
    %load/vec4 v000001c7cb10a5a0_0;
    %assign/vec4 v000001c7cb10abe0_0, 0;
    %load/vec4 v000001c7cb10bea0_0;
    %assign/vec4 v000001c7cb10bb80_0, 0;
    %load/vec4 v000001c7cb10be00_0;
    %assign/vec4 v000001c7cb10b9a0_0, 0;
    %load/vec4 v000001c7cb10a640_0;
    %assign/vec4 v000001c7cb10bc20_0, 0;
    %load/vec4 v000001c7cb10b5e0_0;
    %assign/vec4 v000001c7cb10a320_0, 0;
    %load/vec4 v000001c7cb10a780_0;
    %assign/vec4 v000001c7cb10c080_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c7cb0f8c00;
T_22 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb10b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10de80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb10cee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb10d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb10db60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001c7cb10a820_0;
    %assign/vec4 v000001c7cb10b720_0, 0;
    %load/vec4 v000001c7cb10ac80_0;
    %assign/vec4 v000001c7cb10de80_0, 0;
    %load/vec4 v000001c7cb10aa00_0;
    %assign/vec4 v000001c7cb10cee0_0, 0;
    %load/vec4 v000001c7cb10a8c0_0;
    %assign/vec4 v000001c7cb10d8e0_0, 0;
    %load/vec4 v000001c7cb10ad20_0;
    %assign/vec4 v000001c7cb10c940_0, 0;
    %load/vec4 v000001c7cb10bf40_0;
    %assign/vec4 v000001c7cb10b860_0, 0;
    %load/vec4 v000001c7cb10b180_0;
    %assign/vec4 v000001c7cb10db60_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001c7cb0f9a10;
T_23 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb10dc00_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v000001c7cb10cb20_0;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000001c7cb10dca0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001c7cb10d520_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v000001c7cb10d480_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_23.7, 9;
T_23.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_23.7, 9;
 ; End of false expr.
    %blend;
T_23.7;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %vpi_call/w 25 40 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v000001c7cb10cbc0_0, S<0,vec4,u32> {1 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c7cb0f8110;
T_24 ;
    %wait E_000001c7cb031cc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb0aabe0_0, 0, 2;
    %load/vec4 v000001c7cb0aa1e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.3, 10;
    %load/vec4 v000001c7cb0aa640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v000001c7cb0aa640_0;
    %load/vec4 v000001c7cb0ab5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb0aabe0_0, 0, 2;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001c7cb0aa820_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.7, 10;
    %load/vec4 v000001c7cb0aae60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v000001c7cb0aae60_0;
    %load/vec4 v000001c7cb0ab5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb0aabe0_0, 0, 2;
T_24.4 ;
T_24.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb0ab360_0, 0, 2;
    %load/vec4 v000001c7cb0aa1e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.11, 10;
    %load/vec4 v000001c7cb0aa640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.10, 9;
    %load/vec4 v000001c7cb0aa640_0;
    %load/vec4 v000001c7cb0aaa00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb0ab360_0, 0, 2;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v000001c7cb0aa820_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.15, 10;
    %load/vec4 v000001c7cb0aae60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.14, 9;
    %load/vec4 v000001c7cb0aae60_0;
    %load/vec4 v000001c7cb0aaa00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb0ab360_0, 0, 2;
T_24.12 ;
T_24.9 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001c7cb11e7a0;
T_25 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb11c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11cc90_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001c7cb11c330_0;
    %assign/vec4 v000001c7cb11cc90_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001c7cb120230;
T_26 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb11c290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb11c970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11c5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11c790_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001c7cb11d410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001c7cb11d0f0_0;
    %assign/vec4 v000001c7cb11c970_0, 0;
    %load/vec4 v000001c7cb11c010_0;
    %assign/vec4 v000001c7cb11c5b0_0, 0;
    %load/vec4 v000001c7cb11b9d0_0;
    %assign/vec4 v000001c7cb11c790_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001c7cb0f90b0;
T_27 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb114360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb114b80_0, 0, 32;
T_27.2 ;
    %load/vec4 v000001c7cb114b80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c7cb114b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb1126a0, 0, 4;
    %load/vec4 v000001c7cb114b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb114b80_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001c7cb112880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.6, 9;
    %load/vec4 v000001c7cb112740_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v000001c7cb1130a0_0;
    %load/vec4 v000001c7cb112740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb1126a0, 0, 4;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001c7cb0f8f20;
T_28 ;
    %wait E_000001c7cb032100;
    %load/vec4 v000001c7cb1136e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.0 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb1127e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1129c0_0, 0, 32;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001c7cb0f9ba0;
T_29 ;
    %wait E_000001c7cb031d00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111f30_0, 0, 1;
    %load/vec4 v000001c7cb111850_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %jmp T_29.10;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %load/vec4 v000001c7cb110ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.11 ;
    %load/vec4 v000001c7cb111fd0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_29.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.22, 8;
T_29.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_29.22, 8;
 ; End of false expr.
    %blend;
T_29.22;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.16 ;
    %load/vec4 v000001c7cb111fd0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_29.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_29.24, 8;
T_29.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_29.24, 8;
 ; End of false expr.
    %blend;
T_29.24;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.20;
T_29.20 ;
    %pop/vec4 1;
    %jmp T_29.10;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %load/vec4 v000001c7cb110ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.32 ;
    %load/vec4 v000001c7cb111fd0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_29.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_29.36, 8;
T_29.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_29.36, 8;
 ; End of false expr.
    %blend;
T_29.36;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.34;
T_29.34 ;
    %pop/vec4 1;
    %jmp T_29.10;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.10;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.10;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.10;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111f30_0, 0, 1;
    %jmp T_29.10;
T_29.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111f30_0, 0, 1;
    %jmp T_29.10;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.10;
T_29.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb110e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb111710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb111350_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb110d10_0, 0, 4;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001c7cb1200a0;
T_30 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb119bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11adf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11a2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11ae90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb119950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1196d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb119270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb11afd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb11a7b0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb119810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb119130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1191d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11af30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11acb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11a5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb118eb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb11ab70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11a030_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001c7cb119b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11adf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11a2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11ae90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb119950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1196d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb119270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb11afd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb11a7b0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb119810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb119130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1191d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11af30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11acb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11a5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb118eb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb11ab70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11a030_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v000001c7cb1194f0_0;
    %assign/vec4 v000001c7cb11adf0_0, 0;
    %load/vec4 v000001c7cb119e50_0;
    %assign/vec4 v000001c7cb11a2b0_0, 0;
    %load/vec4 v000001c7cb11a8f0_0;
    %assign/vec4 v000001c7cb11ae90_0, 0;
    %load/vec4 v000001c7cb119590_0;
    %assign/vec4 v000001c7cb119950_0, 0;
    %load/vec4 v000001c7cb119450_0;
    %assign/vec4 v000001c7cb1196d0_0, 0;
    %load/vec4 v000001c7cb1199f0_0;
    %assign/vec4 v000001c7cb119270_0, 0;
    %load/vec4 v000001c7cb119a90_0;
    %assign/vec4 v000001c7cb11afd0_0, 0;
    %load/vec4 v000001c7cb11a210_0;
    %assign/vec4 v000001c7cb11a7b0_0, 0;
    %load/vec4 v000001c7cb11a170_0;
    %assign/vec4 v000001c7cb119810_0, 0;
    %load/vec4 v000001c7cb119d10_0;
    %assign/vec4 v000001c7cb119130_0, 0;
    %load/vec4 v000001c7cb11a850_0;
    %assign/vec4 v000001c7cb1191d0_0, 0;
    %load/vec4 v000001c7cb119630_0;
    %assign/vec4 v000001c7cb11af30_0, 0;
    %load/vec4 v000001c7cb11a710_0;
    %assign/vec4 v000001c7cb11acb0_0, 0;
    %load/vec4 v000001c7cb1193b0_0;
    %assign/vec4 v000001c7cb11a5d0_0, 0;
    %load/vec4 v000001c7cb11a0d0_0;
    %assign/vec4 v000001c7cb118eb0_0, 0;
    %load/vec4 v000001c7cb119310_0;
    %assign/vec4 v000001c7cb11ab70_0, 0;
    %load/vec4 v000001c7cb11b070_0;
    %assign/vec4 v000001c7cb11a030_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001c7cb11ec50;
T_31 ;
    %wait E_000001c7cb032440;
    %load/vec4 v000001c7cb118410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.0 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %add;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.1 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %sub;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.2 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %and;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.3 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %or;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.4 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %xor;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.14, 8;
T_31.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.14, 8;
 ; End of false expr.
    %blend;
T_31.14;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.9 ;
    %load/vec4 v000001c7cb118cd0_0;
    %load/vec4 v000001c7cb118190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_31.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.16, 8;
T_31.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.16, 8;
 ; End of false expr.
    %blend;
T_31.16;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.10 ;
    %load/vec4 v000001c7cb118190_0;
    %store/vec4 v000001c7cb116e30_0, 0, 32;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001c7cb11eac0;
T_32 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb11b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1170b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1180f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb118a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb1189b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb118730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb117e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb117dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb116ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb117290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb118690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb118c30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001c7cb11ad50_0;
    %assign/vec4 v000001c7cb1170b0_0, 0;
    %load/vec4 v000001c7cb1173d0_0;
    %assign/vec4 v000001c7cb1180f0_0, 0;
    %load/vec4 v000001c7cb116750_0;
    %assign/vec4 v000001c7cb118a50_0, 0;
    %load/vec4 v000001c7cb118f50_0;
    %assign/vec4 v000001c7cb1189b0_0, 0;
    %load/vec4 v000001c7cb116d90_0;
    %assign/vec4 v000001c7cb118730_0, 0;
    %load/vec4 v000001c7cb119ef0_0;
    %assign/vec4 v000001c7cb117e70_0, 0;
    %load/vec4 v000001c7cb11b390_0;
    %assign/vec4 v000001c7cb117dd0_0, 0;
    %load/vec4 v000001c7cb1171f0_0;
    %assign/vec4 v000001c7cb116ed0_0, 0;
    %load/vec4 v000001c7cb118ff0_0;
    %assign/vec4 v000001c7cb117290_0, 0;
    %load/vec4 v000001c7cb1185f0_0;
    %assign/vec4 v000001c7cb118690_0, 0;
    %load/vec4 v000001c7cb118870_0;
    %assign/vec4 v000001c7cb118c30_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001c7cb11eac0;
T_33 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb11b110_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_33.4, 11;
    %load/vec4 v000001c7cb1167f0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.3, 10;
    %load/vec4 v000001c7cb1169d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v000001c7cb118f50_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %vpi_call/w 13 144 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v000001c7cb116c50_0, v000001c7cb116610_0, v000001c7cb11a3f0_0, v000001c7cb116cf0_0, v000001c7cb1169d0_0, v000001c7cb118b90_0, v000001c7cb1173d0_0 {0 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001c7cb0f9240;
T_34 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb117fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb115260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb114e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb115440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb115300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb115080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1151c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1154e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb115120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb117f10_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001c7cb115da0_0;
    %assign/vec4 v000001c7cb115260_0, 0;
    %load/vec4 v000001c7cb115c60_0;
    %assign/vec4 v000001c7cb114e00_0, 0;
    %load/vec4 v000001c7cb116340_0;
    %assign/vec4 v000001c7cb115440_0, 0;
    %load/vec4 v000001c7cb114f40_0;
    %assign/vec4 v000001c7cb115300_0, 0;
    %load/vec4 v000001c7cb116020_0;
    %assign/vec4 v000001c7cb115080_0, 0;
    %load/vec4 v000001c7cb115d00_0;
    %assign/vec4 v000001c7cb1151c0_0, 0;
    %load/vec4 v000001c7cb1163e0_0;
    %assign/vec4 v000001c7cb1154e0_0, 0;
    %load/vec4 v000001c7cb1162a0_0;
    %assign/vec4 v000001c7cb115120_0, 0;
    %load/vec4 v000001c7cb116480_0;
    %assign/vec4 v000001c7cb117f10_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001c7cb1203c0;
T_35 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb11c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11dd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11d550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11d370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11db90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11b750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb11d9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11b7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11c650_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001c7cb11bcf0_0;
    %assign/vec4 v000001c7cb11dd70_0, 0;
    %load/vec4 v000001c7cb11cab0_0;
    %assign/vec4 v000001c7cb11b6b0_0, 0;
    %load/vec4 v000001c7cb11c6f0_0;
    %assign/vec4 v000001c7cb11d550_0, 0;
    %load/vec4 v000001c7cb11b610_0;
    %assign/vec4 v000001c7cb11d370_0, 0;
    %load/vec4 v000001c7cb11bcf0_0;
    %assign/vec4 v000001c7cb11db90_0, 0;
    %load/vec4 v000001c7cb11d7d0_0;
    %assign/vec4 v000001c7cb11b750_0, 0;
    %load/vec4 v000001c7cb11c510_0;
    %assign/vec4 v000001c7cb11d9b0_0, 0;
    %load/vec4 v000001c7cb11ca10_0;
    %assign/vec4 v000001c7cb11bf70_0, 0;
    %load/vec4 v000001c7cb11d5f0_0;
    %assign/vec4 v000001c7cb11b7f0_0, 0;
    %load/vec4 v000001c7cb11d870_0;
    %assign/vec4 v000001c7cb11d050_0, 0;
    %load/vec4 v000001c7cb11bbb0_0;
    %assign/vec4 v000001c7cb11c650_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001c7cb11fd80;
T_36 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb11d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11c830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11bb10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb11b890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb11c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb11d2d0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001c7cb11b930_0;
    %assign/vec4 v000001c7cb11c830_0, 0;
    %load/vec4 v000001c7cb11ba70_0;
    %assign/vec4 v000001c7cb11bb10_0, 0;
    %load/vec4 v000001c7cb11dcd0_0;
    %assign/vec4 v000001c7cb11b890_0, 0;
    %load/vec4 v000001c7cb11d730_0;
    %assign/vec4 v000001c7cb11c1f0_0, 0;
    %load/vec4 v000001c7cb11cd30_0;
    %assign/vec4 v000001c7cb11c8d0_0, 0;
    %load/vec4 v000001c7cb11d690_0;
    %assign/vec4 v000001c7cb11bed0_0, 0;
    %load/vec4 v000001c7cb11dc30_0;
    %assign/vec4 v000001c7cb11d2d0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001c7cb11e930;
T_37 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb11d190_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_37.3, 10;
    %load/vec4 v000001c7cb11be30_0;
    %and;
T_37.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v000001c7cb11da50_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_37.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001c7cb11e450_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_37.5, 8;
T_37.4 ; End of true expr.
    %load/vec4 v000001c7cb11bd90_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_37.7, 9;
T_37.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_37.7, 9;
 ; End of false expr.
    %blend;
T_37.7;
    %jmp/0 T_37.5, 8;
 ; End of false expr.
    %blend;
T_37.5;
    %vpi_call/w 25 40 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v000001c7cb11daf0_0, S<0,vec4,u32> {1 0 0};
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001c7cb11ff10;
T_38 ;
    %wait E_000001c7cb032480;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb11ac10_0, 0, 2;
    %load/vec4 v000001c7cb11a530_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.3, 10;
    %load/vec4 v000001c7cb119770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_38.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v000001c7cb119770_0;
    %load/vec4 v000001c7cb11a490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb11ac10_0, 0, 2;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001c7cb11aad0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.7, 10;
    %load/vec4 v000001c7cb119090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_38.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.6, 9;
    %load/vec4 v000001c7cb119090_0;
    %load/vec4 v000001c7cb11a490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb11ac10_0, 0, 2;
T_38.4 ;
T_38.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb11aa30_0, 0, 2;
    %load/vec4 v000001c7cb11a530_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.11, 10;
    %load/vec4 v000001c7cb119770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_38.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.10, 9;
    %load/vec4 v000001c7cb119770_0;
    %load/vec4 v000001c7cb11b4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb11aa30_0, 0, 2;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v000001c7cb11aad0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.15, 10;
    %load/vec4 v000001c7cb119090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_38.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.14, 9;
    %load/vec4 v000001c7cb119090_0;
    %load/vec4 v000001c7cb11b4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb11aa30_0, 0, 2;
T_38.12 ;
T_38.9 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001c7cb12dda0;
T_39 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb135ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1359a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001c7cb134dc0_0;
    %assign/vec4 v000001c7cb1359a0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001c7cb12cae0;
T_40 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb135040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb135180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb134aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb136080_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001c7cb134500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v000001c7cb1343c0_0;
    %assign/vec4 v000001c7cb135180_0, 0;
    %load/vec4 v000001c7cb136120_0;
    %assign/vec4 v000001c7cb134aa0_0, 0;
    %load/vec4 v000001c7cb1350e0_0;
    %assign/vec4 v000001c7cb136080_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001c7cb11f8d0;
T_41 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb126300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb126080_0, 0, 32;
T_41.2 ;
    %load/vec4 v000001c7cb126080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c7cb126080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb126260, 0, 4;
    %load/vec4 v000001c7cb126080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb126080_0, 0, 32;
    %jmp T_41.2;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001c7cb126580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.6, 9;
    %load/vec4 v000001c7cb124960_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_41.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v000001c7cb126440_0;
    %load/vec4 v000001c7cb124960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb126260, 0, 4;
T_41.4 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001c7cb11f5b0;
T_42 ;
    %wait E_000001c7cb022a40;
    %load/vec4 v000001c7cb124640_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.0 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.1 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.2 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.3 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.4 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.5 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb125220_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125cc0_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001c7cb11ef70;
T_43 ;
    %wait E_000001c7cb022d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1252c0_0, 0, 1;
    %load/vec4 v000001c7cb1255e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %jmp T_43.10;
T_43.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %load/vec4 v000001c7cb126940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.11 ;
    %load/vec4 v000001c7cb125860_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_43.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_43.22, 8;
T_43.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_43.22, 8;
 ; End of false expr.
    %blend;
T_43.22;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.16 ;
    %load/vec4 v000001c7cb125860_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_43.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_43.24, 8;
T_43.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_43.24, 8;
 ; End of false expr.
    %blend;
T_43.24;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.20;
T_43.20 ;
    %pop/vec4 1;
    %jmp T_43.10;
T_43.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %load/vec4 v000001c7cb126940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.32 ;
    %load/vec4 v000001c7cb125860_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_43.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_43.36, 8;
T_43.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_43.36, 8;
 ; End of false expr.
    %blend;
T_43.36;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.34;
T_43.34 ;
    %pop/vec4 1;
    %jmp T_43.10;
T_43.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.10;
T_43.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.10;
T_43.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.10;
T_43.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1252c0_0, 0, 1;
    %jmp T_43.10;
T_43.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1252c0_0, 0, 1;
    %jmp T_43.10;
T_43.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.10;
T_43.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1263a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1266c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1268a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb125360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb125900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb126da0_0, 0, 4;
    %jmp T_43.10;
T_43.10 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000001c7cb12d2b0;
T_44 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb135ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb132980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb132de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb133740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb133100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb133240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb1332e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb133420_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb132f20_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb132840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1327a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb133880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132660_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb131da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb133380_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001c7cb131f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb132980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb132de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb133740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb133100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb133240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb1332e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb133420_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb132f20_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb132840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1327a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb133880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb132660_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb131da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb133380_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000001c7cb131940_0;
    %assign/vec4 v000001c7cb132980_0, 0;
    %load/vec4 v000001c7cb131760_0;
    %assign/vec4 v000001c7cb132de0_0, 0;
    %load/vec4 v000001c7cb131b20_0;
    %assign/vec4 v000001c7cb133740_0, 0;
    %load/vec4 v000001c7cb131ee0_0;
    %assign/vec4 v000001c7cb133100_0, 0;
    %load/vec4 v000001c7cb133a60_0;
    %assign/vec4 v000001c7cb133240_0, 0;
    %load/vec4 v000001c7cb131c60_0;
    %assign/vec4 v000001c7cb1332e0_0, 0;
    %load/vec4 v000001c7cb131d00_0;
    %assign/vec4 v000001c7cb133420_0, 0;
    %load/vec4 v000001c7cb131a80_0;
    %assign/vec4 v000001c7cb132f20_0, 0;
    %load/vec4 v000001c7cb131300_0;
    %assign/vec4 v000001c7cb132840_0, 0;
    %load/vec4 v000001c7cb131620_0;
    %assign/vec4 v000001c7cb132520_0, 0;
    %load/vec4 v000001c7cb1316c0_0;
    %assign/vec4 v000001c7cb132ca0_0, 0;
    %load/vec4 v000001c7cb131bc0_0;
    %assign/vec4 v000001c7cb132e80_0, 0;
    %load/vec4 v000001c7cb133920_0;
    %assign/vec4 v000001c7cb1327a0_0, 0;
    %load/vec4 v000001c7cb1319e0_0;
    %assign/vec4 v000001c7cb133880_0, 0;
    %load/vec4 v000001c7cb1337e0_0;
    %assign/vec4 v000001c7cb132660_0, 0;
    %load/vec4 v000001c7cb1318a0_0;
    %assign/vec4 v000001c7cb131da0_0, 0;
    %load/vec4 v000001c7cb131580_0;
    %assign/vec4 v000001c7cb133380_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001c7cb12d760;
T_45 ;
    %wait E_000001c7cb0233c0;
    %load/vec4 v000001c7cb131120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.0 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %add;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.1 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %sub;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.2 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %and;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.3 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %or;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.4 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %xor;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.5 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.6 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.7 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.8 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_45.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_45.14, 8;
T_45.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_45.14, 8;
 ; End of false expr.
    %blend;
T_45.14;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.9 ;
    %load/vec4 v000001c7cb12fa00_0;
    %load/vec4 v000001c7cb12fe60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_45.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_45.16, 8;
T_45.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_45.16, 8;
 ; End of false expr.
    %blend;
T_45.16;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.10 ;
    %load/vec4 v000001c7cb12fe60_0;
    %store/vec4 v000001c7cb12faa0_0, 0, 32;
    %jmp T_45.12;
T_45.12 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001c7cb12e700;
T_46 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb131e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb12fdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb12f5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb12f280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb12eec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb130220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12f000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12ee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12ffa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12ed80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb12ef60_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001c7cb132a20_0;
    %assign/vec4 v000001c7cb12fdc0_0, 0;
    %load/vec4 v000001c7cb130d60_0;
    %assign/vec4 v000001c7cb12f5a0_0, 0;
    %load/vec4 v000001c7cb12f640_0;
    %assign/vec4 v000001c7cb12f280_0, 0;
    %load/vec4 v000001c7cb131440_0;
    %assign/vec4 v000001c7cb12eec0_0, 0;
    %load/vec4 v000001c7cb1313a0_0;
    %assign/vec4 v000001c7cb130220_0, 0;
    %load/vec4 v000001c7cb132700_0;
    %assign/vec4 v000001c7cb12fc80_0, 0;
    %load/vec4 v000001c7cb132ac0_0;
    %assign/vec4 v000001c7cb12f000_0, 0;
    %load/vec4 v000001c7cb131800_0;
    %assign/vec4 v000001c7cb12ee20_0, 0;
    %load/vec4 v000001c7cb132200_0;
    %assign/vec4 v000001c7cb12ffa0_0, 0;
    %load/vec4 v000001c7cb12ff00_0;
    %assign/vec4 v000001c7cb12ed80_0, 0;
    %load/vec4 v000001c7cb12f820_0;
    %assign/vec4 v000001c7cb12ef60_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001c7cb12e700;
T_47 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb131e40_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_47.4, 11;
    %load/vec4 v000001c7cb12f6e0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_47.3, 10;
    %load/vec4 v000001c7cb12f140_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v000001c7cb131440_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %vpi_call/w 13 144 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v000001c7cb12f0a0_0, v000001c7cb1307c0_0, v000001c7cb132fc0_0, v000001c7cb12f320_0, v000001c7cb12f140_0, v000001c7cb130180_0, v000001c7cb130d60_0 {0 0 0};
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001c7cb12d5d0;
T_48 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb131080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb127980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1277a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1305e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb127b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1275c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb127700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12f780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb127520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb12f3c0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001c7cb126ee0_0;
    %assign/vec4 v000001c7cb127980_0, 0;
    %load/vec4 v000001c7cb127a20_0;
    %assign/vec4 v000001c7cb1277a0_0, 0;
    %load/vec4 v000001c7cb1284c0_0;
    %assign/vec4 v000001c7cb1305e0_0, 0;
    %load/vec4 v000001c7cb126f80_0;
    %assign/vec4 v000001c7cb127b60_0, 0;
    %load/vec4 v000001c7cb1273e0_0;
    %assign/vec4 v000001c7cb1275c0_0, 0;
    %load/vec4 v000001c7cb126e40_0;
    %assign/vec4 v000001c7cb127700_0, 0;
    %load/vec4 v000001c7cb127340_0;
    %assign/vec4 v000001c7cb12f780_0, 0;
    %load/vec4 v000001c7cb128380_0;
    %assign/vec4 v000001c7cb127520_0, 0;
    %load/vec4 v000001c7cb127480_0;
    %assign/vec4 v000001c7cb12f3c0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001c7cb12cc70;
T_49 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb135d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1352c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb135860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb134a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb135900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb135b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb135360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb135720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb134460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1348c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb133ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1361c0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000001c7cb133b00_0;
    %assign/vec4 v000001c7cb1352c0_0, 0;
    %load/vec4 v000001c7cb134780_0;
    %assign/vec4 v000001c7cb135860_0, 0;
    %load/vec4 v000001c7cb135fe0_0;
    %assign/vec4 v000001c7cb134a00_0, 0;
    %load/vec4 v000001c7cb135cc0_0;
    %assign/vec4 v000001c7cb135900_0, 0;
    %load/vec4 v000001c7cb133b00_0;
    %assign/vec4 v000001c7cb135b80_0, 0;
    %load/vec4 v000001c7cb133ce0_0;
    %assign/vec4 v000001c7cb135360_0, 0;
    %load/vec4 v000001c7cb134280_0;
    %assign/vec4 v000001c7cb135720_0, 0;
    %load/vec4 v000001c7cb135680_0;
    %assign/vec4 v000001c7cb134460_0, 0;
    %load/vec4 v000001c7cb133e20_0;
    %assign/vec4 v000001c7cb1348c0_0, 0;
    %load/vec4 v000001c7cb135c20_0;
    %assign/vec4 v000001c7cb133ba0_0, 0;
    %load/vec4 v000001c7cb135f40_0;
    %assign/vec4 v000001c7cb1361c0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001c7cb12dc10;
T_50 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb135e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb134be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1357c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb134820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb134000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb135400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb134f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb134c80_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000001c7cb1354a0_0;
    %assign/vec4 v000001c7cb134be0_0, 0;
    %load/vec4 v000001c7cb133d80_0;
    %assign/vec4 v000001c7cb1357c0_0, 0;
    %load/vec4 v000001c7cb133ec0_0;
    %assign/vec4 v000001c7cb134820_0, 0;
    %load/vec4 v000001c7cb134960_0;
    %assign/vec4 v000001c7cb134000_0, 0;
    %load/vec4 v000001c7cb135220_0;
    %assign/vec4 v000001c7cb135400_0, 0;
    %load/vec4 v000001c7cb1345a0_0;
    %assign/vec4 v000001c7cb134f00_0, 0;
    %load/vec4 v000001c7cb134b40_0;
    %assign/vec4 v000001c7cb134c80_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001c7cb12df30;
T_51 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb1341e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_51.3, 10;
    %load/vec4 v000001c7cb134140_0;
    %and;
T_51.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v000001c7cb1355e0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_51.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000001c7cb136760_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_51.5, 8;
T_51.4 ; End of true expr.
    %load/vec4 v000001c7cb134640_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_51.7, 9;
T_51.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_51.7, 9;
 ; End of false expr.
    %blend;
T_51.7;
    %jmp/0 T_51.5, 8;
 ; End of false expr.
    %blend;
T_51.5;
    %vpi_call/w 25 40 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v000001c7cb1366c0_0, S<0,vec4,u32> {1 0 0};
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001c7cb12da80;
T_52 ;
    %wait E_000001c7cb023680;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb1339c0_0, 0, 2;
    %load/vec4 v000001c7cb1334c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_52.3, 10;
    %load/vec4 v000001c7cb1325c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_52.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v000001c7cb1325c0_0;
    %load/vec4 v000001c7cb1336a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb1339c0_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001c7cb132d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_52.7, 10;
    %load/vec4 v000001c7cb1331a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_52.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.6, 9;
    %load/vec4 v000001c7cb1331a0_0;
    %load/vec4 v000001c7cb1336a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb1339c0_0, 0, 2;
T_52.4 ;
T_52.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb132340_0, 0, 2;
    %load/vec4 v000001c7cb1334c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_52.11, 10;
    %load/vec4 v000001c7cb1325c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_52.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.10, 9;
    %load/vec4 v000001c7cb1325c0_0;
    %load/vec4 v000001c7cb132480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb132340_0, 0, 2;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v000001c7cb132d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_52.15, 10;
    %load/vec4 v000001c7cb1331a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_52.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.14, 9;
    %load/vec4 v000001c7cb1331a0_0;
    %load/vec4 v000001c7cb132480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb132340_0, 0, 2;
T_52.12 ;
T_52.9 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000001c7cb0adca0;
T_53 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb15e9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15e7d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001c7cb15e730_0;
    %assign/vec4 v000001c7cb15e7d0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001c7cb0ad7f0;
T_54 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb1605d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb15f810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15e910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb160530_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001c7cb15fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001c7cb160c10_0;
    %assign/vec4 v000001c7cb15f810_0, 0;
    %load/vec4 v000001c7cb15f3b0_0;
    %assign/vec4 v000001c7cb15e910_0, 0;
    %load/vec4 v000001c7cb15fa90_0;
    %assign/vec4 v000001c7cb160530_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001c7cb0ad4d0;
T_55 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb145570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb145ed0_0, 0, 32;
T_55.2 ;
    %load/vec4 v000001c7cb145ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_55.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c7cb145ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb1470f0, 0, 4;
    %load/vec4 v000001c7cb145ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7cb145ed0_0, 0, 32;
    %jmp T_55.2;
T_55.3 ;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001c7cb1457f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.6, 9;
    %load/vec4 v000001c7cb144d50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_55.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v000001c7cb1472d0_0;
    %load/vec4 v000001c7cb144d50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c7cb1470f0, 0, 4;
T_55.4 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001c7cb12e3e0;
T_56 ;
    %wait E_000001c7cb023140;
    %load/vec4 v000001c7cb144a30_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.0 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.1 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.2 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.3 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.4 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.5 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.6 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.7 ;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c7cb142ff0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c7cb144990_0, 0, 32;
    %jmp T_56.9;
T_56.9 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000001c7cb12cf90;
T_57 ;
    %wait E_000001c7cb022cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142eb0_0, 0, 1;
    %load/vec4 v000001c7cb144530_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %jmp T_57.10;
T_57.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %load/vec4 v000001c7cb143e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_57.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.11 ;
    %load/vec4 v000001c7cb143f90_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_57.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_57.22, 8;
T_57.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_57.22, 8;
 ; End of false expr.
    %blend;
T_57.22;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.16 ;
    %load/vec4 v000001c7cb143f90_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_57.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_57.24, 8;
T_57.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_57.24, 8;
 ; End of false expr.
    %blend;
T_57.24;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.20;
T_57.20 ;
    %pop/vec4 1;
    %jmp T_57.10;
T_57.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %load/vec4 v000001c7cb143e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_57.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.26 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.27 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.32 ;
    %load/vec4 v000001c7cb143f90_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_57.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_57.36, 8;
T_57.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_57.36, 8;
 ; End of false expr.
    %blend;
T_57.36;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.34;
T_57.34 ;
    %pop/vec4 1;
    %jmp T_57.10;
T_57.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.10;
T_57.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.10;
T_57.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.10;
T_57.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb142eb0_0, 0, 1;
    %jmp T_57.10;
T_57.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb142eb0_0, 0, 1;
    %jmp T_57.10;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.10;
T_57.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb1440d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb1436d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb142730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb143130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb143630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7cb1443f0_0, 0, 4;
    %jmp T_57.10;
T_57.10 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001c7cb0ad020;
T_58 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb160490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15e2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15bfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15cbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15e5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15dbf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15c7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15e370_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb15d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15db50_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb15e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15da10_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000001c7cb15ea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15e2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15bfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15cbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15e5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15dbf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15c7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15e370_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c7cb15d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15db50_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c7cb15e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15da10_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v000001c7cb15c2f0_0;
    %assign/vec4 v000001c7cb15e2d0_0, 0;
    %load/vec4 v000001c7cb15ccf0_0;
    %assign/vec4 v000001c7cb15bfd0_0, 0;
    %load/vec4 v000001c7cb15c430_0;
    %assign/vec4 v000001c7cb15cbb0_0, 0;
    %load/vec4 v000001c7cb15c4d0_0;
    %assign/vec4 v000001c7cb15e5f0_0, 0;
    %load/vec4 v000001c7cb15bf30_0;
    %assign/vec4 v000001c7cb15dbf0_0, 0;
    %load/vec4 v000001c7cb15c610_0;
    %assign/vec4 v000001c7cb15c7f0_0, 0;
    %load/vec4 v000001c7cb15f310_0;
    %assign/vec4 v000001c7cb15ddd0_0, 0;
    %load/vec4 v000001c7cb15c390_0;
    %assign/vec4 v000001c7cb15e370_0, 0;
    %load/vec4 v000001c7cb15cc50_0;
    %assign/vec4 v000001c7cb15d510_0, 0;
    %load/vec4 v000001c7cb15c1b0_0;
    %assign/vec4 v000001c7cb15cb10_0, 0;
    %load/vec4 v000001c7cb15c250_0;
    %assign/vec4 v000001c7cb15dc90_0, 0;
    %load/vec4 v000001c7cb15c570_0;
    %assign/vec4 v000001c7cb15dd30_0, 0;
    %load/vec4 v000001c7cb15dfb0_0;
    %assign/vec4 v000001c7cb15e0f0_0, 0;
    %load/vec4 v000001c7cb15de70_0;
    %assign/vec4 v000001c7cb15be90_0, 0;
    %load/vec4 v000001c7cb15df10_0;
    %assign/vec4 v000001c7cb15db50_0, 0;
    %load/vec4 v000001c7cb15c750_0;
    %assign/vec4 v000001c7cb15e190_0, 0;
    %load/vec4 v000001c7cb15e550_0;
    %assign/vec4 v000001c7cb15da10_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001c7cb0ad1b0;
T_59 ;
    %wait E_000001c7cb022b40;
    %load/vec4 v000001c7cb15a9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.0 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %add;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.1 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %sub;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.2 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %and;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.3 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %or;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.4 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %xor;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.5 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.6 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.7 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.8 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_59.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_59.14, 8;
T_59.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_59.14, 8;
 ; End of false expr.
    %blend;
T_59.14;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.9 ;
    %load/vec4 v000001c7cb15b490_0;
    %load/vec4 v000001c7cb15a310_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_59.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_59.16, 8;
T_59.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_59.16, 8;
 ; End of false expr.
    %blend;
T_59.16;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.10 ;
    %load/vec4 v000001c7cb15a310_0;
    %store/vec4 v000001c7cb159c30_0, 0, 32;
    %jmp T_59.12;
T_59.12 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000001c7cb0ad340;
T_60 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb15d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15bdf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15af90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15b7b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15b170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15b670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15bad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb159eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15b8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15b3f0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v000001c7cb15d290_0;
    %assign/vec4 v000001c7cb15bdf0_0, 0;
    %load/vec4 v000001c7cb15abd0_0;
    %assign/vec4 v000001c7cb15af90_0, 0;
    %load/vec4 v000001c7cb159cd0_0;
    %assign/vec4 v000001c7cb15b7b0_0, 0;
    %load/vec4 v000001c7cb15cf70_0;
    %assign/vec4 v000001c7cb15b710_0, 0;
    %load/vec4 v000001c7cb15e230_0;
    %assign/vec4 v000001c7cb15b170_0, 0;
    %load/vec4 v000001c7cb15e050_0;
    %assign/vec4 v000001c7cb15b670_0, 0;
    %load/vec4 v000001c7cb15d010_0;
    %assign/vec4 v000001c7cb15bad0_0, 0;
    %load/vec4 v000001c7cb15c6b0_0;
    %assign/vec4 v000001c7cb15b5d0_0, 0;
    %load/vec4 v000001c7cb15cd90_0;
    %assign/vec4 v000001c7cb159eb0_0, 0;
    %load/vec4 v000001c7cb159730_0;
    %assign/vec4 v000001c7cb15b8f0_0, 0;
    %load/vec4 v000001c7cb15ae50_0;
    %assign/vec4 v000001c7cb15b3f0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000001c7cb0ad340;
T_61 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb15d0b0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_61.4, 11;
    %load/vec4 v000001c7cb159d70_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_61.3, 10;
    %load/vec4 v000001c7cb159f50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v000001c7cb15cf70_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %vpi_call/w 13 144 "$display", "[EX dbg] t=%0t A=%0d B=%0d (rs2=%0d imm=%0d sel=%0b fwd_b=%0b) -> result=%0d", $time, v000001c7cb159af0_0, v000001c7cb15a770_0, v000001c7cb15dab0_0, v000001c7cb15c9d0_0, v000001c7cb159f50_0, v000001c7cb1597d0_0, v000001c7cb15abd0_0 {0 0 0};
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001c7cb0acb70;
T_62 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb15bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15ac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb147870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb159ff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb147a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb147b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb1599b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb147af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15a590_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001c7cb147690_0;
    %assign/vec4 v000001c7cb15ac70_0, 0;
    %load/vec4 v000001c7cb145430_0;
    %assign/vec4 v000001c7cb147870_0, 0;
    %load/vec4 v000001c7cb147910_0;
    %assign/vec4 v000001c7cb159ff0_0, 0;
    %load/vec4 v000001c7cb1475f0_0;
    %assign/vec4 v000001c7cb15a270_0, 0;
    %load/vec4 v000001c7cb147550_0;
    %assign/vec4 v000001c7cb147a50_0, 0;
    %load/vec4 v000001c7cb1479b0_0;
    %assign/vec4 v000001c7cb147b90_0, 0;
    %load/vec4 v000001c7cb147730_0;
    %assign/vec4 v000001c7cb1599b0_0, 0;
    %load/vec4 v000001c7cb147c30_0;
    %assign/vec4 v000001c7cb147af0_0, 0;
    %load/vec4 v000001c7cb1477d0_0;
    %assign/vec4 v000001c7cb15a590_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001c7cb0ae150;
T_63 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb15f270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1608f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1607b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb160350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15eb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb160990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15fd10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15f630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb160a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15fb30_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000001c7cb15fc70_0;
    %assign/vec4 v000001c7cb1608f0_0, 0;
    %load/vec4 v000001c7cb160df0_0;
    %assign/vec4 v000001c7cb1607b0_0, 0;
    %load/vec4 v000001c7cb160670_0;
    %assign/vec4 v000001c7cb160350_0, 0;
    %load/vec4 v000001c7cb15f950_0;
    %assign/vec4 v000001c7cb15eb90_0, 0;
    %load/vec4 v000001c7cb15fc70_0;
    %assign/vec4 v000001c7cb160990_0, 0;
    %load/vec4 v000001c7cb15f450_0;
    %assign/vec4 v000001c7cb15fd10_0, 0;
    %load/vec4 v000001c7cb160710_0;
    %assign/vec4 v000001c7cb15f630_0, 0;
    %load/vec4 v000001c7cb160cb0_0;
    %assign/vec4 v000001c7cb160a30_0, 0;
    %load/vec4 v000001c7cb15f4f0_0;
    %assign/vec4 v000001c7cb15f9f0_0, 0;
    %load/vec4 v000001c7cb15f770_0;
    %assign/vec4 v000001c7cb15f8b0_0, 0;
    %load/vec4 v000001c7cb15ec30_0;
    %assign/vec4 v000001c7cb15fb30_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001c7cb0ad980;
T_64 ;
    %wait E_000001c7cb031640;
    %load/vec4 v000001c7cb15fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb15ed70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb160b70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c7cb15e870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c7cb1600d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb160210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb15ff90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7cb160d50_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001c7cb15fe50_0;
    %assign/vec4 v000001c7cb15ed70_0, 0;
    %load/vec4 v000001c7cb1602b0_0;
    %assign/vec4 v000001c7cb160b70_0, 0;
    %load/vec4 v000001c7cb160170_0;
    %assign/vec4 v000001c7cb15e870_0, 0;
    %load/vec4 v000001c7cb15f6d0_0;
    %assign/vec4 v000001c7cb1600d0_0, 0;
    %load/vec4 v000001c7cb160ad0_0;
    %assign/vec4 v000001c7cb160210_0, 0;
    %load/vec4 v000001c7cb15ecd0_0;
    %assign/vec4 v000001c7cb15ff90_0, 0;
    %load/vec4 v000001c7cb160030_0;
    %assign/vec4 v000001c7cb160d50_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001c7cb0ade30;
T_65 ;
    %wait E_000001c7cb0316c0;
    %load/vec4 v000001c7cb1619d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_65.3, 10;
    %load/vec4 v000001c7cb15f1d0_0;
    %and;
T_65.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v000001c7cb15f090_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v000001c7cb161110_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.4, 8;
    %pushi/vec4 1885547316, 0, 32; draw_string_vec4
    %jmp/1 T_65.5, 8;
T_65.4 ; End of true expr.
    %load/vec4 v000001c7cb15ef50_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.6, 9;
    %pushi/vec4 7169389, 0, 32; draw_string_vec4
    %jmp/1 T_65.7, 9;
T_65.6 ; End of true expr.
    %pushi/vec4 6384757, 0, 32; draw_string_vec4
    %jmp/0 T_65.7, 9;
 ; End of false expr.
    %blend;
T_65.7;
    %jmp/0 T_65.5, 8;
 ; End of false expr.
    %blend;
T_65.5;
    %vpi_call/w 25 40 "$display", "[WB dbg] t=%0t write x3=%0d (src=%s)", $time, v000001c7cb1614d0_0, S<0,vec4,u32> {1 0 0};
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001c7cb0ace90;
T_66 ;
    %wait E_000001c7cb022980;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb15c070_0, 0, 2;
    %load/vec4 v000001c7cb15d6f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.3, 10;
    %load/vec4 v000001c7cb15ced0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v000001c7cb15ced0_0;
    %load/vec4 v000001c7cb15ce30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb15c070_0, 0, 2;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v000001c7cb15c110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.7, 10;
    %load/vec4 v000001c7cb15d970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.6, 9;
    %load/vec4 v000001c7cb15d970_0;
    %load/vec4 v000001c7cb15ce30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb15c070_0, 0, 2;
T_66.4 ;
T_66.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c7cb15d8d0_0, 0, 2;
    %load/vec4 v000001c7cb15d6f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.11, 10;
    %load/vec4 v000001c7cb15ced0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.10, 9;
    %load/vec4 v000001c7cb15ced0_0;
    %load/vec4 v000001c7cb15d3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c7cb15d8d0_0, 0, 2;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v000001c7cb15c110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.15, 10;
    %load/vec4 v000001c7cb15d970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.14, 9;
    %load/vec4 v000001c7cb15d970_0;
    %load/vec4 v000001c7cb15d3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c7cb15d8d0_0, 0, 2;
T_66.12 ;
T_66.9 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_000001c7cb09c090;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb156f30_0, 0, 1;
T_67.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c7cb156f30_0;
    %inv;
    %store/vec4 v000001c7cb156f30_0, 0, 1;
    %jmp T_67.0;
    %end;
    .thread T_67;
    .scope S_000001c7cb09c090;
T_68 ;
    %vpi_call/w 4 30 "$dumpfile", P_000001c7cb030c40 {0 0 0};
    %vpi_call/w 4 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c7cb09d2a0 {0 0 0};
    %end;
    .thread T_68;
    .scope S_000001c7cb09c090;
T_69 ;
    %vpi_call/w 4 37 "$display", "T=0: Multi-Core Testbench Started." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7cb157cf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7cb157cf0_0, 0, 1;
    %vpi_call/w 4 41 "$display", "T=20: Reset released." {0 0 0};
    %delay 250000, 0;
    %vpi_call/w 4 48 "$display", "T=270: Checking results..." {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c7cafeba00, 4;
    %store/vec4 v000001c7cb1572f0_0, 0, 32;
    %vpi_call/w 4 54 "$display", "Checking Fetch..." {0 0 0};
    %load/vec4 v000001c7cb10ae60_0;
    %store/vec4 v000001c7cb157c50_0, 0, 32;
    %load/vec4 v000001c7cb1572f0_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_69.0, 4;
    %vpi_call/w 4 58 "$display", "Core 0 PASSED! (x3 = %d)", v000001c7cb1572f0_0 {0 0 0};
    %jmp T_69.1;
T_69.0 ;
    %vpi_call/w 4 60 "$display", "Core 0 FAILED! (x3 = %d, expected 15)", v000001c7cb1572f0_0 {0 0 0};
T_69.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c7cb1126a0, 4;
    %store/vec4 v000001c7cb1579d0_0, 0, 32;
    %load/vec4 v000001c7cb1579d0_0;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_69.2, 4;
    %vpi_call/w 4 65 "$display", "Core 1 PASSED! (x3 = %d)", v000001c7cb1579d0_0 {0 0 0};
    %jmp T_69.3;
T_69.2 ;
    %vpi_call/w 4 67 "$display", "Core 1 FAILED! (x3 = %d, expected 27)", v000001c7cb1579d0_0 {0 0 0};
T_69.3 ;
    %vpi_call/w 4 69 "$display", "Simulation finished." {0 0 0};
    %vpi_call/w 4 70 "$finish" {0 0 0};
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "./data_mem.v";
    "./multicore_tb.v";
    "./multicore_processor.v";
    "./riscv_core.v";
    "decode_stage/ins_decode.v";
    "decode_stage/control_unit.v";
    "decode_stage/hazard_unit.v";
    "decode_stage/imm_gen.v";
    "decode_stage/reg_file.v";
    "exec_stage/ex_ma.v";
    "exec_stage/ins_ex.v";
    "exec_stage/ex_alu.v";
    "exec_stage/ex_alu_src_mux.v";
    "exec_stage/branch_unit.v";
    "decode_stage/forward_mux.v";
    "fetch_stage/ins_fetch.v";
    "decode_stage/forwarding_unit.v";
    "exec_stage/id_ex_buffer.v";
    "decode_stage/if_id_buffer.v";
    "mem_stage/ins_mem.v";
    "write_stage/mem_wb_buffer.v";
    "fetch_stage/prog_counter.v";
    "write_stage/ins_wb.v";
    "memory/mem_controller.v";
    "fetch_stage/ins_memory.v";
