41 41 41
Available num physical pages: 35184372088576
WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000000
Simulation Instructions: 200000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500075 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99995 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 7500075 heartbeat IPC: 4 cumulative IPC: 3.99997 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10000075 heartbeat IPC: 4 cumulative IPC: 3.99998 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 12500075 heartbeat IPC: 4 cumulative IPC: 3.99998 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 15000075 heartbeat IPC: 4 cumulative IPC: 3.99999 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 17500075 heartbeat IPC: 4 cumulative IPC: 3.99999 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 20000075 heartbeat IPC: 4 cumulative IPC: 3.99999 (Simulation time: 0 hr 4 min 16 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 22500075 heartbeat IPC: 4 cumulative IPC: 3.99999 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 25000075 heartbeat IPC: 4 cumulative IPC: 3.99999 (Simulation time: 0 hr 5 min 20 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 27500075 heartbeat IPC: 4 cumulative IPC: 3.99999 (Simulation time: 0 hr 5 min 50 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 30000075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 32500075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 6 min 54 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 35000075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 7 min 24 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 37500075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 7 min 57 sec) 
Heartbeat CPU 0 instructions: 160000001 cycles: 40000075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 8 min 32 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 42500075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 9 min 3 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 45000075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 9 min 35 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 47500075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 10 min 7 sec) 
Heartbeat CPU 0 instructions: 200000001 cycles: 50000075 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 0 hr 10 min 36 sec) 
Max paddr 60M
Warmup finished CPU 0 instructions: 200000001 cycles: 50000076 cumulative IPC: 4 (Simulation time: 0 hr 10 min 36 sec) 

Warmup complete CPU 0 instructions: 200000001 cycles: 50000076 (Simulation time: 0 hr 10 min 36 sec) 

Heartbeat CPU 0 instructions: 210000002 cycles: 77127783 heartbeat IPC: 0.368627 cumulative IPC: 0.368627 (Simulation time: 0 hr 12 min 29 sec) 
Heartbeat CPU 0 instructions: 220000002 cycles: 104142173 heartbeat IPC: 0.370174 cumulative IPC: 0.369399 (Simulation time: 0 hr 14 min 20 sec) 
Heartbeat CPU 0 instructions: 230000001 cycles: 130928488 heartbeat IPC: 0.373325 cumulative IPC: 0.370698 (Simulation time: 0 hr 16 min 2 sec) 
Heartbeat CPU 0 instructions: 240000002 cycles: 157352147 heartbeat IPC: 0.378449 cumulative IPC: 0.372606 (Simulation time: 0 hr 17 min 50 sec) 
Heartbeat CPU 0 instructions: 250000000 cycles: 183347802 heartbeat IPC: 0.38468 cumulative IPC: 0.37496 (Simulation time: 0 hr 19 min 46 sec) 
Heartbeat CPU 0 instructions: 260000000 cycles: 209056332 heartbeat IPC: 0.388976 cumulative IPC: 0.377226 (Simulation time: 0 hr 21 min 35 sec) 
Heartbeat CPU 0 instructions: 270000000 cycles: 235548408 heartbeat IPC: 0.377472 cumulative IPC: 0.377261 (Simulation time: 0 hr 23 min 42 sec) 
Heartbeat CPU 0 instructions: 280000002 cycles: 263164990 heartbeat IPC: 0.362102 cumulative IPC: 0.375297 (Simulation time: 0 hr 25 min 51 sec) 
Heartbeat CPU 0 instructions: 290000003 cycles: 290422891 heartbeat IPC: 0.366867 cumulative IPC: 0.374341 (Simulation time: 0 hr 27 min 52 sec) 
Heartbeat CPU 0 instructions: 300000002 cycles: 317749172 heartbeat IPC: 0.365949 cumulative IPC: 0.373484 (Simulation time: 0 hr 29 min 43 sec) 
Heartbeat CPU 0 instructions: 310000002 cycles: 344465336 heartbeat IPC: 0.374306 cumulative IPC: 0.373559 (Simulation time: 0 hr 31 min 37 sec) 
Heartbeat CPU 0 instructions: 320000002 cycles: 371321280 heartbeat IPC: 0.372358 cumulative IPC: 0.373459 (Simulation time: 0 hr 33 min 40 sec) 
Heartbeat CPU 0 instructions: 330000004 cycles: 399137600 heartbeat IPC: 0.359502 cumulative IPC: 0.372347 (Simulation time: 0 hr 35 min 33 sec) 
Heartbeat CPU 0 instructions: 340000001 cycles: 426230449 heartbeat IPC: 0.369101 cumulative IPC: 0.372113 (Simulation time: 0 hr 37 min 37 sec) 
Heartbeat CPU 0 instructions: 350000001 cycles: 452651278 heartbeat IPC: 0.37849 cumulative IPC: 0.372531 (Simulation time: 0 hr 39 min 29 sec) 
Heartbeat CPU 0 instructions: 360000002 cycles: 479695836 heartbeat IPC: 0.369761 cumulative IPC: 0.372357 (Simulation time: 0 hr 41 min 27 sec) 
Heartbeat CPU 0 instructions: 370000003 cycles: 505967507 heartbeat IPC: 0.380639 cumulative IPC: 0.372834 (Simulation time: 0 hr 43 min 21 sec) 
Heartbeat CPU 0 instructions: 380000003 cycles: 532921980 heartbeat IPC: 0.370996 cumulative IPC: 0.372732 (Simulation time: 0 hr 44 min 57 sec) 
Heartbeat CPU 0 instructions: 390000004 cycles: 559441796 heartbeat IPC: 0.377077 cumulative IPC: 0.372958 (Simulation time: 0 hr 46 min 20 sec) 
Heartbeat CPU 0 instructions: 400000000 cycles: 585858318 heartbeat IPC: 0.378551 cumulative IPC: 0.373234 (Simulation time: 0 hr 47 min 39 sec) 
Max paddr 116M
Simulation finished CPU 0 instructions: 200000000 cycles: 535858244 cumulative IPC: 0.373234 (Simulation time: 0 hr 47 min 39 sec) 

Simulation complete CPU 0 instructions: 200000000 cycles: 535858244 (Simulation time: 0 hr 47 min 39 sec) 


ChampSim completed all CPUs

[
  {
    "name": "Simulation",
    "traces": [
      "../traces/cc-5.trace.gz"
    ],
    "roi": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 535858244,
          "Avg ROB occupancy at mispredict": 30.2631, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 0,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 3247685,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":42456824,
          "miss":11777518
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.413016,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 54234341,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":9506424,
          "miss":14353
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 13.6639,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 9520778,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":33543387,
          "miss":20722396
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":66571,
          "miss":0
        },
        "TRANSLATION": {
          "hit":1004,
          "miss":13377
        },
        "mshr full": 466907,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 4.06882,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 54638578,
          "RQ_MERGED": 372787,
          "RQ_FULL": 0,
          "WQ_ACCESS": 66571,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":4509597,
          "miss":10233861
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":40456,
          "miss":0
        },
        "TRANSLATION": {
          "hit":12578,
          "miss":799
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 7.32923,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 14756835,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 40469,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [5755727],
          "miss": [4478134]
        },
        "RFO": {
          "hit": [0],
          "miss": [0]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [36908],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [735],
          "miss": [64]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 13.9703,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 10234660,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 36911,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 863219,
          "RQ ROW_BUFFER_MISS": 3614964,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 17421,
          "WQ ROW_BUFFER_MISS": 6880,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.7626
        }
      ]

    },
    "sim": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 535858244,
          "Avg ROB occupancy at mispredict": 30.2631, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 0,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 3247685,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":42456824,
          "miss":11777518
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.413016,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 54234341,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":9506424,
          "miss":14353
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 13.6639,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 9520778,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":33543387,
          "miss":20722396
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":66571,
          "miss":0
        },
        "TRANSLATION": {
          "hit":1004,
          "miss":13377
        },
        "mshr full": 466907,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 4.06882,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 54638578,
          "RQ_MERGED": 372787,
          "RQ_FULL": 0,
          "WQ_ACCESS": 66571,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":4509597,
          "miss":10233861
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":40456,
          "miss":0
        },
        "TRANSLATION": {
          "hit":12578,
          "miss":799
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 7.32923,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 14756835,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 40469,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [5755727],
          "miss": [4478134]
        },
        "RFO": {
          "hit": [0],
          "miss": [0]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [36908],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [735],
          "miss": [64]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 13.9703,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 10234660,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 36911,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 863219,
          "RQ ROW_BUFFER_MISS": 3614964,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 17421,
          "WQ ROW_BUFFER_MISS": 6880,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.7626
        }
      ]

    }
  }
]
cpu0_ITLB
cpu0_DTLB
cpu0_STLB
cpu0_L1D
cpu0_L2C
Num Con Filled: 0
Num Con Useful: 0 Useless:0 Accuracy: -nan
LLC

gzip: stdout: Broken pipe
