TimeQuest Timing Analyzer report for car_counter
Mon Sep 14 16:02:28 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'I_CLK_50MHZ'
 13. Slow 1200mV 85C Model Hold: 'I_CLK_50MHZ'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'I_CLK_50MHZ'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'I_CLK_50MHZ'
 27. Slow 1200mV 0C Model Hold: 'I_CLK_50MHZ'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'I_CLK_50MHZ'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'I_CLK_50MHZ'
 40. Fast 1200mV 0C Model Hold: 'I_CLK_50MHZ'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'I_CLK_50MHZ'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; car_counter                                         ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX15BF14C6                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; I_CLK_50MHZ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I_CLK_50MHZ } ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; 383.29 MHz ; 250.0 MHz       ; I_CLK_50MHZ ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; I_CLK_50MHZ ; -1.609 ; -13.070       ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; I_CLK_50MHZ ; 0.445 ; 0.000         ;
+-------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+--------+----------------------------+
; Clock       ; Slack  ; End Point TNS              ;
+-------------+--------+----------------------------+
; I_CLK_50MHZ ; -3.000 ; -15.000                    ;
+-------------+--------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I_CLK_50MHZ'                                                                                                                 ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.609 ; s_local_count[0]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.609 ; s_local_count[0]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.540      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.601 ; s_local_count[3]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.532      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.503 ; s_local_count[1]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.434      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.378 ; s_local_count[5]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.309      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.365 ; s_local_count[2]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.296      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.360 ; s_local_count[4]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.291      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.258 ; s_local_count[7]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.189      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.191 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 2.123      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.173 ; s_local_count[6]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.104      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -1.120 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 2.051      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.999 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.930      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.731 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 1.662      ;
; -0.158 ; s_current_state.A_ACTIVE_STATE       ; s_previous_state.A_ACTIVE_STATE      ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.063     ; 1.090      ;
; -0.040 ; s_current_state.BOTH_INACTIVE_STATE  ; s_previous_state.BOTH_INACTIVE_STATE ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.064     ; 0.971      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I_CLK_50MHZ'                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.666      ;
; 0.588 ; s_local_count[1]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.809      ;
; 0.588 ; s_local_count[6]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.809      ;
; 0.589 ; s_local_count[2]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.810      ;
; 0.589 ; s_local_count[3]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.810      ;
; 0.589 ; s_local_count[4]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.810      ;
; 0.609 ; s_local_count[0]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.830      ;
; 0.624 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.845      ;
; 0.626 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.847      ;
; 0.627 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.848      ;
; 0.628 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.849      ;
; 0.628 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.849      ;
; 0.630 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.851      ;
; 0.677 ; s_current_state.BOTH_INACTIVE_STATE  ; s_previous_state.BOTH_INACTIVE_STATE ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.898      ;
; 0.710 ; s_local_count[7]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.931      ;
; 0.724 ; s_local_count[5]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 0.945      ;
; 0.786 ; s_current_state.A_ACTIVE_STATE       ; s_previous_state.A_ACTIVE_STATE      ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 1.008      ;
; 0.862 ; s_local_count[1]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; s_local_count[3]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.084      ;
; 0.875 ; s_local_count[6]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.096      ;
; 0.876 ; s_local_count[2]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.097      ;
; 0.876 ; s_local_count[4]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.097      ;
; 0.878 ; s_local_count[4]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.099      ;
; 0.878 ; s_local_count[2]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.099      ;
; 0.879 ; s_local_count[0]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.100      ;
; 0.881 ; s_local_count[0]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.102      ;
; 0.972 ; s_local_count[1]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.193      ;
; 0.973 ; s_local_count[3]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.194      ;
; 0.974 ; s_local_count[1]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.195      ;
; 0.975 ; s_local_count[3]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.196      ;
; 0.988 ; s_local_count[4]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.209      ;
; 0.988 ; s_local_count[2]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.209      ;
; 0.990 ; s_local_count[2]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.211      ;
; 0.991 ; s_local_count[0]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.212      ;
; 0.993 ; s_local_count[0]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.214      ;
; 0.998 ; s_local_count[5]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.219      ;
; 1.084 ; s_local_count[1]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.305      ;
; 1.085 ; s_local_count[3]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.306      ;
; 1.086 ; s_local_count[1]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.307      ;
; 1.100 ; s_local_count[2]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.321      ;
; 1.103 ; s_local_count[0]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.324      ;
; 1.105 ; s_local_count[0]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.326      ;
; 1.108 ; s_local_count[5]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.329      ;
; 1.196 ; s_local_count[1]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.417      ;
; 1.215 ; s_local_count[0]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.436      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.436 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.657      ;
; 1.611 ; s_local_count[4]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.832      ;
; 1.611 ; s_local_count[4]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.832      ;
; 1.611 ; s_local_count[4]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.832      ;
; 1.611 ; s_local_count[4]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.832      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.649 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.870      ;
; 1.721 ; s_local_count[2]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.942      ;
; 1.721 ; s_local_count[2]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.942      ;
; 1.731 ; s_local_count[5]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.952      ;
; 1.731 ; s_local_count[5]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.952      ;
; 1.731 ; s_local_count[5]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.952      ;
; 1.731 ; s_local_count[5]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.952      ;
; 1.731 ; s_local_count[5]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.952      ;
; 1.731 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.952      ;
; 1.776 ; s_local_count[6]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.997      ;
; 1.776 ; s_local_count[6]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.997      ;
; 1.776 ; s_local_count[6]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.997      ;
; 1.776 ; s_local_count[6]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.997      ;
; 1.776 ; s_local_count[6]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.997      ;
; 1.776 ; s_local_count[6]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 1.997      ;
; 1.829 ; s_local_count[1]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.050      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.850 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.065      ; 2.072      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.875 ; s_local_count[7]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.096      ;
; 1.991 ; s_local_count[3]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.212      ;
; 1.991 ; s_local_count[3]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.212      ;
; 1.991 ; s_local_count[3]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.064      ; 2.212      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'I_CLK_50MHZ'                                                                        ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 0.116  ; 0.300        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 0.234  ; 0.234        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|o                      ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|inclk[0]        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|outclk          ;
; 0.276  ; 0.276        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE|clk       ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE|clk  ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[0]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[1]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[2]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[3]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[4]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[5]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[6]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[7]|clk                     ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE|clk      ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE|clk ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; 0.483  ; 0.699        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 0.484  ; 0.700        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|i                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|i                      ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE|clk  ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[0]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[1]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[2]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[3]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[4]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[5]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[6]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[7]|clk                     ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE|clk      ;
; 0.721  ; 0.721        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE|clk ;
; 0.722  ; 0.722        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE|clk       ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|inclk[0]        ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|outclk          ;
; 0.766  ; 0.766        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|o                      ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+---------------------+-------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+--------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; -0.762 ; -0.492 ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; 1.885  ; 2.415  ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+---------------------+-------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+--------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; 1.243  ; 0.973  ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; -1.289 ; -1.801 ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 7.079 ; 6.750 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 5.729 ; 5.555 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 6.028 ; 5.821 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 6.272 ; 6.063 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 6.275 ; 6.081 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 5.973 ; 5.769 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 7.079 ; 6.750 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 6.013 ; 5.816 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 6.267 ; 6.064 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 5.538 ; 5.363 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 5.538 ; 5.363 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 5.836 ; 5.628 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 6.070 ; 5.859 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 6.072 ; 5.876 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 5.783 ; 5.578 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 6.886 ; 6.555 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 5.821 ; 5.622 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 6.065 ; 5.860 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; 428.82 MHz ; 250.0 MHz       ; I_CLK_50MHZ ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; I_CLK_50MHZ ; -1.332 ; -10.690       ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; I_CLK_50MHZ ; 0.400 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; I_CLK_50MHZ ; -3.000 ; -15.000                   ;
+-------------+--------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I_CLK_50MHZ'                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.332 ; s_local_count[0]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.332 ; s_local_count[0]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.270      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.325 ; s_local_count[3]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.263      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.243 ; s_local_count[1]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.181      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.131 ; s_local_count[5]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.069      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.116 ; s_local_count[2]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.054      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.114 ; s_local_count[4]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 2.052      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -1.028 ; s_local_count[7]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.966      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.970 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 1.909      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.956 ; s_local_count[6]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.894      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.897 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.835      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.789 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.727      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.555 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 1.493      ;
; -0.034 ; s_current_state.A_ACTIVE_STATE       ; s_previous_state.A_ACTIVE_STATE      ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.056     ; 0.973      ;
; 0.068  ; s_current_state.BOTH_INACTIVE_STATE  ; s_previous_state.BOTH_INACTIVE_STATE ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.057     ; 0.870      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I_CLK_50MHZ'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.601      ;
; 0.531 ; s_local_count[1]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.732      ;
; 0.532 ; s_local_count[3]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.733      ;
; 0.532 ; s_local_count[6]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.733      ;
; 0.533 ; s_local_count[2]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.734      ;
; 0.533 ; s_local_count[4]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.734      ;
; 0.549 ; s_local_count[0]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.750      ;
; 0.566 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.767      ;
; 0.569 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.770      ;
; 0.569 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.770      ;
; 0.570 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.771      ;
; 0.571 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.772      ;
; 0.572 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.773      ;
; 0.616 ; s_current_state.BOTH_INACTIVE_STATE  ; s_previous_state.BOTH_INACTIVE_STATE ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.817      ;
; 0.649 ; s_local_count[7]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.850      ;
; 0.659 ; s_local_count[5]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.860      ;
; 0.726 ; s_current_state.A_ACTIVE_STATE       ; s_previous_state.A_ACTIVE_STATE      ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.927      ;
; 0.776 ; s_local_count[1]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.977      ;
; 0.777 ; s_local_count[3]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.978      ;
; 0.781 ; s_local_count[6]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.982      ;
; 0.782 ; s_local_count[2]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.983      ;
; 0.782 ; s_local_count[4]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.983      ;
; 0.783 ; s_local_count[0]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.984      ;
; 0.789 ; s_local_count[4]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.990      ;
; 0.789 ; s_local_count[2]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.990      ;
; 0.790 ; s_local_count[0]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 0.991      ;
; 0.865 ; s_local_count[1]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.066      ;
; 0.866 ; s_local_count[3]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.067      ;
; 0.872 ; s_local_count[1]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.073      ;
; 0.873 ; s_local_count[3]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.074      ;
; 0.878 ; s_local_count[4]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.079      ;
; 0.878 ; s_local_count[2]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.079      ;
; 0.879 ; s_local_count[0]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.080      ;
; 0.885 ; s_local_count[2]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.086      ;
; 0.886 ; s_local_count[0]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.087      ;
; 0.904 ; s_local_count[5]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.105      ;
; 0.961 ; s_local_count[1]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.162      ;
; 0.962 ; s_local_count[3]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.163      ;
; 0.968 ; s_local_count[1]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.169      ;
; 0.974 ; s_local_count[2]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.175      ;
; 0.975 ; s_local_count[0]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.176      ;
; 0.982 ; s_local_count[0]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.183      ;
; 0.987 ; s_local_count[5]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.188      ;
; 1.057 ; s_local_count[1]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.258      ;
; 1.071 ; s_local_count[0]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.272      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.296 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.497      ;
; 1.454 ; s_local_count[4]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.655      ;
; 1.454 ; s_local_count[4]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.655      ;
; 1.454 ; s_local_count[4]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.655      ;
; 1.454 ; s_local_count[4]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.655      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.490 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.691      ;
; 1.544 ; s_local_count[2]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.745      ;
; 1.544 ; s_local_count[2]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.745      ;
; 1.562 ; s_local_count[5]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.763      ;
; 1.562 ; s_local_count[5]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.763      ;
; 1.562 ; s_local_count[5]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.763      ;
; 1.562 ; s_local_count[5]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.763      ;
; 1.562 ; s_local_count[5]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.763      ;
; 1.573 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.774      ;
; 1.611 ; s_local_count[6]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.812      ;
; 1.611 ; s_local_count[6]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.812      ;
; 1.611 ; s_local_count[6]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.812      ;
; 1.611 ; s_local_count[6]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.812      ;
; 1.611 ; s_local_count[6]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.812      ;
; 1.611 ; s_local_count[6]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.812      ;
; 1.641 ; s_local_count[1]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.842      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.673 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.874      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.693 ; s_local_count[7]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.894      ;
; 1.789 ; s_local_count[3]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.990      ;
; 1.789 ; s_local_count[3]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.990      ;
; 1.789 ; s_local_count[3]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.057      ; 1.990      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'I_CLK_50MHZ'                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; 0.105  ; 0.289        ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|o                      ;
; 0.237  ; 0.237        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|inclk[0]        ;
; 0.237  ; 0.237        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|outclk          ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE|clk       ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE|clk  ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[0]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[1]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[2]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[3]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[4]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[5]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[6]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[7]|clk                     ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE|clk      ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE|clk ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; 0.494  ; 0.710        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 0.495  ; 0.711        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|i                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|i                      ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE|clk  ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[0]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[1]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[2]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[3]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[4]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[5]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[6]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[7]|clk                     ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE|clk      ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE|clk ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE|clk       ;
; 0.763  ; 0.763        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|inclk[0]        ;
; 0.763  ; 0.763        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|outclk          ;
; 0.765  ; 0.765        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|o                      ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+---------------------+-------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+--------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; -0.683 ; -0.386 ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; 1.619  ; 2.064  ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+---------------------+-------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+--------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; 1.111  ; 0.827  ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; -1.073 ; -1.526 ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 6.302 ; 5.958 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 5.148 ; 4.975 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 5.423 ; 5.208 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 5.645 ; 5.423 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 5.648 ; 5.438 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 5.373 ; 5.157 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 6.302 ; 5.958 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 5.410 ; 5.201 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 5.639 ; 5.424 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 4.978 ; 4.804 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 4.978 ; 4.804 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 5.252 ; 5.036 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 5.465 ; 5.242 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 5.467 ; 5.256 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 5.204 ; 4.988 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 6.130 ; 5.785 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 5.239 ; 5.029 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 5.458 ; 5.243 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; I_CLK_50MHZ ; -0.451 ; -3.608        ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; I_CLK_50MHZ ; 0.244 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; I_CLK_50MHZ ; -3.000 ; -17.852                   ;
+-------------+--------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I_CLK_50MHZ'                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.451 ; s_local_count[0]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; s_local_count[0]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.401      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; s_local_count[3]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.400      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.387 ; s_local_count[1]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.337      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.322 ; s_local_count[5]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.272      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.314 ; s_local_count[2]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.264      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.313 ; s_local_count[4]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.263      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.249 ; s_local_count[7]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.199      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.224 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 1.175      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.206 ; s_local_count[6]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.156      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.185 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.135      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; -0.112 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 1.062      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.040  ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.910      ;
; 0.360  ; s_current_state.A_ACTIVE_STATE       ; s_previous_state.A_ACTIVE_STATE      ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.036     ; 0.591      ;
; 0.428  ; s_current_state.BOTH_INACTIVE_STATE  ; s_previous_state.BOTH_INACTIVE_STATE ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 1.000        ; -0.037     ; 0.522      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I_CLK_50MHZ'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.244 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.365      ;
; 0.316 ; s_local_count[1]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; s_local_count[3]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; s_local_count[2]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; s_local_count[4]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; s_local_count[6]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.438      ;
; 0.329 ; s_local_count[0]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.450      ;
; 0.345 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; s_current_state.BOTH_INACTIVE_STATE  ; s_previous_state.BOTH_INACTIVE_STATE ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.470      ;
; 0.349 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.471      ;
; 0.374 ; s_local_count[7]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.495      ;
; 0.385 ; s_local_count[5]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.506      ;
; 0.404 ; s_current_state.A_ACTIVE_STATE       ; s_previous_state.A_ACTIVE_STATE      ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.525      ;
; 0.465 ; s_local_count[1]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; s_local_count[3]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.586      ;
; 0.475 ; s_local_count[6]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; s_local_count[2]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; s_local_count[4]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.596      ;
; 0.478 ; s_local_count[0]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; s_local_count[4]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; s_local_count[2]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.599      ;
; 0.481 ; s_local_count[0]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.602      ;
; 0.528 ; s_local_count[1]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; s_local_count[3]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.649      ;
; 0.531 ; s_local_count[3]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; s_local_count[1]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.652      ;
; 0.534 ; s_local_count[5]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.655      ;
; 0.541 ; s_local_count[4]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; s_local_count[2]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.662      ;
; 0.544 ; s_local_count[0]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.665      ;
; 0.544 ; s_local_count[2]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.665      ;
; 0.547 ; s_local_count[0]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.668      ;
; 0.594 ; s_local_count[3]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; s_local_count[1]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.715      ;
; 0.597 ; s_local_count[5]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; s_local_count[1]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.718      ;
; 0.607 ; s_local_count[2]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.728      ;
; 0.610 ; s_local_count[0]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.731      ;
; 0.613 ; s_local_count[0]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.734      ;
; 0.660 ; s_local_count[1]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.781      ;
; 0.676 ; s_local_count[0]                     ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.797      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.778 ; s_previous_state.BOTH_INACTIVE_STATE ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.899      ;
; 0.874 ; s_local_count[4]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; s_local_count[4]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; s_local_count[4]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.995      ;
; 0.874 ; s_local_count[4]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 0.995      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.898 ; s_previous_state.A_ACTIVE_STATE      ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.019      ;
; 0.941 ; s_local_count[5]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.062      ;
; 0.941 ; s_local_count[5]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.062      ;
; 0.941 ; s_local_count[5]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.062      ;
; 0.941 ; s_local_count[5]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.062      ;
; 0.941 ; s_local_count[5]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.062      ;
; 0.942 ; s_local_count[2]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.063      ;
; 0.942 ; s_local_count[2]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.063      ;
; 0.942 ; s_current_state.BOTH_INACTIVE_STATE  ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.063      ;
; 0.957 ; s_local_count[6]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; s_local_count[6]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; s_local_count[6]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; s_local_count[6]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; s_local_count[6]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.078      ;
; 0.957 ; s_local_count[6]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.078      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[7]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 0.993 ; s_current_state.A_ACTIVE_STATE       ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.114      ;
; 1.000 ; s_local_count[1]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.121      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[3]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[4]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[5]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[6]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.015 ; s_local_count[7]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.136      ;
; 1.084 ; s_local_count[3]                     ; s_local_count[1]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.205      ;
; 1.084 ; s_local_count[3]                     ; s_local_count[2]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.205      ;
; 1.084 ; s_local_count[3]                     ; s_local_count[0]                     ; I_CLK_50MHZ  ; I_CLK_50MHZ ; 0.000        ; 0.037      ; 1.205      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'I_CLK_50MHZ'                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|o                      ;
; -0.034 ; -0.034       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|inclk[0]        ;
; -0.034 ; -0.034       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|outclk          ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE|clk       ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE|clk  ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[0]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[1]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[2]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[3]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[4]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[5]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[6]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_local_count[7]|clk                     ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE|clk      ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|i                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|i                      ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE           ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE      ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[0]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[1]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[2]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[3]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[4]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[5]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[6]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[7]                         ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE          ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.A_ACTIVE_STATE|clk       ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_current_state.BOTH_INACTIVE_STATE|clk  ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[0]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[1]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[2]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[3]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[4]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[5]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[6]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_local_count[7]|clk                     ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.A_ACTIVE_STATE|clk      ;
; 1.024  ; 1.024        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; s_previous_state.BOTH_INACTIVE_STATE|clk ;
; 1.034  ; 1.034        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|inclk[0]        ;
; 1.034  ; 1.034        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~inputclkctrl|outclk          ;
; 1.048  ; 1.048        ; 0.000          ; High Pulse Width ; I_CLK_50MHZ ; Rise       ; I_CLK_50MHZ~input|o                      ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+---------------------+-------------+--------+-------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+-------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; -0.469 ; 0.051 ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; 1.045  ; 1.798 ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+---------------------+-------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+--------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; 0.744  ; 0.207  ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; -0.717 ; -1.437 ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 4.383 ; 4.139 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 3.358 ; 3.298 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 3.575 ; 3.459 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 3.702 ; 3.605 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 3.703 ; 3.615 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 3.532 ; 3.416 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 4.383 ; 4.139 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 3.556 ; 3.449 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 3.697 ; 3.602 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 3.244 ; 3.181 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 3.244 ; 3.181 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 3.460 ; 3.342 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 3.581 ; 3.481 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 3.581 ; 3.491 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 3.419 ; 3.301 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 4.268 ; 4.021 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 3.441 ; 3.332 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 3.576 ; 3.478 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.609  ; 0.244 ; N/A      ; N/A     ; -3.000              ;
;  I_CLK_50MHZ     ; -1.609  ; 0.244 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -13.07  ; 0.0   ; 0.0      ; 0.0     ; -17.852             ;
;  I_CLK_50MHZ     ; -13.070 ; 0.000 ; N/A      ; N/A     ; -17.852             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+---------------------+-------------+--------+-------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+-------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; -0.469 ; 0.051 ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; 1.885  ; 2.415 ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+---------------------+-------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+-------------+--------+--------+------------+-----------------+
; I_SENSOR_A_ACTIVE_N ; I_CLK_50MHZ ; 1.243  ; 0.973  ; Rise       ; I_CLK_50MHZ     ;
; I_SENSOR_B_ACTIVE_N ; I_CLK_50MHZ ; -0.717 ; -1.437 ; Rise       ; I_CLK_50MHZ     ;
+---------------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 7.079 ; 6.750 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 5.729 ; 5.555 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 6.028 ; 5.821 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 6.272 ; 6.063 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 6.275 ; 6.081 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 5.973 ; 5.769 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 7.079 ; 6.750 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 6.013 ; 5.816 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 6.267 ; 6.064 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------------+-------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+-------------+-------+-------+------------+-----------------+
; O_LED_COUNT[*]  ; I_CLK_50MHZ ; 3.244 ; 3.181 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[0] ; I_CLK_50MHZ ; 3.244 ; 3.181 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[1] ; I_CLK_50MHZ ; 3.460 ; 3.342 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[2] ; I_CLK_50MHZ ; 3.581 ; 3.481 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[3] ; I_CLK_50MHZ ; 3.581 ; 3.491 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[4] ; I_CLK_50MHZ ; 3.419 ; 3.301 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[5] ; I_CLK_50MHZ ; 4.268 ; 4.021 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[6] ; I_CLK_50MHZ ; 3.441 ; 3.332 ; Rise       ; I_CLK_50MHZ     ;
;  O_LED_COUNT[7] ; I_CLK_50MHZ ; 3.576 ; 3.478 ; Rise       ; I_CLK_50MHZ     ;
+-----------------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; O_LED_COUNT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED_COUNT[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; I_CLK_50MHZ         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_RESET_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SENSOR_B_ACTIVE_N ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SENSOR_A_ACTIVE_N ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO~       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_NCSO~       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_LED_COUNT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.15 V              ; -0.127 V            ; 0.316 V                              ; 0.267 V                              ; 4.83e-10 s                  ; 4.4e-10 s                   ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.15 V             ; -0.127 V           ; 0.316 V                             ; 0.267 V                             ; 4.83e-10 s                 ; 4.4e-10 s                  ; No                        ; No                        ;
; O_LED_COUNT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.13 V              ; -0.0749 V           ; 0.234 V                              ; 0.229 V                              ; 1.1e-09 s                   ; 8.58e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.13 V             ; -0.0749 V          ; 0.234 V                             ; 0.229 V                             ; 1.1e-09 s                  ; 8.58e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.13 V              ; -0.0749 V           ; 0.234 V                              ; 0.229 V                              ; 1.1e-09 s                   ; 8.58e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.13 V             ; -0.0749 V          ; 0.234 V                             ; 0.229 V                             ; 1.1e-09 s                  ; 8.58e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.13 V              ; -0.0749 V           ; 0.234 V                              ; 0.229 V                              ; 1.1e-09 s                   ; 8.58e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.13 V             ; -0.0749 V          ; 0.234 V                             ; 0.229 V                             ; 1.1e-09 s                  ; 8.58e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.13 V              ; -0.0749 V           ; 0.234 V                              ; 0.229 V                              ; 1.1e-09 s                   ; 8.58e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.13 V             ; -0.0749 V          ; 0.234 V                             ; 0.229 V                             ; 1.1e-09 s                  ; 8.58e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.1 V               ; -0.0227 V           ; 0.299 V                              ; 0.32 V                               ; 3.11e-09 s                  ; 2.3e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.1 V              ; -0.0227 V          ; 0.299 V                             ; 0.32 V                              ; 3.11e-09 s                 ; 2.3e-09 s                  ; No                        ; No                        ;
; O_LED_COUNT[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.13 V              ; -0.0749 V           ; 0.234 V                              ; 0.229 V                              ; 1.1e-09 s                   ; 8.58e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.13 V             ; -0.0749 V          ; 0.234 V                             ; 0.229 V                             ; 1.1e-09 s                  ; 8.58e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.73e-08 V                   ; 3.13 V              ; -0.0749 V           ; 0.234 V                              ; 0.229 V                              ; 1.1e-09 s                   ; 8.58e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.73e-08 V                  ; 3.13 V             ; -0.0749 V          ; 0.234 V                             ; 0.229 V                             ; 1.1e-09 s                  ; 8.58e-10 s                 ; No                        ; No                        ;
; ~ALTERA_NCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.49e-08 V                   ; 3.15 V              ; -0.0975 V           ; 0.324 V                              ; 0.218 V                              ; 7.04e-10 s                  ; 6.4e-10 s                   ; No                         ; No                         ; 3.08 V                      ; 2.49e-08 V                  ; 3.15 V             ; -0.0975 V          ; 0.324 V                             ; 0.218 V                             ; 7.04e-10 s                 ; 6.4e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.35e-08 V                   ; 3.22 V              ; -0.156 V            ; 0.176 V                              ; 0.241 V                              ; 2.56e-10 s                  ; 2.23e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.35e-08 V                  ; 3.22 V             ; -0.156 V           ; 0.176 V                             ; 0.241 V                             ; 2.56e-10 s                 ; 2.23e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_LED_COUNT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.13 V              ; -0.0755 V           ; 0.214 V                              ; 0.375 V                              ; 6.55e-10 s                  ; 5.02e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.13 V             ; -0.0755 V          ; 0.214 V                             ; 0.375 V                             ; 6.55e-10 s                 ; 5.02e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.11 V              ; -0.0455 V           ; 0.228 V                              ; 0.226 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.11 V             ; -0.0455 V          ; 0.228 V                             ; 0.226 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; No                        ;
; O_LED_COUNT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.11 V              ; -0.0455 V           ; 0.228 V                              ; 0.226 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.11 V             ; -0.0455 V          ; 0.228 V                             ; 0.226 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; No                        ;
; O_LED_COUNT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.11 V              ; -0.0455 V           ; 0.228 V                              ; 0.226 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.11 V             ; -0.0455 V          ; 0.228 V                             ; 0.226 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; No                        ;
; O_LED_COUNT[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.11 V              ; -0.0455 V           ; 0.228 V                              ; 0.226 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.11 V             ; -0.0455 V          ; 0.228 V                             ; 0.226 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; No                        ;
; O_LED_COUNT[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.09 V              ; -0.0129 V           ; 0.265 V                              ; 0.27 V                               ; 3.8e-09 s                   ; 2.98e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.09 V             ; -0.0129 V          ; 0.265 V                             ; 0.27 V                              ; 3.8e-09 s                  ; 2.98e-09 s                 ; No                        ; No                        ;
; O_LED_COUNT[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.11 V              ; -0.0455 V           ; 0.228 V                              ; 0.226 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.11 V             ; -0.0455 V          ; 0.228 V                             ; 0.226 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; No                        ;
; O_LED_COUNT[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.18e-06 V                   ; 3.11 V              ; -0.0455 V           ; 0.228 V                              ; 0.226 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.18e-06 V                  ; 3.11 V             ; -0.0455 V          ; 0.228 V                             ; 0.226 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; No                        ;
; ~ALTERA_NCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.24e-06 V                   ; 3.12 V              ; -0.059 V            ; 0.265 V                              ; 0.342 V                              ; 8.95e-10 s                  ; 7.02e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.24e-06 V                  ; 3.12 V             ; -0.059 V           ; 0.265 V                             ; 0.342 V                             ; 8.95e-10 s                 ; 7.02e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.7e-06 V                    ; 3.15 V              ; -0.0805 V           ; 0.162 V                              ; 0.29 V                               ; 2.73e-10 s                  ; 2.78e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.7e-06 V                   ; 3.15 V             ; -0.0805 V          ; 0.162 V                             ; 0.29 V                              ; 2.73e-10 s                 ; 2.78e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_LED_COUNT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.54 V              ; -0.131 V            ; 0.259 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.17e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.54 V             ; -0.131 V           ; 0.259 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.17e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.51 V              ; -0.0769 V           ; 0.306 V                              ; 0.369 V                              ; 9.14e-10 s                  ; 6.91e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.51 V             ; -0.0769 V          ; 0.306 V                             ; 0.369 V                             ; 9.14e-10 s                 ; 6.91e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.51 V              ; -0.0769 V           ; 0.306 V                              ; 0.369 V                              ; 9.14e-10 s                  ; 6.91e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.51 V             ; -0.0769 V          ; 0.306 V                             ; 0.369 V                             ; 9.14e-10 s                 ; 6.91e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.51 V              ; -0.0769 V           ; 0.306 V                              ; 0.369 V                              ; 9.14e-10 s                  ; 6.91e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.51 V             ; -0.0769 V          ; 0.306 V                             ; 0.369 V                             ; 9.14e-10 s                 ; 6.91e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.51 V              ; -0.0769 V           ; 0.306 V                              ; 0.369 V                              ; 9.14e-10 s                  ; 6.91e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.51 V             ; -0.0769 V          ; 0.306 V                             ; 0.369 V                             ; 9.14e-10 s                 ; 6.91e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.48 V              ; -0.0277 V           ; 0.291 V                              ; 0.285 V                              ; 2.81e-09 s                  ; 2.2e-09 s                   ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.48 V             ; -0.0277 V          ; 0.291 V                             ; 0.285 V                             ; 2.81e-09 s                 ; 2.2e-09 s                  ; No                        ; No                        ;
; O_LED_COUNT[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.51 V              ; -0.0769 V           ; 0.306 V                              ; 0.369 V                              ; 9.14e-10 s                  ; 6.91e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.51 V             ; -0.0769 V          ; 0.306 V                             ; 0.369 V                             ; 9.14e-10 s                 ; 6.91e-10 s                 ; No                        ; No                        ;
; O_LED_COUNT[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.37e-07 V                   ; 3.51 V              ; -0.0769 V           ; 0.306 V                              ; 0.369 V                              ; 9.14e-10 s                  ; 6.91e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.37e-07 V                  ; 3.51 V             ; -0.0769 V          ; 0.306 V                             ; 0.369 V                             ; 9.14e-10 s                 ; 6.91e-10 s                 ; No                        ; No                        ;
; ~ALTERA_NCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.02e-07 V                   ; 3.52 V              ; -0.105 V            ; 0.249 V                              ; 0.397 V                              ; 6.75e-10 s                  ; 4.79e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.02e-07 V                  ; 3.52 V             ; -0.105 V           ; 0.249 V                             ; 0.397 V                             ; 6.75e-10 s                 ; 4.79e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.09e-07 V                   ; 3.71 V              ; -0.174 V            ; 0.496 V                              ; 0.245 V                              ; 1.28e-10 s                  ; 1.99e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.09e-07 V                  ; 3.71 V             ; -0.174 V           ; 0.496 V                             ; 0.245 V                             ; 1.28e-10 s                 ; 1.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; I_CLK_50MHZ ; I_CLK_50MHZ ; 226      ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; I_CLK_50MHZ ; I_CLK_50MHZ ; 226      ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon Sep 14 16:02:18 2020
Info: Command: quartus_sta car_counter -c car_counter
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'car_counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name I_CLK_50MHZ I_CLK_50MHZ
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.609       -13.070 I_CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 I_CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.000 I_CLK_50MHZ 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.332
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.332       -10.690 I_CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 I_CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.000 I_CLK_50MHZ 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.451
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.451        -3.608 I_CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.244         0.000 I_CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -17.852 I_CLK_50MHZ 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Mon Sep 14 16:02:28 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:02


