#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 18 22:28:10 2020
# Process ID: 5197
# Current directory: /home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1
# Command line: vivado -log design_1_axi_protocol_checker_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_protocol_checker_0_0.tcl
# Log file: /home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/design_1_axi_protocol_checker_0_0.vds
# Journal file: /home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_protocol_checker_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/y/fpga/axi-test3/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2174.035 ; gain = 0.000 ; free physical = 6306 ; free virtual = 12338
Command: synth_design -top design_1_axi_protocol_checker_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5410
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2555.371 ; gain = 5.934 ; free physical = 720 ; free virtual = 6870
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_protocol_checker_0_0' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_top' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6111]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_PC_MAXRBURSTS bound to: 2 - type: integer 
	Parameter C_PC_MAXWBURSTS bound to: 2 - type: integer 
	Parameter C_PC_EXMON_WIDTH bound to: 0 - type: integer 
	Parameter C_PC_AW_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_AR_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_W_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_R_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_B_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter C_PC_LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MASTER_SIDE bound to: 0 - type: integer 
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_PC_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_ENABLE_CONTROL bound to: 1 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 160 - type: integer 
	Parameter C_CHK_ERR_RESP bound to: 0 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 1 - type: integer 
	Parameter P_NUM_REPORTED_CHECKS bound to: 108 - type: integer 
	Parameter LP_AXI_SIZE bound to: 3'b010 
	Parameter P_NUM_RTHREADS bound to: 2 - type: integer 
	Parameter P_NUM_WTHREADS bound to: 2 - type: integer 
	Parameter P_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_threadcam' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5707]
	Parameter C_NUM_THREADS bound to: 2 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OUTSTANDING bound to: 2 - type: integer 
	Parameter P_ACCEPTANCE_SIZE bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FULLY_PIPELINED bound to: 1 - type: integer 
	Parameter P_PIPELINED_REG_STALL bound to: 2 - type: integer 
	Parameter P_ID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5851]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_threadcam' (4#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5707]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_core' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2719]
	Parameter C_ERROR_COUNT bound to: 160 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter MAXRBURSTS bound to: 2 - type: integer 
	Parameter MAXWBURSTS bound to: 2 - type: integer 
	Parameter EXMON_WIDTH bound to: 0 - type: integer 
	Parameter RecommendOn bound to: 1 - type: integer 
	Parameter RecommendWaitOn bound to: 1 - type: integer 
	Parameter MAX_AW_WAITS bound to: 0 - type: integer 
	Parameter MAX_AR_WAITS bound to: 0 - type: integer 
	Parameter MAX_W_WAITS bound to: 0 - type: integer 
	Parameter MAX_R_WAITS bound to: 0 - type: integer 
	Parameter MAX_B_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MASTER_SIDE bound to: 0 - type: integer 
	Parameter C_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_PC_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_PC_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RTHREADS bound to: 2 - type: integer 
	Parameter C_NUM_WTHREADS bound to: 2 - type: integer 
	Parameter C_CHK_ERR_RESP bound to: 0 - type: integer 
	Parameter WEXCL bound to: 0 - type: integer 
	Parameter WALENLO bound to: 1 - type: integer 
	Parameter WALENHI bound to: 8 - type: integer 
	Parameter WADDRLO bound to: 0 - type: integer 
	Parameter WADDRHI bound to: 6 - type: integer 
	Parameter WASIZELO bound to: 7 - type: integer 
	Parameter WASIZEHI bound to: 9 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_STRB_WIDTH bound to: 2 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter P_RTHREAD_SIZE bound to: 1 - type: integer 
	Parameter P_MAXRBURSTS_LOG bound to: 1 - type: integer 
	Parameter P_WTHREAD_SIZE bound to: 1 - type: integer 
	Parameter P_MAXWBURSTS_LOG bound to: 1 - type: integer 
	Parameter ADDRLO bound to: 0 - type: integer 
	Parameter ADDRHI bound to: 6 - type: integer 
	Parameter EXCL bound to: 7 - type: integer 
	Parameter ALENLO bound to: 8 - type: integer 
	Parameter ALENHI bound to: 15 - type: integer 
	Parameter ASIZELO bound to: 16 - type: integer 
	Parameter ASIZEHI bound to: 18 - type: integer 
	Parameter BURSTLO bound to: 19 - type: integer 
	Parameter BURSTHI bound to: 20 - type: integer 
	Parameter LP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LP_EXMON_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_syn_fifo' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
	Parameter C_DATA_WIDTH bound to: 21 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_syn_fifo' (5#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3357]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3379]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_axi4pc_asr_inline' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter MAXRBURSTS bound to: 2 - type: integer 
	Parameter MAXWBURSTS bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXMON_WIDTH bound to: 4 - type: integer 
	Parameter DATA_MAX bound to: 31 - type: integer 
	Parameter ADDR_MAX bound to: 31 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter STRB_MAX bound to: 3 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter EXMON_MAX bound to: 3 - type: integer 
	Parameter EXMON_HI bound to: 4'b1111 
	Parameter AWUSER_MAX bound to: 0 - type: integer 
	Parameter WUSER_MAX bound to: 0 - type: integer 
	Parameter BUSER_MAX bound to: 0 - type: integer 
	Parameter ARUSER_MAX bound to: 0 - type: integer 
	Parameter RUSER_MAX bound to: 0 - type: integer 
	Parameter MAX_AW_WAITS bound to: 0 - type: integer 
	Parameter MAX_AR_WAITS bound to: 0 - type: integer 
	Parameter MAX_W_WAITS bound to: 0 - type: integer 
	Parameter MAX_R_WAITS bound to: 0 - type: integer 
	Parameter MAX_B_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MASTER_SIDE bound to: 0 - type: integer 
	Parameter L_AW_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_AR_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_W_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_R_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_B_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_WVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_AWVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_BVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_RVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter P_W_OUTSTANDING_WIDTH bound to: 1 - type: integer 
	Parameter P_R_OUTSTANDING_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_axi4pc_asr_inline' (6#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_syn_fifo__parameterized0' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_syn_fifo__parameterized0' (6#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_syn_fifo__parameterized1' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
	Parameter C_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_syn_fifo__parameterized1' (6#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
WARNING: [Synth 8-324] index 2 out of range [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3964]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_core' (7#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2719]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6651]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_7_reporter' [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4445]
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 108 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PC_MAXRBURSTS bound to: 2 - type: integer 
	Parameter C_PC_MAXWBURSTS bound to: 2 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_reporter' (8#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4445]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_7_top' (9#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_protocol_checker_0_0' (10#1) [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.sv:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2626.246 ; gain = 76.809 ; free physical = 1755 ; free virtual = 6905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.090 ; gain = 92.652 ; free physical = 1826 ; free virtual = 6906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.090 ; gain = 92.652 ; free physical = 1826 ; free virtual = 6906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2642.090 ; gain = 0.000 ; free physical = 1918 ; free virtual = 6996
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/design_1_axi_protocol_checker_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.840 ; gain = 0.000 ; free physical = 1620 ; free virtual = 6655
Finished Parsing XDC File [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/design_1_axi_protocol_checker_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/design_1_axi_protocol_checker_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/design_1_axi_protocol_checker_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.840 ; gain = 0.000 ; free physical = 1649 ; free virtual = 6684
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2815.809 ; gain = 2.969 ; free physical = 1695 ; free virtual = 6730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2815.809 ; gain = 266.371 ; free physical = 1529 ; free virtual = 6572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2815.809 ; gain = 266.371 ; free physical = 1529 ; free virtual = 6572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property mark_debug = true for inst/pc_status[159]. (constraint file  /home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/design_1_axi_protocol_checker_0_0.xdc, line 2).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2815.809 ; gain = 266.371 ; free physical = 1528 ; free virtual = 6571
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_cam.state_reg' in module 'axi_protocol_checker_v2_0_7_threadcam'
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CORE'. This will prevent further optimization [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6573]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'REP'. This will prevent further optimization [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ipshared/ca91/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6651]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/y/fpga/axi-test3/axi-test3.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.sv:264]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                OVERFLOW |                               01 | 00000000000000000000000000000010
                 PENDING |                               10 | 00000000000000000000000000000011
                ALLOCATE |                               11 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_cam.state_reg' using encoding 'sequential' in module 'axi_protocol_checker_v2_0_7_threadcam'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2815.809 ; gain = 266.371 ; free physical = 1608 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 18    
	   2 Input    1 Bit       Adders := 8     
+---Registers : 
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               20 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 54    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 184   
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2815.809 ; gain = 266.371 ; free physical = 1555 ; free virtual = 6599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|inst/CORE   | AWCMD/data_ram_reg                              | User Attribute | 2 x 19               | RAM32M16 x 2	 | 
|inst/CORE   | WCHECK/data_ram_reg                             | User Attribute | 2 x 13               | RAM32M16 x 1	 | 
|inst/CORE   | gen_cams.gen_rthread_loop[0].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2	 | 
|inst/CORE   | gen_cams.gen_rthread_loop[1].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2	 | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:56 . Memory (MB): peak = 3246.137 ; gain = 696.699 ; free physical = 1747 ; free virtual = 3689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:57 . Memory (MB): peak = 3270.168 ; gain = 720.730 ; free physical = 1652 ; free virtual = 3641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|inst/CORE   | AWCMD/data_ram_reg                              | User Attribute | 2 x 19               | RAM32M16 x 2	 | 
|inst/CORE   | WCHECK/data_ram_reg                             | User Attribute | 2 x 13               | RAM32M16 x 1	 | 
|inst/CORE   | gen_cams.gen_rthread_loop[0].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2	 | 
|inst/CORE   | gen_cams.gen_rthread_loop[1].RDCAM/data_ram_reg | User Attribute | 2 x 16               | RAM32M16 x 2	 | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:58 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1541 ; free virtual = 3648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:02:03 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1424 ; free virtual = 3644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:02:03 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1424 ; free virtual = 3644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1411 ; free virtual = 3631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1410 ; free virtual = 3631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1403 ; free virtual = 3628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1404 ; free virtual = 3629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_protocol_checker_v2_0_7_core | i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.WSTRB_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_7_core | i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.AWUSER_stage_2_eq_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_7_core | i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.WUSER_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_7_core | i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.BUSER_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_7_core | i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.ARUSER_stage_2_eq_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_7_core | i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.RUSER_stage_2_eq_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_protocol_checker_v2_0_7_core | gen_wstrb.Strb_q3_reg[3]                                                        | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|axi_protocol_checker_v2_0_7_core | gen_wstrb.CHKSTRB_stage_2_eq_reg[0]                                             | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
+---------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    10|
|2     |LUT1     |   117|
|3     |LUT2     |   108|
|4     |LUT3     |    66|
|5     |LUT4     |    93|
|6     |LUT5     |    80|
|7     |LUT6     |   307|
|8     |RAM32M16 |     7|
|9     |SRL16E   |    15|
|10    |FDRE     |  1155|
|11    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 3286.184 ; gain = 736.746 ; free physical = 1404 ; free virtual = 3629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 3286.184 ; gain = 563.027 ; free physical = 1438 ; free virtual = 3664
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 3286.191 ; gain = 736.746 ; free physical = 1437 ; free virtual = 3664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3294.184 ; gain = 0.000 ; free physical = 1486 ; free virtual = 3717
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.137 ; gain = 0.000 ; free physical = 1406 ; free virtual = 3661
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:31 . Memory (MB): peak = 3332.137 ; gain = 1158.102 ; free physical = 1534 ; free virtual = 3792
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/design_1_axi_protocol_checker_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_protocol_checker_0_0, cache-ID = b65ae2c02076b160
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/axi-test3/axi-test3.runs/design_1_axi_protocol_checker_0_0_synth_1/design_1_axi_protocol_checker_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_protocol_checker_0_0_utilization_synth.rpt -pb design_1_axi_protocol_checker_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 22:31:13 2020...
