set clock_constraint { \
    name clk \
    module cordiccart2pol \
    port ap_clk \
    period 6.6 \
    uncertainty 0 \
}

set all_path {}

set false_path {}

