///Register `VCTR25` reader
pub type R = crate::R<VCTR25rs>;
///Register `VCTR25` writer
pub type W = crate::W<VCTR25rs>;
///Field `B800` reader - B800
pub type B800_R = crate::BitReader;
///Field `B800` writer - B800
pub type B800_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B801` reader - B801
pub type B801_R = crate::BitReader;
///Field `B801` writer - B801
pub type B801_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B802` reader - B802
pub type B802_R = crate::BitReader;
///Field `B802` writer - B802
pub type B802_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B803` reader - B803
pub type B803_R = crate::BitReader;
///Field `B803` writer - B803
pub type B803_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B804` reader - B804
pub type B804_R = crate::BitReader;
///Field `B804` writer - B804
pub type B804_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B805` reader - B805
pub type B805_R = crate::BitReader;
///Field `B805` writer - B805
pub type B805_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B806` reader - B806
pub type B806_R = crate::BitReader;
///Field `B806` writer - B806
pub type B806_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B807` reader - B807
pub type B807_R = crate::BitReader;
///Field `B807` writer - B807
pub type B807_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B808` reader - B808
pub type B808_R = crate::BitReader;
///Field `B808` writer - B808
pub type B808_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B809` reader - B809
pub type B809_R = crate::BitReader;
///Field `B809` writer - B809
pub type B809_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B810` reader - B810
pub type B810_R = crate::BitReader;
///Field `B810` writer - B810
pub type B810_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B811` reader - B811
pub type B811_R = crate::BitReader;
///Field `B811` writer - B811
pub type B811_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B812` reader - B812
pub type B812_R = crate::BitReader;
///Field `B812` writer - B812
pub type B812_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B813` reader - B813
pub type B813_R = crate::BitReader;
///Field `B813` writer - B813
pub type B813_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B814` reader - B814
pub type B814_R = crate::BitReader;
///Field `B814` writer - B814
pub type B814_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B815` reader - B815
pub type B815_R = crate::BitReader;
///Field `B815` writer - B815
pub type B815_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B816` reader - B816
pub type B816_R = crate::BitReader;
///Field `B816` writer - B816
pub type B816_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B817` reader - B817
pub type B817_R = crate::BitReader;
///Field `B817` writer - B817
pub type B817_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B818` reader - B818
pub type B818_R = crate::BitReader;
///Field `B818` writer - B818
pub type B818_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B819` reader - B819
pub type B819_R = crate::BitReader;
///Field `B819` writer - B819
pub type B819_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B820` reader - B820
pub type B820_R = crate::BitReader;
///Field `B820` writer - B820
pub type B820_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B821` reader - B821
pub type B821_R = crate::BitReader;
///Field `B821` writer - B821
pub type B821_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B822` reader - B822
pub type B822_R = crate::BitReader;
///Field `B822` writer - B822
pub type B822_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B823` reader - B823
pub type B823_R = crate::BitReader;
///Field `B823` writer - B823
pub type B823_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B824` reader - B824
pub type B824_R = crate::BitReader;
///Field `B824` writer - B824
pub type B824_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B825` reader - B825
pub type B825_R = crate::BitReader;
///Field `B825` writer - B825
pub type B825_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B826` reader - B826
pub type B826_R = crate::BitReader;
///Field `B826` writer - B826
pub type B826_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B827` reader - B827
pub type B827_R = crate::BitReader;
///Field `B827` writer - B827
pub type B827_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B828` reader - B828
pub type B828_R = crate::BitReader;
///Field `B828` writer - B828
pub type B828_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B829` reader - B829
pub type B829_R = crate::BitReader;
///Field `B829` writer - B829
pub type B829_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B830` reader - B830
pub type B830_R = crate::BitReader;
///Field `B830` writer - B830
pub type B830_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B831` reader - B831
pub type B831_R = crate::BitReader;
///Field `B831` writer - B831
pub type B831_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B800
    #[inline(always)]
    pub fn b800(&self) -> B800_R {
        B800_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B801
    #[inline(always)]
    pub fn b801(&self) -> B801_R {
        B801_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B802
    #[inline(always)]
    pub fn b802(&self) -> B802_R {
        B802_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B803
    #[inline(always)]
    pub fn b803(&self) -> B803_R {
        B803_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B804
    #[inline(always)]
    pub fn b804(&self) -> B804_R {
        B804_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B805
    #[inline(always)]
    pub fn b805(&self) -> B805_R {
        B805_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B806
    #[inline(always)]
    pub fn b806(&self) -> B806_R {
        B806_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B807
    #[inline(always)]
    pub fn b807(&self) -> B807_R {
        B807_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B808
    #[inline(always)]
    pub fn b808(&self) -> B808_R {
        B808_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B809
    #[inline(always)]
    pub fn b809(&self) -> B809_R {
        B809_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B810
    #[inline(always)]
    pub fn b810(&self) -> B810_R {
        B810_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B811
    #[inline(always)]
    pub fn b811(&self) -> B811_R {
        B811_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B812
    #[inline(always)]
    pub fn b812(&self) -> B812_R {
        B812_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B813
    #[inline(always)]
    pub fn b813(&self) -> B813_R {
        B813_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B814
    #[inline(always)]
    pub fn b814(&self) -> B814_R {
        B814_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B815
    #[inline(always)]
    pub fn b815(&self) -> B815_R {
        B815_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B816
    #[inline(always)]
    pub fn b816(&self) -> B816_R {
        B816_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B817
    #[inline(always)]
    pub fn b817(&self) -> B817_R {
        B817_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B818
    #[inline(always)]
    pub fn b818(&self) -> B818_R {
        B818_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B819
    #[inline(always)]
    pub fn b819(&self) -> B819_R {
        B819_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B820
    #[inline(always)]
    pub fn b820(&self) -> B820_R {
        B820_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B821
    #[inline(always)]
    pub fn b821(&self) -> B821_R {
        B821_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B822
    #[inline(always)]
    pub fn b822(&self) -> B822_R {
        B822_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B823
    #[inline(always)]
    pub fn b823(&self) -> B823_R {
        B823_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B824
    #[inline(always)]
    pub fn b824(&self) -> B824_R {
        B824_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B825
    #[inline(always)]
    pub fn b825(&self) -> B825_R {
        B825_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B826
    #[inline(always)]
    pub fn b826(&self) -> B826_R {
        B826_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B827
    #[inline(always)]
    pub fn b827(&self) -> B827_R {
        B827_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B828
    #[inline(always)]
    pub fn b828(&self) -> B828_R {
        B828_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B829
    #[inline(always)]
    pub fn b829(&self) -> B829_R {
        B829_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B830
    #[inline(always)]
    pub fn b830(&self) -> B830_R {
        B830_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B831
    #[inline(always)]
    pub fn b831(&self) -> B831_R {
        B831_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR25")
            .field("b800", &self.b800())
            .field("b801", &self.b801())
            .field("b802", &self.b802())
            .field("b803", &self.b803())
            .field("b804", &self.b804())
            .field("b805", &self.b805())
            .field("b806", &self.b806())
            .field("b807", &self.b807())
            .field("b808", &self.b808())
            .field("b809", &self.b809())
            .field("b810", &self.b810())
            .field("b811", &self.b811())
            .field("b812", &self.b812())
            .field("b813", &self.b813())
            .field("b814", &self.b814())
            .field("b815", &self.b815())
            .field("b816", &self.b816())
            .field("b817", &self.b817())
            .field("b818", &self.b818())
            .field("b819", &self.b819())
            .field("b820", &self.b820())
            .field("b821", &self.b821())
            .field("b822", &self.b822())
            .field("b823", &self.b823())
            .field("b824", &self.b824())
            .field("b825", &self.b825())
            .field("b826", &self.b826())
            .field("b827", &self.b827())
            .field("b828", &self.b828())
            .field("b829", &self.b829())
            .field("b830", &self.b830())
            .field("b831", &self.b831())
            .finish()
    }
}
impl W {
    ///Bit 0 - B800
    #[inline(always)]
    pub fn b800(&mut self) -> B800_W<VCTR25rs> {
        B800_W::new(self, 0)
    }
    ///Bit 1 - B801
    #[inline(always)]
    pub fn b801(&mut self) -> B801_W<VCTR25rs> {
        B801_W::new(self, 1)
    }
    ///Bit 2 - B802
    #[inline(always)]
    pub fn b802(&mut self) -> B802_W<VCTR25rs> {
        B802_W::new(self, 2)
    }
    ///Bit 3 - B803
    #[inline(always)]
    pub fn b803(&mut self) -> B803_W<VCTR25rs> {
        B803_W::new(self, 3)
    }
    ///Bit 4 - B804
    #[inline(always)]
    pub fn b804(&mut self) -> B804_W<VCTR25rs> {
        B804_W::new(self, 4)
    }
    ///Bit 5 - B805
    #[inline(always)]
    pub fn b805(&mut self) -> B805_W<VCTR25rs> {
        B805_W::new(self, 5)
    }
    ///Bit 6 - B806
    #[inline(always)]
    pub fn b806(&mut self) -> B806_W<VCTR25rs> {
        B806_W::new(self, 6)
    }
    ///Bit 7 - B807
    #[inline(always)]
    pub fn b807(&mut self) -> B807_W<VCTR25rs> {
        B807_W::new(self, 7)
    }
    ///Bit 8 - B808
    #[inline(always)]
    pub fn b808(&mut self) -> B808_W<VCTR25rs> {
        B808_W::new(self, 8)
    }
    ///Bit 9 - B809
    #[inline(always)]
    pub fn b809(&mut self) -> B809_W<VCTR25rs> {
        B809_W::new(self, 9)
    }
    ///Bit 10 - B810
    #[inline(always)]
    pub fn b810(&mut self) -> B810_W<VCTR25rs> {
        B810_W::new(self, 10)
    }
    ///Bit 11 - B811
    #[inline(always)]
    pub fn b811(&mut self) -> B811_W<VCTR25rs> {
        B811_W::new(self, 11)
    }
    ///Bit 12 - B812
    #[inline(always)]
    pub fn b812(&mut self) -> B812_W<VCTR25rs> {
        B812_W::new(self, 12)
    }
    ///Bit 13 - B813
    #[inline(always)]
    pub fn b813(&mut self) -> B813_W<VCTR25rs> {
        B813_W::new(self, 13)
    }
    ///Bit 14 - B814
    #[inline(always)]
    pub fn b814(&mut self) -> B814_W<VCTR25rs> {
        B814_W::new(self, 14)
    }
    ///Bit 15 - B815
    #[inline(always)]
    pub fn b815(&mut self) -> B815_W<VCTR25rs> {
        B815_W::new(self, 15)
    }
    ///Bit 16 - B816
    #[inline(always)]
    pub fn b816(&mut self) -> B816_W<VCTR25rs> {
        B816_W::new(self, 16)
    }
    ///Bit 17 - B817
    #[inline(always)]
    pub fn b817(&mut self) -> B817_W<VCTR25rs> {
        B817_W::new(self, 17)
    }
    ///Bit 18 - B818
    #[inline(always)]
    pub fn b818(&mut self) -> B818_W<VCTR25rs> {
        B818_W::new(self, 18)
    }
    ///Bit 19 - B819
    #[inline(always)]
    pub fn b819(&mut self) -> B819_W<VCTR25rs> {
        B819_W::new(self, 19)
    }
    ///Bit 20 - B820
    #[inline(always)]
    pub fn b820(&mut self) -> B820_W<VCTR25rs> {
        B820_W::new(self, 20)
    }
    ///Bit 21 - B821
    #[inline(always)]
    pub fn b821(&mut self) -> B821_W<VCTR25rs> {
        B821_W::new(self, 21)
    }
    ///Bit 22 - B822
    #[inline(always)]
    pub fn b822(&mut self) -> B822_W<VCTR25rs> {
        B822_W::new(self, 22)
    }
    ///Bit 23 - B823
    #[inline(always)]
    pub fn b823(&mut self) -> B823_W<VCTR25rs> {
        B823_W::new(self, 23)
    }
    ///Bit 24 - B824
    #[inline(always)]
    pub fn b824(&mut self) -> B824_W<VCTR25rs> {
        B824_W::new(self, 24)
    }
    ///Bit 25 - B825
    #[inline(always)]
    pub fn b825(&mut self) -> B825_W<VCTR25rs> {
        B825_W::new(self, 25)
    }
    ///Bit 26 - B826
    #[inline(always)]
    pub fn b826(&mut self) -> B826_W<VCTR25rs> {
        B826_W::new(self, 26)
    }
    ///Bit 27 - B827
    #[inline(always)]
    pub fn b827(&mut self) -> B827_W<VCTR25rs> {
        B827_W::new(self, 27)
    }
    ///Bit 28 - B828
    #[inline(always)]
    pub fn b828(&mut self) -> B828_W<VCTR25rs> {
        B828_W::new(self, 28)
    }
    ///Bit 29 - B829
    #[inline(always)]
    pub fn b829(&mut self) -> B829_W<VCTR25rs> {
        B829_W::new(self, 29)
    }
    ///Bit 30 - B830
    #[inline(always)]
    pub fn b830(&mut self) -> B830_W<VCTR25rs> {
        B830_W::new(self, 30)
    }
    ///Bit 31 - B831
    #[inline(always)]
    pub fn b831(&mut self) -> B831_W<VCTR25rs> {
        B831_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr25::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr25::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB2:VCTR25)*/
pub struct VCTR25rs;
impl crate::RegisterSpec for VCTR25rs {
    type Ux = u32;
}
///`read()` method returns [`vctr25::R`](R) reader structure
impl crate::Readable for VCTR25rs {}
///`write(|w| ..)` method takes [`vctr25::W`](W) writer structure
impl crate::Writable for VCTR25rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR25 to value 0xffff_ffff
impl crate::Resettable for VCTR25rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
