PNAME ( mux_dsp_src_p ) = { "dpll" "gpll" "apll" "usb480m" } ; PNAME ( mux_dclk_hdmiphy_p ) = { "hdmiphy" "xin24m" } ; PNAME ( mux_dclk_vop_p ) = { "dclk_hdmiphy" "dclk_vop_src" } ; PNAME ( mux_hdmi_cec_src_p ) = { "dpll" "gpll" "xin24m" } ; static struct rockchip_pll_clock rv1108_pll_clks [ ] __initdata = { [ apll ] = PLL ( pll_rk3399 , PLL_APLL , "apll" , mux_pll_p , 0 , RV1108_PLL_CON ( 0 ) , RV1108_PLL_CON ( 3 ) , 8 , 0 , 0 , rv1108_pll_rates ) [ dpll ] = PLL ( pll_rk3399 , PLL_DPLL , "dpll" , mux_pll_p , 0 , RV1108_PLL_CON ( 8 ) , RV1108_PLL_CON ( 11 ) , 8 , 1 , 0 , NULL ) [ gpll ] = PLL ( pll_rk3399 , PLL_GPLL , "gpll" , mux_pll_p , 0 , RV1108_PLL_CON ( 16 ) , RV1108_PLL_CON ( 19 ) , 8 , 2 , 0 , rv1108_pll_rates ) } ; 