#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 26 11:07:01 2023
# Process ID: 13504
# Current directory: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21364 C:\Users\rinu2\Documents\kichi@git\verilog-learning\prj\transmitter\transmitter.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.xpr
open_bd_design {C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
set_property -dict [list CONFIG.FREQ_HZ {125000000}] [get_bd_intf_pins adc/redpitaya_adc_0/m_axis]
set_property -dict [list CONFIG.FREQ_HZ {125000000}] [get_bd_intf_pins dac/redpitaya_dac_0/s_axis]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
set_property -dict [list CONFIG.FREQ_HZ {125000000}] [get_bd_intf_pins dac/redpitaya_dac_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {125000000}] [get_bd_pins dac/redpitaya_dac_0/dac_clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
set_property -dict [list CONFIG.FREQ_HZ {125000000}] [get_bd_intf_pins dac/redpitaya_dac_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_pins dac/redpitaya_dac_0/dac_clk]
save_bd_design
set_property -dict [list CONFIG.FREQ_HZ {125000000}] [get_bd_pins adc/redpitaya_adc_0/adc_clk]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
move_bd_cells [get_bd_cells adc] [get_bd_cells signal_split_0]
undo
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins DIO_combine_0/DIO_PORT3_data]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins signal_split_0/S_AXIS_tdata]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {4} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
