{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560520415543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560520415569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 21:53:35 2019 " "Processing started: Fri Jun 14 21:53:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560520415569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520415569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac_tlv5618 -c dac_tlv5618 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac_tlv5618 -c dac_tlv5618" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520415569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560520416365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560520416365 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "issp_dac_tlv5618.qsys " "Elaborating Platform Designer system entity \"issp_dac_tlv5618.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520443437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:16 Progress: Loading ip/issp_dac_tlv5618.qsys " "2019.06.14.21:54:16 Progress: Loading ip/issp_dac_tlv5618.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520456231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:31 Progress: Reading input file " "2019.06.14.21:54:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520471320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:31 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\] " "2019.06.14.21:54:31 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520471434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:31 Progress: Parameterizing module in_system_sources_probes_0 " "2019.06.14.21:54:31 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520471645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:31 Progress: Building connections " "2019.06.14.21:54:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520471649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:31 Progress: Parameterizing connections " "2019.06.14.21:54:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520471650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:31 Progress: Validating " "2019.06.14.21:54:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520471708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.14.21:54:33 Progress: Done reading input file " "2019.06.14.21:54:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520473061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp_dac_tlv5618: Generating issp_dac_tlv5618 \"issp_dac_tlv5618\" for QUARTUS_SYNTH " "Issp_dac_tlv5618: Generating issp_dac_tlv5618 \"issp_dac_tlv5618\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520486640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"issp_dac_tlv5618\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"issp_dac_tlv5618\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520511342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp_dac_tlv5618: Done \"issp_dac_tlv5618\" with 2 modules, 2 files " "Issp_dac_tlv5618: Done \"issp_dac_tlv5618\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520511359 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "issp_dac_tlv5618.qsys " "Finished elaborating Platform Designer system entity \"issp_dac_tlv5618.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520512116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dac_tlv5618/rtl/dac_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dac_tlv5618/rtl/dac_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_test " "Found entity 1: DAC_test" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520512132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520512132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/dac_tlv5618/rtl/dac_tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/dac_tlv5618/rtl/dac_tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_tlv5618 " "Found entity 1: dac_tlv5618" {  } { { "../rtl/dac_tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520512137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520512137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp_dac_tlv5618/issp_dac_tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp_dac_tlv5618/issp_dac_tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp_dac_tlv5618 " "Found entity 1: issp_dac_tlv5618" {  } { { "db/ip/issp_dac_tlv5618/issp_dac_tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/issp_dac_tlv5618/issp_dac_tlv5618.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520512140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520512140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520512143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520512143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DAC_test " "Elaborating entity \"DAC_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560520512182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "issp_dac_tlv5618 issp_dac_tlv5618:issp_dac_tlv5618 " "Elaborating entity \"issp_dac_tlv5618\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\"" {  } { { "../rtl/DAC_test.v" "issp_dac_tlv5618" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520512192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/issp_dac_tlv5618/issp_dac_tlv5618.v" "in_system_sources_probes_0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/issp_dac_tlv5618/issp_dac_tlv5618.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520512204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" "issp_impl" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520512267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520512288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 16 " "Parameter \"source_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560520512301 ""}  } { { "db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/issp_dac_tlv5618/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560520512301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520513216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520513471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520513571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520513589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"issp_dac_tlv5618:issp_dac_tlv5618\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520513725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_tlv5618 dac_tlv5618:dac_tlv5618 " "Elaborating entity \"dac_tlv5618\" for hierarchy \"dac_tlv5618:dac_tlv5618\"" {  } { { "../rtl/DAC_test.v" "dac_tlv5618" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520513787 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560520514274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.14.21:55:27 Progress: Loading sld9f7899fa/alt_sld_fab_wrapper_hw.tcl " "2019.06.14.21:55:27 Progress: Loading sld9f7899fa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520527294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520556266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520556505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520632610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520632855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520633102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520633372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520633390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520633391 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560520634092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9f7899fa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9f7899fa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9f7899fa/alt_sld_fab.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520634393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520634501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520634508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520634612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520634755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/db/ip/sld9f7899fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560520634877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520634877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560520638339 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/dac_tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v" 26 -1 0 } } { "../rtl/dac_tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560520638580 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560520638580 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[0\] r_Dac_data\[0\]~_emulated r_Dac_data\[0\]~1 " "Register \"r_Dac_data\[0\]\" is converted into an equivalent circuit using register \"r_Dac_data\[0\]~_emulated\" and latch \"r_Dac_data\[0\]~1\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[1\] r_Dac_data\[1\]~_emulated r_Dac_data\[1\]~5 " "Register \"r_Dac_data\[1\]\" is converted into an equivalent circuit using register \"r_Dac_data\[1\]~_emulated\" and latch \"r_Dac_data\[1\]~5\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[2\] r_Dac_data\[2\]~_emulated r_Dac_data\[2\]~9 " "Register \"r_Dac_data\[2\]\" is converted into an equivalent circuit using register \"r_Dac_data\[2\]~_emulated\" and latch \"r_Dac_data\[2\]~9\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[3\] r_Dac_data\[3\]~_emulated r_Dac_data\[3\]~13 " "Register \"r_Dac_data\[3\]\" is converted into an equivalent circuit using register \"r_Dac_data\[3\]~_emulated\" and latch \"r_Dac_data\[3\]~13\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[4\] r_Dac_data\[4\]~_emulated r_Dac_data\[4\]~17 " "Register \"r_Dac_data\[4\]\" is converted into an equivalent circuit using register \"r_Dac_data\[4\]~_emulated\" and latch \"r_Dac_data\[4\]~17\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[5\] r_Dac_data\[5\]~_emulated r_Dac_data\[5\]~21 " "Register \"r_Dac_data\[5\]\" is converted into an equivalent circuit using register \"r_Dac_data\[5\]~_emulated\" and latch \"r_Dac_data\[5\]~21\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[6\] r_Dac_data\[6\]~_emulated r_Dac_data\[6\]~25 " "Register \"r_Dac_data\[6\]\" is converted into an equivalent circuit using register \"r_Dac_data\[6\]~_emulated\" and latch \"r_Dac_data\[6\]~25\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[7\] r_Dac_data\[7\]~_emulated r_Dac_data\[7\]~29 " "Register \"r_Dac_data\[7\]\" is converted into an equivalent circuit using register \"r_Dac_data\[7\]~_emulated\" and latch \"r_Dac_data\[7\]~29\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[8\] r_Dac_data\[8\]~_emulated r_Dac_data\[8\]~33 " "Register \"r_Dac_data\[8\]\" is converted into an equivalent circuit using register \"r_Dac_data\[8\]~_emulated\" and latch \"r_Dac_data\[8\]~33\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[9\] r_Dac_data\[9\]~_emulated r_Dac_data\[9\]~37 " "Register \"r_Dac_data\[9\]\" is converted into an equivalent circuit using register \"r_Dac_data\[9\]~_emulated\" and latch \"r_Dac_data\[9\]~37\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[10\] r_Dac_data\[10\]~_emulated r_Dac_data\[10\]~41 " "Register \"r_Dac_data\[10\]\" is converted into an equivalent circuit using register \"r_Dac_data\[10\]~_emulated\" and latch \"r_Dac_data\[10\]~41\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[11\] r_Dac_data\[11\]~_emulated r_Dac_data\[11\]~45 " "Register \"r_Dac_data\[11\]\" is converted into an equivalent circuit using register \"r_Dac_data\[11\]~_emulated\" and latch \"r_Dac_data\[11\]~45\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[12\] r_Dac_data\[12\]~_emulated r_Dac_data\[12\]~49 " "Register \"r_Dac_data\[12\]\" is converted into an equivalent circuit using register \"r_Dac_data\[12\]~_emulated\" and latch \"r_Dac_data\[12\]~49\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[13\] r_Dac_data\[13\]~_emulated r_Dac_data\[13\]~53 " "Register \"r_Dac_data\[13\]\" is converted into an equivalent circuit using register \"r_Dac_data\[13\]~_emulated\" and latch \"r_Dac_data\[13\]~53\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[14\] r_Dac_data\[14\]~_emulated r_Dac_data\[14\]~57 " "Register \"r_Dac_data\[14\]\" is converted into an equivalent circuit using register \"r_Dac_data\[14\]~_emulated\" and latch \"r_Dac_data\[14\]~57\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_Dac_data\[15\] r_Dac_data\[15\]~_emulated r_Dac_data\[15\]~61 " "Register \"r_Dac_data\[15\]\" is converted into an equivalent circuit using register \"r_Dac_data\[15\]~_emulated\" and latch \"r_Dac_data\[15\]~61\"" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560520638581 "|DAC_test|r_Dac_data[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1560520638581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520638923 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560520640547 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560520640547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520640714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560520642742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560520642742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560520643923 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560520643923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560520643923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560520643923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560520643942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 21:57:23 2019 " "Processing ended: Fri Jun 14 21:57:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560520643942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:48 " "Elapsed time: 00:03:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560520643942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560520643942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560520643942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560520794627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560520794634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 21:59:54 2019 " "Processing started: Fri Jun 14 21:59:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560520794634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560520794634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp dac_tlv5618 -c dac_tlv5618 --netlist_type=sgate " "Command: quartus_npp dac_tlv5618 -c dac_tlv5618 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560520794634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1560520794892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560520794918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 21:59:54 2019 " "Processing ended: Fri Jun 14 21:59:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560520794918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560520794918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560520794918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1560520794918 ""}
