// Seed: 1617315549
module module_0 (
    output wand id_0
    , id_2
);
  id_3 :
  assert property (@(posedge id_2) id_2)
  else $clog2(17);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    input  tri  id_2,
    input  wor  id_3,
    output wor  id_4,
    output tri1 id_5,
    input  wire id_6
);
  wire id_8;
  assign id_5 = 1'b0 == id_6;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output wand id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8
);
  parameter id_10 = 1;
  assign id_0 = id_10;
  module_0 modCall_1 (id_5);
  assign id_0 = id_3 ==? -1;
endmodule
