// Seed: 4026633493
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input tri1 id_5
);
  assign id_4 = id_1;
endmodule
module module_0 (
    input wand id_0,
    input wire module_1,
    output supply1 id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    output wand id_8
);
  always @(negedge 1) id_3 <= 1 == 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_0,
      id_2,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
