Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o N:/Coa/lab 2/exercise2_201b299/halfSubtractor_201b299/halfSubTest_201b299_isim_beh.exe -prj N:/Coa/lab 2/exercise2_201b299/halfSubtractor_201b299/halfSubTest_201b299_beh.prj work.halfSubTest_201b299 
ISim M.53d (signature 0x7dea747)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "N:/Coa/lab 2/exercise2_201b299/halfSubtractor_201b299/HalfSubtractor_201b299.vhd" into library work
Parsing VHDL file "N:/Coa/lab 2/exercise2_201b299/halfSubtractor_201b299/halfSubTest_201b299.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity halfsubtractor_201b299 [halfsubtractor_201b299_default]
Compiling architecture behavior of entity halfsubtest_201b299
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable N:/Coa/lab 2/exercise2_201b299/halfSubtractor_201b299/halfSubTest_201b299_isim_beh.exe
Fuse Memory Usage: 18704 KB
Fuse CPU Usage: 139 ms
