/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  reg [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  reg [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[118]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_7z[11]) & celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_5z) & (celloutsig_1_4z | celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_8z | celloutsig_1_7z[2]) & (celloutsig_1_6z | celloutsig_1_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_10z[0]) & (celloutsig_1_12z | celloutsig_1_4z));
  assign celloutsig_1_19z = celloutsig_1_5z | celloutsig_1_9z;
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } + { in_data[111:107], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_18z = { 2'h0, celloutsig_0_6z[5:1], celloutsig_0_11z } + celloutsig_0_7z[7:0];
  assign celloutsig_0_21z = { celloutsig_0_14z[14:10], celloutsig_0_4z } + celloutsig_0_5z[9:4];
  assign celloutsig_0_25z = celloutsig_0_21z[4:0] + { celloutsig_0_2z[3:0], celloutsig_0_9z };
  reg [8:0] _13_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_29z[9], 3'h7, celloutsig_0_25z };
  assign out_data[8:0] = _13_;
  reg [4:0] _14_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_0_10z[7:4], celloutsig_0_11z };
  assign { _02_[4:3], _00_, _01_, _02_[0] } = _14_;
  assign celloutsig_0_0z = in_data[24:16] >= in_data[50:42];
  assign celloutsig_0_4z = { in_data[16:13], celloutsig_0_3z } >= { celloutsig_0_3z[4:1], celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z } >= { celloutsig_1_7z[12:3], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_15z = celloutsig_1_7z[6:3] >= { celloutsig_1_10z[2:1], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } >= { celloutsig_1_7z[11:0], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[74:62], celloutsig_0_0z, celloutsig_0_0z } >= in_data[30:16];
  assign celloutsig_0_15z = in_data[33:20] && { celloutsig_0_10z[7:0], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_2z[4:3], celloutsig_0_4z, celloutsig_0_1z } || celloutsig_0_7z[8:5];
  assign celloutsig_1_4z = { in_data[116], celloutsig_1_2z, celloutsig_1_2z } < { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[84:79] % { 1'h1, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[184:181], celloutsig_1_0z, celloutsig_1_0z } != in_data[162:157];
  assign celloutsig_0_11z = celloutsig_0_10z[6:3] != celloutsig_0_7z[6:3];
  assign celloutsig_1_0z = | in_data[175:173];
  assign celloutsig_1_2z = | in_data[149:132];
  assign celloutsig_1_12z = | { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_5z = ~^ { in_data[181:179], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_0z, celloutsig_0_14z, _02_[4:3], _00_, _01_, _02_[0], celloutsig_0_20z };
  assign celloutsig_0_28z = ~^ celloutsig_0_17z;
  assign celloutsig_1_16z = ^ { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_0_8z = ^ { celloutsig_0_3z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_9z = ^ { in_data[68:67], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_12z[4:0], celloutsig_0_10z } >> { celloutsig_0_3z[2:0], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >> { in_data[28:17], celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[157:146], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_3z >> { in_data[70:66], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_1z, _02_[4:3], _00_, _01_, _02_[0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_19z[8:1], celloutsig_0_15z, _02_[4:3], _00_, _01_, _02_[0], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_47z = celloutsig_0_26z[5:0] ~^ in_data[18:13];
  assign celloutsig_0_17z = celloutsig_0_10z[7:4] ~^ celloutsig_0_2z[4:1];
  assign celloutsig_0_19z = { celloutsig_0_10z[4:0], celloutsig_0_4z, celloutsig_0_12z } ~^ { celloutsig_0_7z[8:5], celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[87:83] ~^ { in_data[69:66], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_20z[9:7], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_15z } ~^ { celloutsig_0_12z[4], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_11z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_7z = celloutsig_0_5z[16:8];
  always_latch
    if (!clkin_data[0]) celloutsig_0_10z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_7z[4:0], celloutsig_0_2z };
  assign celloutsig_0_6z[5:0] = celloutsig_0_3z ^ { celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_29z[17:11], celloutsig_0_29z[9], celloutsig_0_29z[23:18], celloutsig_0_29z[10] } = { celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_0z } ~^ { celloutsig_0_14z[8:2], celloutsig_0_28z, celloutsig_0_14z[14:9], celloutsig_0_14z[1] };
  assign _02_[2:1] = { _00_, _01_ };
  assign celloutsig_0_29z[8:0] = 9'h1ff;
  assign celloutsig_0_6z[7:6] = 2'h0;
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
