* Z:\mnt\design.r\spice\examples\3784.asc
C1 N001 0 4.7µ
R2 N001 N003 100K
V1 IN 0 7
R3 IN N008 4m
L1 N008 N009 3.3µ Rser=2m
M§Q1 OUT N004 N009 N009 Si4840DY
M§Q2 N009 N012 0 0 Si4840DY
C2 N006 N009 .1µ
D1 N001 N006 MBR0540
C3 OUT 0 220µ Rser=10m
R4 N014 0 12.1K
R5 OUT N014 232K
C4 N016 0 .005µ
C5 N015 0 15n Rser=8.66K Cpar=100p
R6 IN N011 4m
L2 N011 N010 3.3µ Rser=2m
M§Q3 OUT N005 N010 N010 Si4840DY
M§Q4 N010 N013 0 0 Si4840DY
C6 N007 N010 .1µ
D2 N001 N007 MBR0540
Rload OUT 0 2.4
XU1 N008 0 NC_01 NC_02 N001 0 N002 0 N011 IN MP_03 MP_04 MP_05 MP_06 N010 N005 N007 N013 N001 NC_07 0 OUT N012 N006 N004 N009 N003 N001 N016 N015 N014 IN LTC3784
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3784.sub
.backanno
.end
