// Seed: 502866971
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
module module_0 (
    output id_0,
    output reg id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  assign id_0 = 1;
  type_0 id_6 (
      1,
      id_2,
      1
  );
  always @({1'b0,
    1 | 1'd0 | 1 | 1'b0 | 1 | 1 == 1
  }, 1)
  begin
    id_1 <= 1;
  end
endmodule
