Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 166356b2d8c4412ebe2529c0d0f75a4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal data_out_from_sp [F:/Documents/cpe233/RAT_7_1/RAT_7_1.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Scratch_DIN_MUX [scratch_din_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Scratch_ADDR_MUX [scratch_addr_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Scratch_RAM [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX24 [mux24_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_and_MUX [pc_and_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.FLAGS [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_MUX [reg_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_MUX [alu_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec [sseg_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
