
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003407                       # Number of seconds simulated
sim_ticks                                  3406870401                       # Number of ticks simulated
final_tick                               574909793520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347367                       # Simulator instruction rate (inst/s)
host_op_rate                                   446764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 275331                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940520                       # Number of bytes of host memory used
host_seconds                                 12373.74                       # Real time elapsed on the host
sim_insts                                  4298222698                       # Number of instructions simulated
sim_ops                                    5528138193                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       195456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        35456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        75264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               479360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       155776                       # Number of bytes written to this memory
system.physmem.bytes_written::total            155776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1296                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1527                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3745                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1217                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1217                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       563567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48692196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       488425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57371129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       601138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10407205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       488425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22091829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140703914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       563567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       488425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       601138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       488425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2141555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45724076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45724076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45724076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       563567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48692196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       488425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57371129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       601138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10407205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       488425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22091829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186427990                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8169954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2876214                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2512541                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       186080                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414645                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373623                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207977                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5879                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3386924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15998120                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2876214                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581600                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3293669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         912183                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        413588                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669737                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74534                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7819263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4525594     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163606      2.09%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297441      3.80%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281231      3.60%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457131      5.85%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476961      6.10%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114408      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85473      1.09%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1417418     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7819263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352048                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958165                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3496535                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       400560                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3184828                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12975                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        724355                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313776                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          726                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17907613                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        724355                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645796                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         156354                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43012                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3047051                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202686                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17421847                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68809                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23148551                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79319394                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79319394                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8235501                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547683                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2671160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9574                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       230467                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16468229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13847949                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18471                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5041096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13838000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7819263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837882                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2750202     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1438804     18.40%     53.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1276713     16.33%     69.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773139      9.89%     79.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802725     10.27%     90.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472776      6.05%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210823      2.70%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56064      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38017      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7819263                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54869     66.15%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18075     21.79%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10008     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10868857     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109578      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375081     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493433      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13847949                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694985                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82952                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005990                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35616583                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21511379                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13385445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13930901                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34127                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       786206                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144028                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        724355                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          98031                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5823                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16470234                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2671160                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582969                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208772                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13582772                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280209                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265176                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761821                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049404                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662527                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13401065                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13385445                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221842                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20115696                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.638375                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408728                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5098524                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186373                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7094908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602808                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.305813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3298604     46.49%     46.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493758     21.05%     67.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832924     11.74%     79.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283350      3.99%     83.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273525      3.86%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115102      1.62%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299839      4.23%     92.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88970      1.25%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408836      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7094908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408836                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23156374                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33665575                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 350691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.816995                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.816995                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.223997                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.223997                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62801505                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17560846                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18422304                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8169954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2845450                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2316055                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195874                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1172861                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1102837                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299122                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8385                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2853727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15789798                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2845450                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1401959                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3468335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048815                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        694785                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1395815                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7865503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4397168     55.90%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304983      3.88%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245947      3.13%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          596071      7.58%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159741      2.03%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207218      2.63%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152988      1.95%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84420      1.07%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1716967     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7865503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348282                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.932667                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2985634                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       678559                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3333777                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23051                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844477                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       483275                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4226                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18868975                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         7958                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844477                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3204627                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136833                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       219017                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3132752                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327792                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18199836                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2799                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135186                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          251                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25486025                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84956045                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84956045                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15558615                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9927344                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3795                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2152                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           902733                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1699765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       864619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13587                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       293059                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17197796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13633711                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28108                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5977510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18278966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7865503                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.733355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2810684     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1664492     21.16%     56.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1098746     13.97%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808295     10.28%     81.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691417      8.79%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359583      4.57%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       308525      3.92%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57979      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65782      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7865503                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79767     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16059     14.36%     85.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16013     14.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11359398     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193435      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1507      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1354876      9.94%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       724495      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13633711                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.668762                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             111839                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008203                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35272870                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23179011                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13283154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13745550                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50617                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       675792                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224294                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844477                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62372                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7638                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17201438                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1699765                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       864619                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2133                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226831                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13415283                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1270443                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218426                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1976443                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1891997                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706000                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.642027                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13292008                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13283154                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8652827                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24439461                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.625854                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354051                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9114544                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11193518                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6007972                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195958                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7021026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.594285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.130083                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2806218     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1911313     27.22%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       776932     11.07%     78.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436911      6.22%     84.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357162      5.09%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145634      2.07%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173624      2.47%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86810      1.24%     95.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       326422      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7021026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9114544                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11193518                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1664295                       # Number of memory references committed
system.switch_cpus1.commit.loads              1023970                       # Number of loads committed
system.switch_cpus1.commit.membars               1508                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1608287                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10085768                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227874                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       326422                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23896094                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35248094                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 304451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9114544                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11193518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9114544                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.896365                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.896365                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.115618                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.115618                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60345819                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18363099                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17412817                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3016                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8169954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3068444                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2505867                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205724                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1273577                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1205703                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315022                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9030                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3169366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16660957                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3068444                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1520725                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3609604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1070189                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        501216                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1543157                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        79729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8142978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4533374     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          295221      3.63%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          445288      5.47%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          306850      3.77%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215248      2.64%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          209058      2.57%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          126131      1.55%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          271141      3.33%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1740667     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8142978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375577                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039296                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3261238                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       523612                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3444774                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50766                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        862575                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       514186                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19938148                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        862575                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3445706                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47809                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       210046                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3307432                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       269399                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19336576                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        112301                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27135375                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89985661                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89985661                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16670962                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10464366                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3445                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1662                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           806628                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1769617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       902789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       265693                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18015406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14378963                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28718                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6021360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18420008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8142978                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916889                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2936552     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1625649     19.96%     56.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1167475     14.34%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       776833      9.54%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       784672      9.64%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       376991      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       335420      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        63386      0.78%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76000      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8142978                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78311     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15522     14.09%     85.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16292     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12028963     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       181481      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1656      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1412145      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       754718      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14378963                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759981                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             110125                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37039746                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24040123                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13980705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14489088                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45703                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       686367                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          630                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       213862                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        862575                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24593                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4725                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18018726                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1769617                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       902789                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237238                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14114903                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1320628                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       264059                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2057277                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2006598                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            736649                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727660                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13986800                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13980705                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9055030                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25718951                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711234                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352076                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9692716                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11947671                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6071045                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207183                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7280403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.641073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172753                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2807540     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2075369     28.51%     67.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       784393     10.77%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       439826      6.04%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369494      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166137      2.28%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       158720      2.18%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108335      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370589      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7280403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9692716                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11947671                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1772174                       # Number of memory references committed
system.switch_cpus2.commit.loads              1083247                       # Number of loads committed
system.switch_cpus2.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1733409                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10756056                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247124                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370589                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24928530                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36900640                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9692716                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11947671                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9692716                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842896                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842896                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186386                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186386                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63392677                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19448937                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18336411                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8169954                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2951563                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2401305                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198774                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1251470                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1159763                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          302552                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8825                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3263333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16122415                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2951563                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1462315                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3385687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1017622                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        520737                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1594171                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        79012                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7985258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.488038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4599571     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          182759      2.29%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          235639      2.95%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          358487      4.49%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          348278      4.36%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          263087      3.29%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          156352      1.96%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          237213      2.97%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1603872     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7985258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361270                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973379                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3372163                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       510573                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3261365                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25861                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        815294                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       499813                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          222                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19284921                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        815294                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3551183                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          96672                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       153483                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3104065                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       264559                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18717628                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          100                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113976                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26083367                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87168626                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87168626                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16170698                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9912631                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3903                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2195                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           756602                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1736953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       916339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17890                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       352867                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17390543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3732                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13986738                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25692                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5682758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17300524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          572                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7985258                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751570                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893077                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2777664     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1753829     21.96%     56.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1149237     14.39%     71.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       766082      9.59%     80.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       717889      8.99%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       383306      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       282980      3.54%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83945      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70326      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7985258                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68453     69.62%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14009     14.25%     83.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15856     16.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11642802     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197422      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1579      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1380801      9.87%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       764134      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13986738                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.711973                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              98318                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007029                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36082741                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23077116                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13590349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14085056                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47312                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       669915                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232502                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        815294                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56336                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9359                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17394275                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       114489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1736953                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       916339                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       232830                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13715455                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1298111                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       271280                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2045867                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1920728                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            747756                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.678768                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13594034                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13590349                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8730284                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24525187                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.663455                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.355972                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9470423                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11639729                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5754574                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201796                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7169964                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623401                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146990                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2771787     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2060457     28.74%     67.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       754827     10.53%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       432028      6.03%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363347      5.07%     89.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       186490      2.60%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       172337      2.40%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75854      1.06%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       352837      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7169964                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9470423                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11639729                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1750875                       # Number of memory references committed
system.switch_cpus3.commit.loads              1067038                       # Number of loads committed
system.switch_cpus3.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1669558                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10491508                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237516                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       352837                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24211430                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35604388                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 184696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9470423                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11639729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9470423                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.862681                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.862681                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.159177                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.159177                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61714258                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18776258                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17805731                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3160                       # number of misc regfile writes
system.l20.replacements                          1311                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208529                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17695                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.784628                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          903.444217                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.905178                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   663.385418                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14802.265187                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055142                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000910                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040490                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903459                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3759                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3759                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1186                       # number of Writeback hits
system.l20.Writeback_hits::total                 1186                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3759                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3759                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3759                       # number of overall hits
system.l20.overall_hits::total                   3759                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1296                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1311                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1296                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1311                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1296                       # number of overall misses
system.l20.overall_misses::total                 1311                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3497911                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    207582396                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      211080307                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3497911                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    207582396                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       211080307                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3497911                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    207582396                       # number of overall miss cycles
system.l20.overall_miss_latency::total      211080307                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5055                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5070                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1186                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1186                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5055                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5070                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5055                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5070                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256380                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258580                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256380                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258580                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256380                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258580                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 233194.066667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160171.601852                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161007.099161                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 233194.066667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160171.601852                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161007.099161                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 233194.066667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160171.601852                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161007.099161                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 230                       # number of writebacks
system.l20.writebacks::total                      230                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1296                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1311                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1296                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1311                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1296                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1311                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3325495                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    192795214                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    196120709                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3325495                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    192795214                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    196120709                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3325495                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    192795214                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    196120709                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256380                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258580                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256380                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258580                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256380                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258580                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221699.666667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148761.739198                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149596.269260                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 221699.666667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148761.739198                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149596.269260                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 221699.666667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148761.739198                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149596.269260                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1540                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          802542                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17924                       # Sample count of references to valid blocks.
system.l21.avg_refs                         44.774715                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          836.303135                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.966676                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   769.552510                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14765.177678                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051044                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.046970                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.901195                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5152                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5152                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1947                       # number of Writeback hits
system.l21.Writeback_hits::total                 1947                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5152                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5152                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5152                       # number of overall hits
system.l21.overall_hits::total                   5152                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1527                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1540                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1527                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1540                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1527                       # number of overall misses
system.l21.overall_misses::total                 1540                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2546668                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    270318856                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      272865524                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2546668                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    270318856                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       272865524                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2546668                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    270318856                       # number of overall miss cycles
system.l21.overall_miss_latency::total      272865524                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6679                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6692                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1947                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1947                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6679                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6692                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6679                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6692                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.228627                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.230126                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.228627                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.230126                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.228627                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.230126                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 195897.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 177026.100851                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 177185.405195                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 195897.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 177026.100851                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 177185.405195                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 195897.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 177026.100851                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 177185.405195                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 335                       # number of writebacks
system.l21.writebacks::total                      335                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1527                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1540                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1527                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1540                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1527                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1540                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2397150                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    252708754                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    255105904                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2397150                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    252708754                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    255105904                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2397150                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    252708754                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    255105904                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228627                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.230126                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.228627                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.230126                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.228627                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.230126                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184396.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165493.617551                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 165653.184416                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184396.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165493.617551                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 165653.184416                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184396.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165493.617551                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 165653.184416                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           293                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          352228                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16677                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.120585                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1300.406282                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.320881                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   137.316781                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                   13                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         14917.956056                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.079371                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000935                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008381                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000793                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.910520                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2944                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2944                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             979                       # number of Writeback hits
system.l22.Writeback_hits::total                  979                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2944                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2944                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2944                       # number of overall hits
system.l22.overall_hits::total                   2944                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          277                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  293                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          277                       # number of demand (read+write) misses
system.l22.demand_misses::total                   293                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          277                       # number of overall misses
system.l22.overall_misses::total                  293                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2553894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     46892002                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       49445896                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2553894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     46892002                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        49445896                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2553894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     46892002                       # number of overall miss cycles
system.l22.overall_miss_latency::total       49445896                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3221                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3237                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          979                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              979                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3221                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3237                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3221                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3237                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.085998                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.090516                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.085998                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.090516                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.085998                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.090516                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159618.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169285.205776                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 168757.324232                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159618.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169285.205776                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 168757.324232                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159618.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169285.205776                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 168757.324232                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 221                       # number of writebacks
system.l22.writebacks::total                      221                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          277                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             293                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          277                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              293                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          277                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             293                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2371660                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     43732604                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     46104264                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2371660                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     43732604                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     46104264                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2371660                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     43732604                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     46104264                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.085998                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.090516                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.085998                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.090516                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.085998                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.090516                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 148228.750000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157879.436823                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 157352.436860                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 148228.750000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157879.436823                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 157352.436860                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 148228.750000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157879.436823                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 157352.436860                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           601                       # number of replacements
system.l23.tagsinuse                     16383.934303                       # Cycle average of tags in use
system.l23.total_refs                          631659                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16985                       # Sample count of references to valid blocks.
system.l23.avg_refs                         37.189226                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2249.197108                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970457                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   307.346715                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13814.420023                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.137280                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.018759                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.843165                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4351                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4351                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2523                       # number of Writeback hits
system.l23.Writeback_hits::total                 2523                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4351                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4351                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4351                       # number of overall hits
system.l23.overall_hits::total                   4351                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          588                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  601                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          588                       # number of demand (read+write) misses
system.l23.demand_misses::total                   601                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          588                       # number of overall misses
system.l23.overall_misses::total                  601                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2030803                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     89748834                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       91779637                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2030803                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     89748834                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        91779637                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2030803                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     89748834                       # number of overall miss cycles
system.l23.overall_miss_latency::total       91779637                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4939                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4952                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2523                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2523                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4939                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4952                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4939                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4952                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.119052                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.121365                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.119052                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.121365                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.119052                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.121365                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 156215.615385                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152634.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152711.542429                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 156215.615385                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152634.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152711.542429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 156215.615385                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152634.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152711.542429                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 431                       # number of writebacks
system.l23.writebacks::total                      431                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          588                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             601                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          588                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              601                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          588                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             601                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1882214                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     83034405                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     84916619                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1882214                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     83034405                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     84916619                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1882214                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     83034405                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     84916619                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.119052                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.121365                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.119052                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.121365                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.119052                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.121365                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 144785.692308                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141214.974490                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141292.211314                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 144785.692308                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141214.974490                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141292.211314                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 144785.692308                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141214.974490                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141292.211314                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.905127                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701830                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848158.357934                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.905127                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023886                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868438                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669716                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669716                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669716                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669716                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669716                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669716                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5138912                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5138912                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5138912                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5138912                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5138912                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5138912                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669737                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669737                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244710.095238                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244710.095238                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244710.095238                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244710.095238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244710.095238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244710.095238                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3513188                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3513188                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3513188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3513188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3513188                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3513188                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234212.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 234212.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937015                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42164.755225                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.707462                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.292538                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780107                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219893                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068657                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068657                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505597                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505597                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505597                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505597                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15487                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15487                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15487                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15487                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15487                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1386402569                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1386402569                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1386402569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1386402569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1386402569                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1386402569                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521084                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521084                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521084                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521084                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007431                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89520.408665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89520.408665                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89520.408665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89520.408665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89520.408665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89520.408665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1186                       # number of writebacks
system.cpu0.dcache.writebacks::total             1186                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10432                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10432                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    234597398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    234597398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    234597398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    234597398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    234597398                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    234597398                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46408.980811                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46408.980811                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46408.980811                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46408.980811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46408.980811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46408.980811                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966630                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088369208                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194292.758065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966630                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1395794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1395794                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1395794                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1395794                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1395794                       # number of overall hits
system.cpu1.icache.overall_hits::total        1395794                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3609053                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3609053                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3609053                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3609053                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3609053                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3609053                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1395815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1395815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1395815                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1395815                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1395815                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1395815                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171859.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171859.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171859.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171859.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171859.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171859.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2568338                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2568338                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2568338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2568338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2568338                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2568338                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197564.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197564.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6679                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177807124                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6935                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25639.095025                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.173954                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.826046                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867867                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132133                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       965574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         965574                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       637310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        637310                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2048                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2048                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1508                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1508                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1602884                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1602884                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1602884                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1602884                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14546                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14546                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14546                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14546                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14546                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14546                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    944980074                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    944980074                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    944980074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    944980074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    944980074                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    944980074                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       980120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       980120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       637310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       637310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1617430                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1617430                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1617430                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1617430                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014841                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014841                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008993                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008993                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008993                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008993                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64964.943902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64964.943902                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64964.943902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64964.943902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64964.943902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64964.943902                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1947                       # number of writebacks
system.cpu1.dcache.writebacks::total             1947                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7867                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7867                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7867                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6679                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6679                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6679                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6679                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6679                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    311929907                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    311929907                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    311929907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    311929907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    311929907                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    311929907                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004129                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004129                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46703.085342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46703.085342                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 46703.085342                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46703.085342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 46703.085342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46703.085342                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.320828                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089484422                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358191.389610                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.320828                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024553                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739296                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1543135                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1543135                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1543135                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1543135                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1543135                       # number of overall hits
system.cpu2.icache.overall_hits::total        1543135                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3489985                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3489985                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3489985                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3489985                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3489985                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3489985                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1543157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1543157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1543157                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1543157                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1543157                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1543157                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158635.681818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158635.681818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158635.681818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158635.681818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158635.681818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158635.681818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2570079                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2570079                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2570079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2570079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2570079                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2570079                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160629.937500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160629.937500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160629.937500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3221                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161279357                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3477                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46384.629566                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.318804                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.681196                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833277                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166723                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1004757                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1004757                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       685615                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        685615                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1656                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1690372                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1690372                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1690372                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1690372                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6496                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6496                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6496                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6496                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6496                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6496                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    217863170                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    217863170                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    217863170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    217863170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    217863170                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    217863170                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1011253                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1011253                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       685615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       685615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1696868                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1696868                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1696868                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1696868                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006424                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006424                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003828                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003828                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003828                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003828                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33538.049569                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33538.049569                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33538.049569                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33538.049569                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33538.049569                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33538.049569                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          979                       # number of writebacks
system.cpu2.dcache.writebacks::total              979                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3275                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3275                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3275                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3275                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3275                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3221                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3221                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3221                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3221                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3221                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3221                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     70621613                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     70621613                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     70621613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     70621613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     70621613                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     70621613                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21925.368830                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21925.368830                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21925.368830                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21925.368830                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21925.368830                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21925.368830                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970413                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086647345                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190821.260081                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970413                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1594150                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1594150                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1594150                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1594150                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1594150                       # number of overall hits
system.cpu3.icache.overall_hits::total        1594150                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3002680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3002680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3002680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3002680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3002680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3002680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1594171                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1594171                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1594171                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1594171                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1594171                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1594171                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 142984.761905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 142984.761905                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 142984.761905                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 142984.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 142984.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 142984.761905                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2043803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2043803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2043803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2043803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2043803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2043803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157215.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157215.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4939                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170752288                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5195                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32868.582868                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.519555                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.480445                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884842                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115158                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       987619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         987619                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       680236                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        680236                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1674                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1674                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1580                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1580                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1667855                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1667855                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1667855                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1667855                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12462                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12462                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          355                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12817                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12817                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12817                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12817                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    541820626                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    541820626                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     51549267                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     51549267                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    593369893                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    593369893                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    593369893                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    593369893                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1000081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1000081                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       680591                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       680591                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1680672                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1680672                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1680672                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1680672                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012461                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012461                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000522                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000522                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007626                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007626                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007626                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007626                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43477.822661                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43477.822661                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 145209.202817                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 145209.202817                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46295.536631                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46295.536631                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46295.536631                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46295.536631                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       259462                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       129731                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2523                       # number of writebacks
system.cpu3.dcache.writebacks::total             2523                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7523                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7523                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          355                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7878                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7878                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7878                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7878                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4939                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4939                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4939                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4939                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4939                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    125806130                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    125806130                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    125806130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    125806130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    125806130                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    125806130                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25471.984207                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25471.984207                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25471.984207                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25471.984207                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25471.984207                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25471.984207                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
