<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: ISR Handler</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ISR Handler<div class="ingroups"><a class="el" href="group__RTEMSInternal.html">Internal</a> &raquo; <a class="el" href="group__RTEMSScore.html">SuperCore</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ISR Handler.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__RTEMSScoreISRLocks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISRLocks.html">ISR Locks</a></td></tr>
<tr class="memdesc:group__RTEMSScoreISRLocks"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-level lock to protect critical sections accessed by threads and interrupt service routines. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:isr_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="isr_8h.html">isr.h</a></td></tr>
<tr class="memdesc:isr_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Related to the Management of Processor Interrupt Levels. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:isrlevel_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="isrlevel_8h.html">isrlevel.h</a></td></tr>
<tr class="memdesc:isrlevel_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR Level Type. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:isr_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="isr_8c.html">isr.c</a></td></tr>
<tr class="memdesc:isr_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the ISR handler. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:isrisinprogress_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="isrisinprogress_8c.html">isrisinprogress.c</a></td></tr>
<tr class="memdesc:isrisinprogress_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR Is In Progress Default Implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae4dc7eaa448c116a2ada205e276465c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gae4dc7eaa448c116a2ada205e276465c1">_ISR_Install_vector</a>(_vector,  _new_handler,  _old_handler)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a>( _vector, _new_handler, _old_handler )</td></tr>
<tr class="memdesc:gae4dc7eaa448c116a2ada205e276465c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Install interrupt handler vector.  <a href="#gae4dc7eaa448c116a2ada205e276465c1">More...</a><br /></td></tr>
<tr class="separator:gae4dc7eaa448c116a2ada205e276465c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a829f51f98576aa596562985e1df2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga2a829f51f98576aa596562985e1df2fc">_ISR_Local_disable</a>(_level)</td></tr>
<tr class="memdesc:ga2a829f51f98576aa596562985e1df2fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables interrupts on this processor.  <a href="#ga2a829f51f98576aa596562985e1df2fc">More...</a><br /></td></tr>
<tr class="separator:ga2a829f51f98576aa596562985e1df2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508f5a32655cb590906a477b5a8174f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga508f5a32655cb590906a477b5a8174f1">_ISR_Local_enable</a>(_level)</td></tr>
<tr class="memdesc:ga508f5a32655cb590906a477b5a8174f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables interrupts on this processor.  <a href="#ga508f5a32655cb590906a477b5a8174f1">More...</a><br /></td></tr>
<tr class="separator:ga508f5a32655cb590906a477b5a8174f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac9dcbae9ca059453a2042e5854f73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga2ac9dcbae9ca059453a2042e5854f73f">_ISR_Local_flash</a>(_level)</td></tr>
<tr class="memdesc:ga2ac9dcbae9ca059453a2042e5854f73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temporarily enables interrupts on this processor.  <a href="#ga2ac9dcbae9ca059453a2042e5854f73f">More...</a><br /></td></tr>
<tr class="separator:ga2ac9dcbae9ca059453a2042e5854f73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263f1982878c676278a5a474d02a22b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga263f1982878c676278a5a474d02a22b7">_ISR_Is_enabled</a>(_level)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( _level )</td></tr>
<tr class="memdesc:ga263f1982878c676278a5a474d02a22b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if interrupts are enabled in the specified interrupt level, otherwise returns false.  <a href="#ga263f1982878c676278a5a474d02a22b7">More...</a><br /></td></tr>
<tr class="separator:ga263f1982878c676278a5a474d02a22b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54704104a6c83ee1e649af116d0419e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gab54704104a6c83ee1e649af116d0419e">_ISR_Get_level</a>()&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>()</td></tr>
<tr class="memdesc:gab54704104a6c83ee1e649af116d0419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return current interrupt level.  <a href="#gab54704104a6c83ee1e649af116d0419e">More...</a><br /></td></tr>
<tr class="separator:gab54704104a6c83ee1e649af116d0419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3209e74ff910d9870c298b8adf3fb32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gad3209e74ff910d9870c298b8adf3fb32">_ISR_Set_level</a>(_new_level)</td></tr>
<tr class="memdesc:gad3209e74ff910d9870c298b8adf3fb32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set current interrupt level.  <a href="#gad3209e74ff910d9870c298b8adf3fb32">More...</a><br /></td></tr>
<tr class="separator:gad3209e74ff910d9870c298b8adf3fb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad594e7073b09d33d6b5d1dd2f313fb18"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gad594e7073b09d33d6b5d1dd2f313fb18">ISR_Vector_number</a></td></tr>
<tr class="separator:gad594e7073b09d33d6b5d1dd2f313fb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c3b0ab3e84ccac78941b867bf34ccf"><td class="memItemLeft" align="right" valign="top">typedef void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga49c3b0ab3e84ccac78941b867bf34ccf">ISR_Handler</a></td></tr>
<tr class="separator:ga49c3b0ab3e84ccac78941b867bf34ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1776f7f71ed2844dc1f3ef0e7fae046a"><td class="memItemLeft" align="right" valign="top"><a id="ga1776f7f71ed2844dc1f3ef0e7fae046a"></a>
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><b>ISR_Handler_entry</b></td></tr>
<tr class="separator:ga1776f7f71ed2844dc1f3ef0e7fae046a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1af728587ebcefec5b5cf94fc7909b9"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gad1af728587ebcefec5b5cf94fc7909b9">ISR_Level</a></td></tr>
<tr class="separator:gad1af728587ebcefec5b5cf94fc7909b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab90dca799ff51b1e1901a42d45e1f7cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gab90dca799ff51b1e1901a42d45e1f7cc">RTEMS_DECLARE_GLOBAL_SYMBOL</a> (_ISR_Stack_size)</td></tr>
<tr class="memdesc:gab90dca799ff51b1e1901a42d45e1f7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global symbol with a value equal to the configure interrupt stack size.  <a href="#gab90dca799ff51b1e1901a42d45e1f7cc">More...</a><br /></td></tr>
<tr class="separator:gab90dca799ff51b1e1901a42d45e1f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be8e02047ef8c71112a4abd6fa441b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga8be8e02047ef8c71112a4abd6fa441b7">_ISR_Handler_initialization</a> (void)</td></tr>
<tr class="memdesc:ga8be8e02047ef8c71112a4abd6fa441b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the ISR handler.  <a href="#ga8be8e02047ef8c71112a4abd6fa441b7">More...</a><br /></td></tr>
<tr class="separator:ga8be8e02047ef8c71112a4abd6fa441b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559fbd0c5a6dca57b0fe7a061fe96b3f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga559fbd0c5a6dca57b0fe7a061fe96b3f">_ISR_Handler</a> (void)</td></tr>
<tr class="memdesc:ga559fbd0c5a6dca57b0fe7a061fe96b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR interrupt dispatcher.  <a href="#ga559fbd0c5a6dca57b0fe7a061fe96b3f">More...</a><br /></td></tr>
<tr class="separator:ga559fbd0c5a6dca57b0fe7a061fe96b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b125bb9faac2fa94bd0ba0583cf5f77"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga3b125bb9faac2fa94bd0ba0583cf5f77">_ISR_Is_in_progress</a> (void)</td></tr>
<tr class="memdesc:ga3b125bb9faac2fa94bd0ba0583cf5f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if an ISR in progress.  <a href="#ga3b125bb9faac2fa94bd0ba0583cf5f77">More...</a><br /></td></tr>
<tr class="separator:ga3b125bb9faac2fa94bd0ba0583cf5f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa99477ab97d23ea19a5fe92203fc4cd5"><td class="memItemLeft" align="right" valign="top">char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#gaa99477ab97d23ea19a5fe92203fc4cd5">_ISR_Stack_area_begin</a> []</td></tr>
<tr class="memdesc:gaa99477ab97d23ea19a5fe92203fc4cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The interrupt stack area begin.  <a href="#gaa99477ab97d23ea19a5fe92203fc4cd5">More...</a><br /></td></tr>
<tr class="separator:gaa99477ab97d23ea19a5fe92203fc4cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f97480eba58b44ee331ad49daa54e2"><td class="memItemLeft" align="right" valign="top">const char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreISR.html#ga86f97480eba58b44ee331ad49daa54e2">_ISR_Stack_area_end</a> []</td></tr>
<tr class="memdesc:ga86f97480eba58b44ee331ad49daa54e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The interrupt stack area end.  <a href="#ga86f97480eba58b44ee331ad49daa54e2">More...</a><br /></td></tr>
<tr class="separator:ga86f97480eba58b44ee331ad49daa54e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ISR Handler. </p>
<p>This handler encapsulates functionality which provides the foundation ISR services used in all of the APIs supported by RTEMS.</p>
<p>The ISR Nest level counter variable is maintained as part of the per cpu data structure. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab54704104a6c83ee1e649af116d0419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54704104a6c83ee1e649af116d0419e">&#9670;&nbsp;</a></span>_ISR_Get_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Get_level</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return current interrupt level. </p>
<p>This routine returns the current interrupt level.</p>
<p>LM32 Specific Information: XXX document implementation including references if appropriate</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">This</td><td>method returns the current level. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae4dc7eaa448c116a2ada205e276465c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dc7eaa448c116a2ada205e276465c1">&#9670;&nbsp;</a></span>_ISR_Install_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Install_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_vector, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_new_handler, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_old_handler&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a>( _vector, _new_handler, _old_handler )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Install interrupt handler vector. </p>
<p>This routine installs new_handler as the interrupt service routine for the specified vector. The previous interrupt service routine is returned as old_handler.</p>
<p>LM32 Specific Information: XXX document implementation including references if appropriate</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_vector</td><td>is the vector number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">_new_handler</td><td>is ISR handler to install </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">_old_handler</td><td>is a pointer to a variable which will be set to the old handler</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">*_old_handler</td><td>will be set to the old ISR handler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga263f1982878c676278a5a474d02a22b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263f1982878c676278a5a474d02a22b7">&#9670;&nbsp;</a></span>_ISR_Is_enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Is_enabled</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( _level )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if interrupts are enabled in the specified interrupt level, otherwise returns false. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_level</td><td>The ISR level.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Interrupts are enabled in the interrupt level. </td></tr>
    <tr><td class="paramname">false</td><td>Otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a829f51f98576aa596562985e1df2fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a829f51f98576aa596562985e1df2fc">&#9670;&nbsp;</a></span>_ISR_Local_disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Local_disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    _CPU_ISR_Disable( _level ); \</div><div class="line">    RTEMS_COMPILER_MEMORY_BARRIER(); \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
<p>Disables interrupts on this processor. </p>
<p>This macro disables all interrupts on this processor so that a critical section of code is protected from concurrent access by interrupts of this processor. Disabling of interrupts disables thread dispatching on the processor as well.</p>
<p>On SMP configurations other processors can enter such sections if not protected by other means.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">_level</td><td>The argument <em>_level</em> will contain the previous interrupt mask level. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga508f5a32655cb590906a477b5a8174f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508f5a32655cb590906a477b5a8174f1">&#9670;&nbsp;</a></span>_ISR_Local_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Local_enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    RTEMS_COMPILER_MEMORY_BARRIER(); \</div><div class="line">    _CPU_ISR_Enable( _level ); \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
<p>Enables interrupts on this processor. </p>
<p>This macro restores the interrupt status on the processor with the interrupt level value obtained by <a class="el" href="group__RTEMSScoreISR.html#ga2a829f51f98576aa596562985e1df2fc" title="Disables interrupts on this processor.">_ISR_Local_disable()</a>. It is used at the end of a critical section of code to enable interrupts so they can be processed again.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_level</td><td>The interrupt level previously obtained by <a class="el" href="group__RTEMSScoreISR.html#ga2a829f51f98576aa596562985e1df2fc" title="Disables interrupts on this processor.">_ISR_Local_disable()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ac9dcbae9ca059453a2042e5854f73f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ac9dcbae9ca059453a2042e5854f73f">&#9670;&nbsp;</a></span>_ISR_Local_flash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Local_flash</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    RTEMS_COMPILER_MEMORY_BARRIER(); \</div><div class="line">    _CPU_ISR_Flash( _level ); \</div><div class="line">    RTEMS_COMPILER_MEMORY_BARRIER(); \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
<p>Temporarily enables interrupts on this processor. </p>
<p>This macro temporarily enables interrupts to the previous interrupt mask level and then disables all interrupts so that the caller can continue into the second part of a critical section.</p>
<p>This routine is used to temporarily enable interrupts during a long critical section. It is used in long sections of critical code when a point is reached at which interrupts can be temporarily enabled. Deciding where to flash interrupts in a long critical section is often difficult and the point must be selected with care to ensure that the critical section properly protects itself.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_level</td><td>The interrupt level previously obtained by <a class="el" href="group__RTEMSScoreISR.html#ga2a829f51f98576aa596562985e1df2fc" title="Disables interrupts on this processor.">_ISR_Local_disable()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3209e74ff910d9870c298b8adf3fb32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3209e74ff910d9870c298b8adf3fb32">&#9670;&nbsp;</a></span>_ISR_Set_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ISR_Set_level</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_new_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    RTEMS_COMPILER_MEMORY_BARRIER();  \</div><div class="line">    _CPU_ISR_Set_level( _new_level ); \</div><div class="line">    RTEMS_COMPILER_MEMORY_BARRIER();  \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
<p>Set current interrupt level. </p>
<p>This routine sets the current interrupt level to that specified by <em>_new_level</em>. The new interrupt level is effective when the routine exits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_new_level</td><td>contains the desired interrupt level. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga49c3b0ab3e84ccac78941b867bf34ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49c3b0ab3e84ccac78941b867bf34ccf">&#9670;&nbsp;</a></span>ISR_Handler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void <a class="el" href="group__RTEMSScoreISR.html#ga49c3b0ab3e84ccac78941b867bf34ccf">ISR_Handler</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return type for ISR Handler </p>

</div>
</div>
<a id="gad1af728587ebcefec5b5cf94fc7909b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1af728587ebcefec5b5cf94fc7909b9">&#9670;&nbsp;</a></span>ISR_Level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__RTEMSScoreISR.html#gad1af728587ebcefec5b5cf94fc7909b9">ISR_Level</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The following type defines the control block used to manage the interrupt level portion of the status register. </p>

</div>
</div>
<a id="gad594e7073b09d33d6b5d1dd2f313fb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad594e7073b09d33d6b5d1dd2f313fb18">&#9670;&nbsp;</a></span>ISR_Vector_number</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group__RTEMSScoreISR.html#gad594e7073b09d33d6b5d1dd2f313fb18">ISR_Vector_number</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The following type defines the type used to manage the vectors. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga559fbd0c5a6dca57b0fe7a061fe96b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga559fbd0c5a6dca57b0fe7a061fe96b3f">&#9670;&nbsp;</a></span>_ISR_Handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _ISR_Handler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ISR interrupt dispatcher. </p>
<p>This routine is the interrupt dispatcher. ALL interrupts are vectored to this routine so that minimal context can be saved and setup performed before the application's high-level language interrupt service routine is invoked. After the application's interrupt service routine returns control to this routine, it will determine if a thread dispatch is necessary. If so, it will ensure that the necessary thread scheduling operations are performed when the outermost interrupt service routine exits.</p>
<dl class="section note"><dt>Note</dt><dd>Typically implemented in assembly language. </dd></dl>

</div>
</div>
<a id="ga8be8e02047ef8c71112a4abd6fa441b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be8e02047ef8c71112a4abd6fa441b7">&#9670;&nbsp;</a></span>_ISR_Handler_initialization()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _ISR_Handler_initialization </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the ISR handler. </p>
<p>This routine performs the initialization necessary for the ISR handler. </p>

</div>
</div>
<a id="ga3b125bb9faac2fa94bd0ba0583cf5f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b125bb9faac2fa94bd0ba0583cf5f77">&#9670;&nbsp;</a></span>_ISR_Is_in_progress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool _ISR_Is_in_progress </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if an ISR in progress. </p>
<p>This function returns true if the processor is currently servicing and interrupt and false otherwise. A return value of true indicates that the caller is an interrupt service routine, NOT a thread.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Returns true when called from an ISR. </td></tr>
    <tr><td class="paramname">false</td><td>Returns false when not called from an ISR. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab90dca799ff51b1e1901a42d45e1f7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90dca799ff51b1e1901a42d45e1f7cc">&#9670;&nbsp;</a></span>RTEMS_DECLARE_GLOBAL_SYMBOL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTEMS_DECLARE_GLOBAL_SYMBOL </td>
          <td>(</td>
          <td class="paramtype">_ISR_Stack_size&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global symbol with a value equal to the configure interrupt stack size. </p>
<p>This global symbol is defined by the application configuration option CONFIGURE_INIT_TASK_STACK_SIZE via &lt;<a class="el" href="confdefs_8h.html" title="Evaluate Configuration Options.">rtems/confdefs.h</a>&gt;. </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaa99477ab97d23ea19a5fe92203fc4cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa99477ab97d23ea19a5fe92203fc4cd5">&#9670;&nbsp;</a></span>_ISR_Stack_area_begin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char _ISR_Stack_area_begin[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The interrupt stack area begin. </p>
<p>The interrupt stack area is defined by the application configuration via &lt;<a class="el" href="confdefs_8h.html" title="Evaluate Configuration Options.">rtems/confdefs.h</a>&gt;. The size of the area depends on CONFIGURE_INIT_TASK_STACK_SIZE and CONFIGURE_MAXIMUM_PROCESSORS. </p>

</div>
</div>
<a id="ga86f97480eba58b44ee331ad49daa54e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f97480eba58b44ee331ad49daa54e2">&#9670;&nbsp;</a></span>_ISR_Stack_area_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char _ISR_Stack_area_end[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The interrupt stack area end. </p>
<p>The interrupt stack area is defined by the application configuration via &lt;<a class="el" href="confdefs_8h.html" title="Evaluate Configuration Options.">rtems/confdefs.h</a>&gt;. The size of the area depends on CONFIGURE_INIT_TASK_STACK_SIZE and CONFIGURE_MAXIMUM_PROCESSORS. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
