{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557489330493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489330501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:55:30 2019 " "Processing started: Fri May 10 06:55:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489330501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489330501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpdds -c fpdds " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpdds -c fpdds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489330502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557489332634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sine_testbench-Test " "Found design unit 1: Sine_testbench-Test" {  } { { "Sine_testbench.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Sine_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345769 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sine_testbench " "Found entity 1: Sine_testbench" {  } { { "Sine_testbench.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Sine_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpdds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpdds " "Found entity 1: fpdds" {  } { { "fpdds.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpdds.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_sine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_sine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_sine-rtl " "Found design unit 1: dds_sine-rtl" {  } { { "dds_sine.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/dds_sine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345783 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_sine " "Found entity 1: dds_sine" {  } { { "dds_sine.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/dds_sine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert.vhd 20 10 " "Found 20 design units, including 10 entities, in source file myconvert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myConvert_altbarrel_shift_svf-RTL " "Found design unit 1: myConvert_altbarrel_shift_svf-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myConvert_altpriority_encoder_3v7-RTL " "Found design unit 2: myConvert_altpriority_encoder_3v7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myConvert_altpriority_encoder_3e8-RTL " "Found design unit 3: myConvert_altpriority_encoder_3e8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 myConvert_altpriority_encoder_6v7-RTL " "Found design unit 4: myConvert_altpriority_encoder_6v7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 myConvert_altpriority_encoder_6e8-RTL " "Found design unit 5: myConvert_altpriority_encoder_6e8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 myConvert_altpriority_encoder_bv7-RTL " "Found design unit 6: myConvert_altpriority_encoder_bv7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 myConvert_altpriority_encoder_be8-RTL " "Found design unit 7: myConvert_altpriority_encoder_be8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 myConvert_altpriority_encoder_rb6-RTL " "Found design unit 8: myConvert_altpriority_encoder_rb6-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 myConvert_altfp_convert_l1n-RTL " "Found design unit 9: myConvert_altfp_convert_l1n-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 myconvert-RTL " "Found design unit 10: myconvert-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "1 myConvert_altbarrel_shift_svf " "Found entity 1: myConvert_altbarrel_shift_svf" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "2 myConvert_altpriority_encoder_3v7 " "Found entity 2: myConvert_altpriority_encoder_3v7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "3 myConvert_altpriority_encoder_3e8 " "Found entity 3: myConvert_altpriority_encoder_3e8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "4 myConvert_altpriority_encoder_6v7 " "Found entity 4: myConvert_altpriority_encoder_6v7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "5 myConvert_altpriority_encoder_6e8 " "Found entity 5: myConvert_altpriority_encoder_6e8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "6 myConvert_altpriority_encoder_bv7 " "Found entity 6: myConvert_altpriority_encoder_bv7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "7 myConvert_altpriority_encoder_be8 " "Found entity 7: myConvert_altpriority_encoder_be8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "8 myConvert_altpriority_encoder_rb6 " "Found entity 8: myConvert_altpriority_encoder_rb6" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "9 myConvert_altfp_convert_l1n " "Found entity 9: myConvert_altfp_convert_l1n" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""} { "Info" "ISGN_ENTITY_NAME" "10 myConvert " "Found entity 10: myConvert" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mymult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymult1_altfp_mult_trn-RTL " "Found design unit 1: mymult1_altfp_mult_trn-RTL" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mymult1-RTL " "Found design unit 2: mymult1-RTL" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345873 ""} { "Info" "ISGN_ENTITY_NAME" "1 mymult1_altfp_mult_trn " "Found entity 1: mymult1_altfp_mult_trn" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345873 ""} { "Info" "ISGN_ENTITY_NAME" "2 mymult1 " "Found entity 2: mymult1" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constdac.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constDAC_lpm_constant_019-RTL " "Found design unit 1: constDAC_lpm_constant_019-RTL" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constdac-RTL " "Found design unit 2: constdac-RTL" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345881 ""} { "Info" "ISGN_ENTITY_NAME" "1 constDAC_lpm_constant_019 " "Found entity 1: constDAC_lpm_constant_019" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345881 ""} { "Info" "ISGN_ENTITY_NAME" "2 constDAC " "Found entity 2: constDAC" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constdac2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constdac2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constDAC2_lpm_constant_t09-RTL " "Found design unit 1: constDAC2_lpm_constant_t09-RTL" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constdac2-RTL " "Found design unit 2: constdac2-RTL" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345889 ""} { "Info" "ISGN_ENTITY_NAME" "1 constDAC2_lpm_constant_t09 " "Found entity 1: constDAC2_lpm_constant_t09" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345889 ""} { "Info" "ISGN_ENTITY_NAME" "2 constDAC2 " "Found entity 2: constDAC2" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert2.vhd 24 12 " "Found 24 design units, including 12 entities, in source file myconvert2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myConvert2_altbarrel_shift_tvf-RTL " "Found design unit 1: myConvert2_altbarrel_shift_tvf-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myConvert2_altpriority_encoder_3e8-RTL " "Found design unit 2: myConvert2_altpriority_encoder_3e8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myConvert2_altpriority_encoder_6e8-RTL " "Found design unit 3: myConvert2_altpriority_encoder_6e8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 myConvert2_altpriority_encoder_be8-RTL " "Found design unit 4: myConvert2_altpriority_encoder_be8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 myConvert2_altpriority_encoder_rf8-RTL " "Found design unit 5: myConvert2_altpriority_encoder_rf8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 myConvert2_altpriority_encoder_3v7-RTL " "Found design unit 6: myConvert2_altpriority_encoder_3v7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 myConvert2_altpriority_encoder_6v7-RTL " "Found design unit 7: myConvert2_altpriority_encoder_6v7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 myConvert2_altpriority_encoder_bv7-RTL " "Found design unit 8: myConvert2_altpriority_encoder_bv7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 myConvert2_altpriority_encoder_r08-RTL " "Found design unit 9: myConvert2_altpriority_encoder_r08-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 myConvert2_altpriority_encoder_qb6-RTL " "Found design unit 10: myConvert2_altpriority_encoder_qb6-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 myConvert2_altfp_convert_l1n-RTL " "Found design unit 11: myConvert2_altfp_convert_l1n-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 852 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 myconvert2-RTL " "Found design unit 12: myconvert2-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "1 myConvert2_altbarrel_shift_tvf " "Found entity 1: myConvert2_altbarrel_shift_tvf" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "2 myConvert2_altpriority_encoder_3e8 " "Found entity 2: myConvert2_altpriority_encoder_3e8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "3 myConvert2_altpriority_encoder_6e8 " "Found entity 3: myConvert2_altpriority_encoder_6e8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "4 myConvert2_altpriority_encoder_be8 " "Found entity 4: myConvert2_altpriority_encoder_be8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "5 myConvert2_altpriority_encoder_rf8 " "Found entity 5: myConvert2_altpriority_encoder_rf8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "6 myConvert2_altpriority_encoder_3v7 " "Found entity 6: myConvert2_altpriority_encoder_3v7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "7 myConvert2_altpriority_encoder_6v7 " "Found entity 7: myConvert2_altpriority_encoder_6v7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "8 myConvert2_altpriority_encoder_bv7 " "Found entity 8: myConvert2_altpriority_encoder_bv7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "9 myConvert2_altpriority_encoder_r08 " "Found entity 9: myConvert2_altpriority_encoder_r08" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "10 myConvert2_altpriority_encoder_qb6 " "Found entity 10: myConvert2_altpriority_encoder_qb6" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "11 myConvert2_altfp_convert_l1n " "Found entity 11: myConvert2_altfp_convert_l1n" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""} { "Info" "ISGN_ENTITY_NAME" "12 myConvert2 " "Found entity 12: myConvert2" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file divider2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider2_altfp_div_pst_22f-RTL " "Found design unit 1: divider2_altfp_div_pst_22f-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider2_altfp_div_ach-RTL " "Found design unit 2: divider2_altfp_div_ach-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider2-RTL " "Found design unit 3: divider2-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1831 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345997 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider2_altfp_div_pst_22f " "Found entity 1: divider2_altfp_div_pst_22f" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345997 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider2_altfp_div_ach " "Found entity 2: divider2_altfp_div_ach" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345997 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider2 " "Found entity 3: divider2" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489345997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489345997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg32-SYN " "Found design unit 1: shift_reg32-SYN" {  } { { "shift_reg32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_reg32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346006 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg32 " "Found entity 1: shift_reg32" {  } { { "shift_reg32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_reg32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div_test " "Found entity 1: div_test" {  } { { "div_test.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/div_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_regin32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_regin32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_regin32-SYN " "Found design unit 1: shift_regin32-SYN" {  } { { "shift_regin32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_regin32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346021 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_regin32 " "Found entity 1: shift_regin32" {  } { { "shift_regin32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_regin32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.vhd 44 22 " "Found 44 design units, including 22 entities, in source file sub32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB32_altbarrel_shift_35e-RTL " "Found design unit 1: SUB32_altbarrel_shift_35e-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SUB32_altbarrel_shift_olb-RTL " "Found design unit 2: SUB32_altbarrel_shift_olb-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SUB32_altpriority_encoder_3e8-RTL " "Found design unit 3: SUB32_altpriority_encoder_3e8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SUB32_altpriority_encoder_6e8-RTL " "Found design unit 4: SUB32_altpriority_encoder_6e8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 SUB32_altpriority_encoder_be8-RTL " "Found design unit 5: SUB32_altpriority_encoder_be8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 SUB32_altpriority_encoder_3v7-RTL " "Found design unit 6: SUB32_altpriority_encoder_3v7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 SUB32_altpriority_encoder_6v7-RTL " "Found design unit 7: SUB32_altpriority_encoder_6v7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 SUB32_altpriority_encoder_bv7-RTL " "Found design unit 8: SUB32_altpriority_encoder_bv7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 SUB32_altpriority_encoder_r08-RTL " "Found design unit 9: SUB32_altpriority_encoder_r08-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 SUB32_altpriority_encoder_rf8-RTL " "Found design unit 10: SUB32_altpriority_encoder_rf8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 SUB32_altpriority_encoder_qb6-RTL " "Found design unit 11: SUB32_altpriority_encoder_qb6-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SUB32_altpriority_encoder_nh8-RTL " "Found design unit 12: SUB32_altpriority_encoder_nh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SUB32_altpriority_encoder_qh8-RTL " "Found design unit 13: SUB32_altpriority_encoder_qh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 SUB32_altpriority_encoder_vh8-RTL " "Found design unit 14: SUB32_altpriority_encoder_vh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 SUB32_altpriority_encoder_fj8-RTL " "Found design unit 15: SUB32_altpriority_encoder_fj8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 SUB32_altpriority_encoder_n28-RTL " "Found design unit 16: SUB32_altpriority_encoder_n28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 SUB32_altpriority_encoder_q28-RTL " "Found design unit 17: SUB32_altpriority_encoder_q28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 SUB32_altpriority_encoder_v28-RTL " "Found design unit 18: SUB32_altpriority_encoder_v28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 SUB32_altpriority_encoder_f48-RTL " "Found design unit 19: SUB32_altpriority_encoder_f48-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 SUB32_altpriority_encoder_e48-RTL " "Found design unit 20: SUB32_altpriority_encoder_e48-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 SUB32_altfp_add_sub_66j-RTL " "Found design unit 21: SUB32_altfp_add_sub_66j-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 sub32-RTL " "Found design unit 22: sub32-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4776 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB32_altbarrel_shift_35e " "Found entity 1: SUB32_altbarrel_shift_35e" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "2 SUB32_altbarrel_shift_olb " "Found entity 2: SUB32_altbarrel_shift_olb" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "3 SUB32_altpriority_encoder_3e8 " "Found entity 3: SUB32_altpriority_encoder_3e8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "4 SUB32_altpriority_encoder_6e8 " "Found entity 4: SUB32_altpriority_encoder_6e8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "5 SUB32_altpriority_encoder_be8 " "Found entity 5: SUB32_altpriority_encoder_be8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "6 SUB32_altpriority_encoder_3v7 " "Found entity 6: SUB32_altpriority_encoder_3v7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "7 SUB32_altpriority_encoder_6v7 " "Found entity 7: SUB32_altpriority_encoder_6v7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "8 SUB32_altpriority_encoder_bv7 " "Found entity 8: SUB32_altpriority_encoder_bv7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "9 SUB32_altpriority_encoder_r08 " "Found entity 9: SUB32_altpriority_encoder_r08" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "10 SUB32_altpriority_encoder_rf8 " "Found entity 10: SUB32_altpriority_encoder_rf8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "11 SUB32_altpriority_encoder_qb6 " "Found entity 11: SUB32_altpriority_encoder_qb6" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "12 SUB32_altpriority_encoder_nh8 " "Found entity 12: SUB32_altpriority_encoder_nh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "13 SUB32_altpriority_encoder_qh8 " "Found entity 13: SUB32_altpriority_encoder_qh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "14 SUB32_altpriority_encoder_vh8 " "Found entity 14: SUB32_altpriority_encoder_vh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "15 SUB32_altpriority_encoder_fj8 " "Found entity 15: SUB32_altpriority_encoder_fj8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "16 SUB32_altpriority_encoder_n28 " "Found entity 16: SUB32_altpriority_encoder_n28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "17 SUB32_altpriority_encoder_q28 " "Found entity 17: SUB32_altpriority_encoder_q28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "18 SUB32_altpriority_encoder_v28 " "Found entity 18: SUB32_altpriority_encoder_v28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "19 SUB32_altpriority_encoder_f48 " "Found entity 19: SUB32_altpriority_encoder_f48" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "20 SUB32_altpriority_encoder_e48 " "Found entity 20: SUB32_altpriority_encoder_e48" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "21 SUB32_altfp_add_sub_66j " "Found entity 21: SUB32_altfp_add_sub_66j" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""} { "Info" "ISGN_ENTITY_NAME" "22 SUB32 " "Found entity 22: SUB32" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diff " "Found entity 1: diff" {  } { { "diff.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memristor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memristor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memristor " "Found entity 1: memristor" {  } { { "memristor.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deltat.vhd 4 2 " "Found 4 design units, including 2 entities, in source file deltat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deltaT_lpm_constant_o49-RTL " "Found design unit 1: deltaT_lpm_constant_o49-RTL" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346100 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 deltat-RTL " "Found design unit 2: deltat-RTL" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346100 ""} { "Info" "ISGN_ENTITY_NAME" "1 deltaT_lpm_constant_o49 " "Found entity 1: deltaT_lpm_constant_o49" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346100 ""} { "Info" "ISGN_ENTITY_NAME" "2 deltaT " "Found entity 2: deltaT" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmin.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rmin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rmin_lpm_constant_139-RTL " "Found design unit 1: rmin_lpm_constant_139-RTL" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346109 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rmin-RTL " "Found design unit 2: rmin-RTL" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346109 ""} { "Info" "ISGN_ENTITY_NAME" "1 rmin_lpm_constant_139 " "Found entity 1: rmin_lpm_constant_139" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346109 ""} { "Info" "ISGN_ENTITY_NAME" "2 rmin " "Found entity 2: rmin" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmax.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rmax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rmax_lpm_constant_c39-RTL " "Found design unit 1: rmax_lpm_constant_c39-RTL" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346117 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rmax-RTL " "Found design unit 2: rmax-RTL" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346117 ""} { "Info" "ISGN_ENTITY_NAME" "1 rmax_lpm_constant_c39 " "Found entity 1: rmax_lpm_constant_c39" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346117 ""} { "Info" "ISGN_ENTITY_NAME" "2 rmax " "Found entity 2: rmax" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmeup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxmeup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxmeup-SYN " "Found design unit 1: muxmeup-SYN" {  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346125 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMeUp " "Found entity 1: muxMeUp" {  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 44 22 " "Found 44 design units, including 22 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32_altbarrel_shift_35e-RTL " "Found design unit 1: add32_altbarrel_shift_35e-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add32_altbarrel_shift_olb-RTL " "Found design unit 2: add32_altbarrel_shift_olb-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 add32_altpriority_encoder_3e8-RTL " "Found design unit 3: add32_altpriority_encoder_3e8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add32_altpriority_encoder_6e8-RTL " "Found design unit 4: add32_altpriority_encoder_6e8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 add32_altpriority_encoder_be8-RTL " "Found design unit 5: add32_altpriority_encoder_be8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 add32_altpriority_encoder_3v7-RTL " "Found design unit 6: add32_altpriority_encoder_3v7-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 add32_altpriority_encoder_6v7-RTL " "Found design unit 7: add32_altpriority_encoder_6v7-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 add32_altpriority_encoder_bv7-RTL " "Found design unit 8: add32_altpriority_encoder_bv7-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 add32_altpriority_encoder_r08-RTL " "Found design unit 9: add32_altpriority_encoder_r08-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 add32_altpriority_encoder_rf8-RTL " "Found design unit 10: add32_altpriority_encoder_rf8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 add32_altpriority_encoder_qb6-RTL " "Found design unit 11: add32_altpriority_encoder_qb6-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 add32_altpriority_encoder_nh8-RTL " "Found design unit 12: add32_altpriority_encoder_nh8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 add32_altpriority_encoder_qh8-RTL " "Found design unit 13: add32_altpriority_encoder_qh8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 add32_altpriority_encoder_vh8-RTL " "Found design unit 14: add32_altpriority_encoder_vh8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 add32_altpriority_encoder_fj8-RTL " "Found design unit 15: add32_altpriority_encoder_fj8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 add32_altpriority_encoder_n28-RTL " "Found design unit 16: add32_altpriority_encoder_n28-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 add32_altpriority_encoder_q28-RTL " "Found design unit 17: add32_altpriority_encoder_q28-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 add32_altpriority_encoder_v28-RTL " "Found design unit 18: add32_altpriority_encoder_v28-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 add32_altpriority_encoder_f48-RTL " "Found design unit 19: add32_altpriority_encoder_f48-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 add32_altpriority_encoder_e48-RTL " "Found design unit 20: add32_altpriority_encoder_e48-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 add32_altfp_add_sub_55j-RTL " "Found design unit 21: add32_altfp_add_sub_55j-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 add32-RTL " "Found design unit 22: add32-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32_altbarrel_shift_35e " "Found entity 1: add32_altbarrel_shift_35e" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "2 add32_altbarrel_shift_olb " "Found entity 2: add32_altbarrel_shift_olb" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "3 add32_altpriority_encoder_3e8 " "Found entity 3: add32_altpriority_encoder_3e8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "4 add32_altpriority_encoder_6e8 " "Found entity 4: add32_altpriority_encoder_6e8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "5 add32_altpriority_encoder_be8 " "Found entity 5: add32_altpriority_encoder_be8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "6 add32_altpriority_encoder_3v7 " "Found entity 6: add32_altpriority_encoder_3v7" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "7 add32_altpriority_encoder_6v7 " "Found entity 7: add32_altpriority_encoder_6v7" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "8 add32_altpriority_encoder_bv7 " "Found entity 8: add32_altpriority_encoder_bv7" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "9 add32_altpriority_encoder_r08 " "Found entity 9: add32_altpriority_encoder_r08" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "10 add32_altpriority_encoder_rf8 " "Found entity 10: add32_altpriority_encoder_rf8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "11 add32_altpriority_encoder_qb6 " "Found entity 11: add32_altpriority_encoder_qb6" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "12 add32_altpriority_encoder_nh8 " "Found entity 12: add32_altpriority_encoder_nh8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "13 add32_altpriority_encoder_qh8 " "Found entity 13: add32_altpriority_encoder_qh8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "14 add32_altpriority_encoder_vh8 " "Found entity 14: add32_altpriority_encoder_vh8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "15 add32_altpriority_encoder_fj8 " "Found entity 15: add32_altpriority_encoder_fj8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "16 add32_altpriority_encoder_n28 " "Found entity 16: add32_altpriority_encoder_n28" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "17 add32_altpriority_encoder_q28 " "Found entity 17: add32_altpriority_encoder_q28" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "18 add32_altpriority_encoder_v28 " "Found entity 18: add32_altpriority_encoder_v28" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "19 add32_altpriority_encoder_f48 " "Found entity 19: add32_altpriority_encoder_f48" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "20 add32_altpriority_encoder_e48 " "Found entity 20: add32_altpriority_encoder_e48" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "21 add32_altfp_add_sub_55j " "Found entity 21: add32_altfp_add_sub_55j" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""} { "Info" "ISGN_ENTITY_NAME" "22 add32 " "Found entity 22: add32" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regy-SYN " "Found design unit 1: regy-SYN" {  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346190 ""} { "Info" "ISGN_ENTITY_NAME" "1 regy " "Found entity 1: regy" {  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpcomparegreat.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpcomparegreat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpCompareGreat_altfp_compare_38b-RTL " "Found design unit 1: fpCompareGreat_altfp_compare_38b-RTL" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346236 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpcomparegreat-RTL " "Found design unit 2: fpcomparegreat-RTL" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346236 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpCompareGreat_altfp_compare_38b " "Found entity 1: fpCompareGreat_altfp_compare_38b" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346236 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpCompareGreat " "Found entity 2: fpCompareGreat" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpcompareless.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpcompareless.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpCompareLess_altfp_compare_88b-RTL " "Found design unit 1: fpCompareLess_altfp_compare_88b-RTL" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346282 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpcompareless-RTL " "Found design unit 2: fpcompareless-RTL" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346282 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpCompareLess_altfp_compare_88b " "Found entity 1: fpCompareLess_altfp_compare_88b" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346282 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpCompareLess " "Found entity 2: fpCompareLess" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compequal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compequal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compequal-SYN " "Found design unit 1: compequal-SYN" {  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346289 ""} { "Info" "ISGN_ENTITY_NAME" "1 compEqual " "Found entity 1: compEqual" {  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolutely.vhd 4 2 " "Found 4 design units, including 2 entities, in source file absolutely.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolutely_altfp_abs_t0a-RTL " "Found design unit 1: absolutely_altfp_abs_t0a-RTL" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346332 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 absolutely-RTL " "Found design unit 2: absolutely-RTL" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346332 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolutely_altfp_abs_t0a " "Found entity 1: absolutely_altfp_abs_t0a" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346332 ""} { "Info" "ISGN_ENTITY_NAME" "2 absolutely " "Found entity 2: absolutely" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alpha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alpha_lpm_constant_p59-RTL " "Found design unit 1: alpha_lpm_constant_p59-RTL" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alpha-RTL " "Found design unit 2: alpha-RTL" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346341 ""} { "Info" "ISGN_ENTITY_NAME" "1 alpha_lpm_constant_p59 " "Found entity 1: alpha_lpm_constant_p59" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346341 ""} { "Info" "ISGN_ENTITY_NAME" "2 alpha " "Found entity 2: alpha" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beta.vhd 4 2 " "Found 4 design units, including 2 entities, in source file beta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beta_lpm_constant_t49-RTL " "Found design unit 1: beta_lpm_constant_t49-RTL" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 beta-RTL " "Found design unit 2: beta-RTL" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346349 ""} { "Info" "ISGN_ENTITY_NAME" "1 beta_lpm_constant_t49 " "Found entity 1: beta_lpm_constant_t49" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346349 ""} { "Info" "ISGN_ENTITY_NAME" "2 beta " "Found entity 2: beta" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsies.vhd 4 2 " "Found 4 design units, including 2 entities, in source file halfsies.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsies_lpm_constant_k29-RTL " "Found design unit 1: halfsies_lpm_constant_k29-RTL" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346357 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsies-RTL " "Found design unit 2: halfsies-RTL" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346357 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsies_lpm_constant_k29 " "Found entity 1: halfsies_lpm_constant_k29" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346357 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfsies " "Found entity 2: halfsies" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold.vhd 4 2 " "Found 4 design units, including 2 entities, in source file threshold.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold_lpm_constant_549-RTL " "Found design unit 1: threshold_lpm_constant_549-RTL" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 threshold-RTL " "Found design unit 2: threshold-RTL" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346365 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold_lpm_constant_549 " "Found entity 1: threshold_lpm_constant_549" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346365 ""} { "Info" "ISGN_ENTITY_NAME" "2 threshold " "Found entity 2: threshold" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtester.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memtester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memtester " "Found entity 1: memtester" {  } { { "memtester.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memtester.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtesterfpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memtesterfpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memtesterFPGA " "Found entity 1: memtesterFPGA" {  } { { "memtesterFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memtesterFPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fcw.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fcw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcw_lpm_constant_l29-RTL " "Found design unit 1: fcw_lpm_constant_l29-RTL" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fcw-RTL " "Found design unit 2: fcw-RTL" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346385 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcw_lpm_constant_l29 " "Found entity 1: fcw_lpm_constant_l29" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346385 ""} { "Info" "ISGN_ENTITY_NAME" "2 fcw " "Found entity 2: fcw" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vtebe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vtebe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vtebe-SYN " "Found design unit 1: vtebe-SYN" {  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vtebe " "Found entity 1: Vtebe" {  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midr.vhd 4 2 " "Found 4 design units, including 2 entities, in source file midr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDR_altfp_compare_58b-RTL " "Found design unit 1: MIDR_altfp_compare_58b-RTL" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 midr-RTL " "Found design unit 2: midr-RTL" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346436 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDR_altfp_compare_58b " "Found entity 1: MIDR_altfp_compare_58b" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346436 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIDR " "Found entity 2: MIDR" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midrconst.vhd 4 2 " "Found 4 design units, including 2 entities, in source file midrconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDRCONST_lpm_constant_439-RTL " "Found design unit 1: MIDRCONST_lpm_constant_439-RTL" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 midrconst-RTL " "Found design unit 2: midrconst-RTL" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346444 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDRCONST_lpm_constant_439 " "Found entity 1: MIDRCONST_lpm_constant_439" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346444 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIDRCONST " "Found entity 2: MIDRCONST" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pavdogfpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pavdogfpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pavDOGFPGA " "Found entity 1: pavDOGFPGA" {  } { { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock1-SYN " "Found design unit 1: clock1-SYN" {  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346458 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock1 " "Found entity 1: Clock1" {  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockTest " "Found entity 1: clockTest" {  } { { "clockTest.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/clockTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file clk1const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK1Const_lpm_constant_f29-RTL " "Found design unit 1: CLK1Const_lpm_constant_f29-RTL" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk1const-RTL " "Found design unit 2: clk1const-RTL" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346472 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK1Const_lpm_constant_f29 " "Found entity 1: CLK1Const_lpm_constant_f29" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346472 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK1Const " "Found entity 2: CLK1Const" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk2const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file clk2const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK2Const_lpm_constant_b49-RTL " "Found design unit 1: CLK2Const_lpm_constant_b49-RTL" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk2const-RTL " "Found design unit 2: clk2const-RTL" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346480 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK2Const_lpm_constant_b49 " "Found entity 1: CLK2Const_lpm_constant_b49" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346480 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK2Const " "Found entity 2: CLK2Const" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtotconst.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rtotconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTOTConst_lpm_constant_s19-RTL " "Found design unit 1: RTOTConst_lpm_constant_s19-RTL" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346488 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rtotconst-RTL " "Found design unit 2: rtotconst-RTL" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346488 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTOTConst_lpm_constant_s19 " "Found entity 1: RTOTConst_lpm_constant_s19" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346488 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOTConst " "Found entity 2: RTOTConst" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file r1const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R1Const_lpm_constant_r29-RTL " "Found design unit 1: R1Const_lpm_constant_r29-RTL" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 r1const-RTL " "Found design unit 2: r1const-RTL" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346496 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1Const_lpm_constant_r29 " "Found entity 1: R1Const_lpm_constant_r29" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346496 ""} { "Info" "ISGN_ENTITY_NAME" "2 R1Const " "Found entity 2: R1Const" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file r2const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R2Const_lpm_constant_s29-RTL " "Found design unit 1: R2Const_lpm_constant_s29-RTL" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346503 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 r2const-RTL " "Found design unit 2: r2const-RTL" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346503 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2Const_lpm_constant_s29 " "Found entity 1: R2Const_lpm_constant_s29" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346503 ""} { "Info" "ISGN_ENTITY_NAME" "2 R2Const " "Found entity 2: R2Const" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pavthresh.vhd 4 2 " "Found 4 design units, including 2 entities, in source file pavthresh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PavThresh_lpm_constant_269-RTL " "Found design unit 1: PavThresh_lpm_constant_269-RTL" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pavthresh-RTL " "Found design unit 2: pavthresh-RTL" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346511 ""} { "Info" "ISGN_ENTITY_NAME" "1 PavThresh_lpm_constant_269 " "Found entity 1: PavThresh_lpm_constant_269" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346511 ""} { "Info" "ISGN_ENTITY_NAME" "2 PavThresh " "Found entity 2: PavThresh" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pavdogsim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pavdogsim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pavDOGSIM " "Found entity 1: pavDOGSIM" {  } { { "pavDOGSIM.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGSIM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489346518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489346518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pavDOGFPGA " "Elaborating entity \"pavDOGFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557489347493 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst5 " "Block or symbol \"GND\" of instance \"inst5\" overlaps another block or symbol" {  } { { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 976 1056 1088 1008 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1557489347499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareLess fpCompareLess:inst1 " "Elaborating entity \"fpCompareLess\" for hierarchy \"fpCompareLess:inst1\"" {  } { { "pavDOGFPGA.bdf" "inst1" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1272 2880 3064 1472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareLess_altfp_compare_88b fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component " "Elaborating entity \"fpCompareLess_altfp_compare_88b\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\"" {  } { { "fpCompareLess.vhd" "fpCompareLess_altfp_compare_88b_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\"" {  } { { "fpCompareLess.vhd" "cmpr1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\"" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347729 ""}  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489347729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kci " "Found entity 1: cmpr_kci" {  } { { "db/cmpr_kci.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_kci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489347810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489347810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kci fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated " "Elaborating entity \"cmpr_kci\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\"" {  } { { "fpCompareLess.vhd" "cmpr4" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\"" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489347940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489347940 ""}  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489347940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jci " "Found entity 1: cmpr_jci" {  } { { "db/cmpr_jci.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_jci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489348019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489348019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jci fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\|cmpr_jci:auto_generated " "Elaborating entity \"cmpr_jci\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\|cmpr_jci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult1 mymult1:inst15 " "Elaborating entity \"mymult1\" for hierarchy \"mymult1:inst15\"" {  } { { "pavDOGFPGA.bdf" "inst15" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1264 2480 2704 1424 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult1_altfp_mult_trn mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component " "Elaborating entity \"mymult1_altfp_mult_trn\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\"" {  } { { "mymult1.vhd" "mymult1_altfp_mult_trn_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mymult1.vhd" "exp_add_adder" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348202 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489348202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489348295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489348295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mymult1.vhd" "exp_adj_adder" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348357 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489348357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489348458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489348458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mymult1.vhd" "exp_bias_subtr" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1337 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348533 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1337 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489348533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489348638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489348638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "mymult1.vhd" "man_round_adder" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348695 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489348695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489348789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489348789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "mymult1.vhd" "man_product2_mult" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489348956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489348956 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489348956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489349051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489349051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMeUp muxMeUp:inst17 " "Elaborating entity \"muxMeUp\" for hierarchy \"muxMeUp:inst17\"" {  } { { "pavDOGFPGA.bdf" "inst17" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1192 2280 2424 1272 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxMeUp:inst17\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxMeUp.vhd" "LPM_MUX_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxMeUp:inst17\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxMeUp:inst17\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349219 ""}  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489349219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_69e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_69e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_69e " "Found entity 1: mux_69e" {  } { { "db/mux_69e.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mux_69e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489349315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489349315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_69e muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated " "Elaborating entity \"mux_69e\" for hierarchy \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memristor memristor:inst " "Elaborating entity \"memristor\" for hierarchy \"memristor:inst\"" {  } { { "pavDOGFPGA.bdf" "inst" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1112 1600 1792 1272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2 memristor:inst\|divider2:inst20 " "Elaborating entity \"divider2\" for hierarchy \"memristor:inst\|divider2:inst20\"" {  } { { "memristor.bdf" "inst20" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -408 1944 2128 -208 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2_altfp_div_ach memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component " "Elaborating entity \"divider2_altfp_div_ach\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\"" {  } { { "divider2.vhd" "divider2_altfp_div_ach_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2_altfp_div_pst_22f memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1 " "Elaborating entity \"divider2_altfp_div_pst_22f\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\"" {  } { { "divider2.vhd" "altfp_div_pst1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w divider2.vhd(329) " "Verilog HDL or VHDL warning at divider2.vhd(329): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557489349395 "|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divider2.vhd" "altsyncram3" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE divider2.hex " "Parameter \"INIT_FILE\" = \"divider2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV E " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349625 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489349625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sk3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sk3 " "Found entity 1: altsyncram_0sk3" {  } { { "db/altsyncram_0sk3.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_0sk3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489349740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489349740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sk3 memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated " "Elaborating entity \"altsyncram_0sk3\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divider2.vhd" "bias_addition" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489349871 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489349871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pi " "Found entity 1: add_sub_4pi" {  } { { "db/add_sub_4pi.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_4pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489349963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489349963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pi memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated " "Elaborating entity \"add_sub_4pi\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489349970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divider2.vhd" "exp_sub" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350020 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489350113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489350113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divider2.vhd" "quotient_process" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350170 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sug " "Found entity 1: add_sub_sug" {  } { { "db/add_sub_sug.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_sug.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489350261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489350261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sug memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_sug:auto_generated " "Elaborating entity \"add_sub_sug\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_sug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divider2.vhd" "remainder_sub_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350318 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4lg " "Found entity 1: add_sub_4lg" {  } { { "db/add_sub_4lg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_4lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489350411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489350411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4lg memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_4lg:auto_generated " "Elaborating entity \"add_sub_4lg\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_4lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divider2.vhd" "cmpr2" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350467 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u3i " "Found entity 1: cmpr_u3i" {  } { { "db/cmpr_u3i.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_u3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489350549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489350549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u3i memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated " "Elaborating entity \"cmpr_u3i\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divider2.vhd" "a1_prod" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350598 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cjt " "Found entity 1: mult_cjt" {  } { { "db/mult_cjt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_cjt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489350691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489350691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cjt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_cjt:auto_generated " "Elaborating entity \"mult_cjt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_cjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divider2.vhd" "b1_prod" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1683 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350748 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1683 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9jt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9jt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9jt " "Found entity 1: mult_9jt" {  } { { "db/mult_9jt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_9jt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489350846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489350846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9jt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_9jt:auto_generated " "Elaborating entity \"mult_9jt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_9jt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divider2.vhd" "q_partial_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489350906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489350906 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489350906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijt " "Found entity 1: mult_ijt" {  } { { "db/mult_ijt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_ijt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489351003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489351003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated " "Elaborating entity \"mult_ijt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divider2.vhd" "remainder_mult_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489351113 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489351113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gjt " "Found entity 1: mult_gjt" {  } { { "db/mult_gjt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_gjt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489351210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489351210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gjt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_gjt:auto_generated " "Elaborating entity \"mult_gjt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_gjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32 memristor:inst\|SUB32:inst " "Elaborating entity \"SUB32\" for hierarchy \"memristor:inst\|SUB32:inst\"" {  } { { "memristor.bdf" "inst" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -104 80 264 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altfp_add_sub_66j memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component " "Elaborating entity \"SUB32_altfp_add_sub_66j\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\"" {  } { { "SUB32.vhd" "SUB32_altfp_add_sub_66j_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altbarrel_shift_35e memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"SUB32_altbarrel_shift_35e\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "SUB32.vhd" "lbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altbarrel_shift_olb memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"SUB32_altbarrel_shift_olb\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "SUB32.vhd" "rbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 3988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_qb6 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"SUB32_altpriority_encoder_qb6\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "SUB32.vhd" "leading_zeroes_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_r08 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"SUB32_altpriority_encoder_r08\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "SUB32.vhd" "altpriority_encoder7" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_be8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"SUB32_altpriority_encoder_be8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "SUB32.vhd" "altpriority_encoder10" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_6e8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"SUB32_altpriority_encoder_6e8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "SUB32.vhd" "altpriority_encoder11" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_3e8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11\|SUB32_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"SUB32_altpriority_encoder_3e8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11\|SUB32_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "SUB32.vhd" "altpriority_encoder13" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_bv7 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"SUB32_altpriority_encoder_bv7\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "SUB32.vhd" "altpriority_encoder9" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_6v7 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"SUB32_altpriority_encoder_6v7\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "SUB32.vhd" "altpriority_encoder15" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_3v7 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15\|SUB32_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"SUB32_altpriority_encoder_3v7\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15\|SUB32_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "SUB32.vhd" "altpriority_encoder17" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_rf8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"SUB32_altpriority_encoder_rf8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "SUB32.vhd" "altpriority_encoder8" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_e48 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"SUB32_altpriority_encoder_e48\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "SUB32.vhd" "trailing_zeros_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_fj8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"SUB32_altpriority_encoder_fj8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "SUB32.vhd" "altpriority_encoder21" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_vh8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"SUB32_altpriority_encoder_vh8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "SUB32.vhd" "altpriority_encoder23" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_qh8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"SUB32_altpriority_encoder_qh8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "SUB32.vhd" "altpriority_encoder25" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_nh8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25\|SUB32_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"SUB32_altpriority_encoder_nh8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25\|SUB32_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "SUB32.vhd" "altpriority_encoder27" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_f48 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"SUB32_altpriority_encoder_f48\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "SUB32.vhd" "altpriority_encoder22" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_v28 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"SUB32_altpriority_encoder_v28\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "SUB32.vhd" "altpriority_encoder30" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489351988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_q28 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"SUB32_altpriority_encoder_q28\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "SUB32.vhd" "altpriority_encoder32" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_n28 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32\|SUB32_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"SUB32_altpriority_encoder_n28\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32\|SUB32_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "SUB32.vhd" "altpriority_encoder34" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "SUB32.vhd" "add_sub1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352077 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489352175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489352175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2\"" {  } { { "SUB32.vhd" "add_sub2" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4529 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352236 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4529 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "SUB32.vhd" "add_sub3" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4540 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352316 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4540 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489352412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489352412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "SUB32.vhd" "add_sub4" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352470 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489352568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489352568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "SUB32.vhd" "add_sub5" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352626 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489352721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489352721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6\"" {  } { { "SUB32.vhd" "add_sub6" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4578 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352779 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4578 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "SUB32.vhd" "man_2comp_res_lower" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489352859 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489352859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ql " "Found entity 1: add_sub_3ql" {  } { { "db/add_sub_3ql.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_3ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489352958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489352958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ql memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated " "Elaborating entity \"add_sub_3ql\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489352966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "SUB32.vhd" "man_2comp_res_upper0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353019 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8bl " "Found entity 1: add_sub_8bl" {  } { { "db/add_sub_8bl.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_8bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489353119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489353119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8bl memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated " "Elaborating entity \"add_sub_8bl\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "SUB32.vhd" "man_2comp_res_upper1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353178 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "SUB32.vhd" "man_add_sub_upper0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353312 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "SUB32.vhd" "man_add_sub_upper1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353394 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "SUB32.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353478 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489353585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489353585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "SUB32.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353654 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489353761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489353761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "SUB32.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489353832 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489353832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489353927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489353927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regy memristor:inst\|regy:inst11 " "Elaborating entity \"regy\" for hierarchy \"memristor:inst\|regy:inst11\"" {  } { { "memristor.bdf" "inst11" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -160 1888 2032 -48 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489353972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "regy.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354095 ""}  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489354095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compEqual memristor:inst\|compEqual:inst13 " "Elaborating entity \"compEqual\" for hierarchy \"memristor:inst\|compEqual:inst13\"" {  } { { "memristor.bdf" "inst13" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { 184 -16 112 280 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compEqual.vhd" "LPM_COMPARE_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489354294 ""}  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489354294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0cj " "Found entity 1: cmpr_0cj" {  } { { "db/cmpr_0cj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_0cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489354385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489354385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0cj memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\|cmpr_0cj:auto_generated " "Elaborating entity \"cmpr_0cj\" for hierarchy \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\|cmpr_0cj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareGreat memristor:inst\|fpCompareGreat:inst16 " "Elaborating entity \"fpCompareGreat\" for hierarchy \"memristor:inst\|fpCompareGreat:inst16\"" {  } { { "memristor.bdf" "inst16" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -64 1296 1480 136 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareGreat_altfp_compare_38b memristor:inst\|fpCompareGreat:inst16\|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component " "Elaborating entity \"fpCompareGreat_altfp_compare_38b\" for hierarchy \"memristor:inst\|fpCompareGreat:inst16\|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component\"" {  } { { "fpCompareGreat.vhd" "fpCompareGreat_altfp_compare_38b_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 memristor:inst\|add32:inst10 " "Elaborating entity \"add32\" for hierarchy \"memristor:inst\|add32:inst10\"" {  } { { "memristor.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -144 792 976 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altfp_add_sub_55j memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component " "Elaborating entity \"add32_altfp_add_sub_55j\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\"" {  } { { "add32.vhd" "add32_altfp_add_sub_55j_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altbarrel_shift_35e memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"add32_altbarrel_shift_35e\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "add32.vhd" "lbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altbarrel_shift_olb memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"add32_altbarrel_shift_olb\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "add32.vhd" "rbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_qb6 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"add32_altpriority_encoder_qb6\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "add32.vhd" "leading_zeroes_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_r08 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"add32_altpriority_encoder_r08\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "add32.vhd" "altpriority_encoder7" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_be8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"add32_altpriority_encoder_be8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "add32.vhd" "altpriority_encoder10" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_6e8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"add32_altpriority_encoder_6e8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "add32.vhd" "altpriority_encoder11" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_3e8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11\|add32_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"add32_altpriority_encoder_3e8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11\|add32_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "add32.vhd" "altpriority_encoder13" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_bv7 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"add32_altpriority_encoder_bv7\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "add32.vhd" "altpriority_encoder9" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_6v7 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"add32_altpriority_encoder_6v7\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "add32.vhd" "altpriority_encoder15" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_3v7 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15\|add32_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"add32_altpriority_encoder_3v7\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15\|add32_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "add32.vhd" "altpriority_encoder17" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489354948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_rf8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"add32_altpriority_encoder_rf8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "add32.vhd" "altpriority_encoder8" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_e48 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"add32_altpriority_encoder_e48\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "add32.vhd" "trailing_zeros_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_fj8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"add32_altpriority_encoder_fj8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "add32.vhd" "altpriority_encoder21" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_vh8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"add32_altpriority_encoder_vh8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "add32.vhd" "altpriority_encoder23" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_qh8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"add32_altpriority_encoder_qh8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "add32.vhd" "altpriority_encoder25" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_nh8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25\|add32_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"add32_altpriority_encoder_nh8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25\|add32_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "add32.vhd" "altpriority_encoder27" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_f48 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"add32_altpriority_encoder_f48\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "add32.vhd" "altpriority_encoder22" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_v28 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"add32_altpriority_encoder_v28\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "add32.vhd" "altpriority_encoder30" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_q28 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"add32_altpriority_encoder_q28\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "add32.vhd" "altpriority_encoder32" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_n28 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32\|add32_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"add32_altpriority_encoder_n28\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32\|add32_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "add32.vhd" "altpriority_encoder34" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489355540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff memristor:inst\|diff:inst2 " "Elaborating entity \"diff\" for hierarchy \"memristor:inst\|diff:inst2\"" {  } { { "memristor.bdf" "inst2" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -112 312 520 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489356620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beta memristor:inst\|diff:inst2\|beta:inst11 " "Elaborating entity \"beta\" for hierarchy \"memristor:inst\|diff:inst2\|beta:inst11\"" {  } { { "diff.bdf" "inst11" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 152 48 160 200 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489358446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beta_lpm_constant_t49 memristor:inst\|diff:inst2\|beta:inst11\|beta_lpm_constant_t49:beta_lpm_constant_t49_component " "Elaborating entity \"beta_lpm_constant_t49\" for hierarchy \"memristor:inst\|diff:inst2\|beta:inst11\|beta_lpm_constant_t49:beta_lpm_constant_t49_component\"" {  } { { "beta.vhd" "beta_lpm_constant_t49_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489358460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha memristor:inst\|diff:inst2\|alpha:inst10 " "Elaborating entity \"alpha\" for hierarchy \"memristor:inst\|diff:inst2\|alpha:inst10\"" {  } { { "diff.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 304 40 152 352 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489360467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha_lpm_constant_p59 memristor:inst\|diff:inst2\|alpha:inst10\|alpha_lpm_constant_p59:alpha_lpm_constant_p59_component " "Elaborating entity \"alpha_lpm_constant_p59\" for hierarchy \"memristor:inst\|diff:inst2\|alpha:inst10\|alpha_lpm_constant_p59:alpha_lpm_constant_p59_component\"" {  } { { "alpha.vhd" "alpha_lpm_constant_p59_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489360481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsies memristor:inst\|diff:inst2\|halfsies:inst12 " "Elaborating entity \"halfsies\" for hierarchy \"memristor:inst\|diff:inst2\|halfsies:inst12\"" {  } { { "diff.bdf" "inst12" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 328 552 664 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489360496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsies_lpm_constant_k29 memristor:inst\|diff:inst2\|halfsies:inst12\|halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component " "Elaborating entity \"halfsies_lpm_constant_k29\" for hierarchy \"memristor:inst\|diff:inst2\|halfsies:inst12\|halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component\"" {  } { { "halfsies.vhd" "halfsies_lpm_constant_k29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489360510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolutely memristor:inst\|diff:inst2\|absolutely:inst8 " "Elaborating entity \"absolutely\" for hierarchy \"memristor:inst\|diff:inst2\|absolutely:inst8\"" {  } { { "diff.bdf" "inst8" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 504 592 800 632 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489362034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolutely_altfp_abs_t0a memristor:inst\|diff:inst2\|absolutely:inst8\|absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component " "Elaborating entity \"absolutely_altfp_abs_t0a\" for hierarchy \"memristor:inst\|diff:inst2\|absolutely:inst8\|absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component\"" {  } { { "absolutely.vhd" "absolutely_altfp_abs_t0a_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489362048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold memristor:inst\|diff:inst2\|threshold:inst13 " "Elaborating entity \"threshold\" for hierarchy \"memristor:inst\|diff:inst2\|threshold:inst13\"" {  } { { "diff.bdf" "inst13" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 672 -16 96 720 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489363630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold_lpm_constant_549 memristor:inst\|diff:inst2\|threshold:inst13\|threshold_lpm_constant_549:threshold_lpm_constant_549_component " "Elaborating entity \"threshold_lpm_constant_549\" for hierarchy \"memristor:inst\|diff:inst2\|threshold:inst13\|threshold_lpm_constant_549:threshold_lpm_constant_549_component\"" {  } { { "threshold.vhd" "threshold_lpm_constant_549_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489363647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deltaT memristor:inst\|deltaT:inst1 " "Elaborating entity \"deltaT\" for hierarchy \"memristor:inst\|deltaT:inst1\"" {  } { { "memristor.bdf" "inst1" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -16 376 488 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deltaT_lpm_constant_o49 memristor:inst\|deltaT:inst1\|deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component " "Elaborating entity \"deltaT_lpm_constant_o49\" for hierarchy \"memristor:inst\|deltaT:inst1\|deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component\"" {  } { { "deltaT.vhd" "deltaT_lpm_constant_o49_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmax memristor:inst\|rmax:inst5 " "Elaborating entity \"rmax\" for hierarchy \"memristor:inst\|rmax:inst5\"" {  } { { "memristor.bdf" "inst5" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -240 1080 1192 -192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmax_lpm_constant_c39 memristor:inst\|rmax:inst5\|rmax_lpm_constant_c39:rmax_lpm_constant_c39_component " "Elaborating entity \"rmax_lpm_constant_c39\" for hierarchy \"memristor:inst\|rmax:inst5\|rmax_lpm_constant_c39:rmax_lpm_constant_c39_component\"" {  } { { "rmax.vhd" "rmax_lpm_constant_c39_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmin memristor:inst\|rmin:inst4 " "Elaborating entity \"rmin\" for hierarchy \"memristor:inst\|rmin:inst4\"" {  } { { "memristor.bdf" "inst4" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -208 856 968 -160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmin_lpm_constant_139 memristor:inst\|rmin:inst4\|rmin_lpm_constant_139:rmin_lpm_constant_139_component " "Elaborating entity \"rmin_lpm_constant_139\" for hierarchy \"memristor:inst\|rmin:inst4\|rmin_lpm_constant_139:rmin_lpm_constant_139_component\"" {  } { { "rmin.vhd" "rmin_lpm_constant_139_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vtebe Vtebe:inst12 " "Elaborating entity \"Vtebe\" for hierarchy \"Vtebe:inst12\"" {  } { { "pavDOGFPGA.bdf" "inst12" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1208 1416 1528 1256 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Vtebe.vhd" "LPM_CONSTANT_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489365501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489365501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489365501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489365501 ""}  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489365501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1 Clock1:inst18 " "Elaborating entity \"Clock1\" for hierarchy \"Clock1:inst18\"" {  } { { "pavDOGFPGA.bdf" "inst18" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 936 600 840 1104 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489365899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock1:inst18\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock1:inst18\|altpll:altpll_component\"" {  } { { "Clock1.vhd" "altpll_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock1:inst18\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock1:inst18\|altpll:altpll_component\"" {  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock1:inst18\|altpll:altpll_component " "Instantiated megafunction \"Clock1:inst18\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 25 " "Parameter \"clk0_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489366059 ""}  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489366059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock1_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock1_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock1_altpll1 " "Found entity 1: Clock1_altpll1" {  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489366180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489366180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1_altpll1 Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated " "Elaborating entity \"Clock1_altpll1\" for hierarchy \"Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK2Const CLK2Const:inst10 " "Elaborating entity \"CLK2Const\" for hierarchy \"CLK2Const:inst10\"" {  } { { "pavDOGFPGA.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 808 952 1064 856 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK2Const_lpm_constant_b49 CLK2Const:inst10\|CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component " "Elaborating entity \"CLK2Const_lpm_constant_b49\" for hierarchy \"CLK2Const:inst10\|CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component\"" {  } { { "CLK2Const.vhd" "CLK2Const_lpm_constant_b49_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOTConst RTOTConst:inst22 " "Elaborating entity \"RTOTConst\" for hierarchy \"RTOTConst:inst22\"" {  } { { "pavDOGFPGA.bdf" "inst22" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 672 1320 1432 720 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOTConst_lpm_constant_s19 RTOTConst:inst22\|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component " "Elaborating entity \"RTOTConst_lpm_constant_s19\" for hierarchy \"RTOTConst:inst22\|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component\"" {  } { { "RTOTConst.vhd" "RTOTConst_lpm_constant_s19_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489366875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK1Const CLK1Const:inst9 " "Elaborating entity \"CLK1Const\" for hierarchy \"CLK1Const:inst9\"" {  } { { "pavDOGFPGA.bdf" "inst9" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1000 952 1064 1048 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489368496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK1Const_lpm_constant_f29 CLK1Const:inst9\|CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component " "Elaborating entity \"CLK1Const_lpm_constant_f29\" for hierarchy \"CLK1Const:inst9\|CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component\"" {  } { { "CLK1Const.vhd" "CLK1Const_lpm_constant_f29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489368511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2Const R2Const:inst16 " "Elaborating entity \"R2Const\" for hierarchy \"R2Const:inst16\"" {  } { { "pavDOGFPGA.bdf" "inst16" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1320 2184 2296 1368 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489370642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2Const_lpm_constant_s29 R2Const:inst16\|R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component " "Elaborating entity \"R2Const_lpm_constant_s29\" for hierarchy \"R2Const:inst16\|R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component\"" {  } { { "R2Const.vhd" "R2Const_lpm_constant_s29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489370659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PavThresh PavThresh:inst21 " "Elaborating entity \"PavThresh\" for hierarchy \"PavThresh:inst21\"" {  } { { "pavDOGFPGA.bdf" "inst21" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1312 2712 2824 1360 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489370676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PavThresh_lpm_constant_269 PavThresh:inst21\|PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component " "Elaborating entity \"PavThresh_lpm_constant_269\" for hierarchy \"PavThresh:inst21\|PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component\"" {  } { { "PavThresh.vhd" "PavThresh_lpm_constant_269_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489370710 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1452 " "Ignored 1452 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1452 " "Ignored 1452 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1557489374416 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1557489374416 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|sign_pipe_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|sign_pipe_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 23 " "Parameter WIDTH set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 107 " "Parameter WIDTH set to 107" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557489381625 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557489381625 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557489381625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489381865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489381865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489381865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489381865 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489381865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g7m " "Found entity 1: shift_taps_g7m" {  } { { "db/shift_taps_g7m.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/shift_taps_g7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489381960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489381960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_td81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489382279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489382279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489382279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489382279 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489382279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h7m " "Found entity 1: shift_taps_h7m" {  } { { "db/shift_taps_h7m.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/shift_taps_h7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_rd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489382687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489382687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489382687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 107 " "Parameter \"WIDTH\" = \"107\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557489382687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557489382687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t7m " "Found entity 1: shift_taps_t7m" {  } { { "db/shift_taps_t7m.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/shift_taps_t7m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o31 " "Found entity 1: altsyncram_5o31" {  } { { "db/altsyncram_5o31.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_5o31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489382987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489382987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489383080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489383080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557489383175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489383175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557489388554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557489393167 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "divider2:inst13\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"divider2:inst13\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0sk3.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_0sk3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } } { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1803 0 0 } } { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1849 0 0 } } { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1400 1456 1640 1600 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489393201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557489400012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557489400012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9153 " "Implemented 9153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557489400835 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557489400835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8878 " "Implemented 8878 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557489400835 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557489400835 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557489400835 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "90 " "Implemented 90 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557489400835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557489400835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489400951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:56:40 2019 " "Processing ended: Fri May 10 06:56:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489400951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489400951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489400951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557489400951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557489402894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489402903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:56:42 2019 " "Processing started: Fri May 10 06:56:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489402903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557489402903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpdds -c fpdds " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpdds -c fpdds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557489402903 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557489403141 ""}
{ "Info" "0" "" "Project  = fpdds" {  } {  } 0 0 "Project  = fpdds" 0 0 "Fitter" 0 0 1557489403141 ""}
{ "Info" "0" "" "Revision = fpdds" {  } {  } 0 0 "Revision = fpdds" 0 0 "Fitter" 0 0 1557489403141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557489403466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpdds EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fpdds\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557489403544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557489403619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557489403620 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1557489403674 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1557489403674 ""}  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1557489403674 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557489403912 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557489403927 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557489404865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557489404865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557489404865 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557489404865 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 23071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557489404884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 23073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557489404884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 23075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557489404884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 23077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557489404884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 23079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557489404884 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557489404884 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557489404890 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557489405256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpdds.sdc " "Synopsys Design Constraints File file not found: 'fpdds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557489406735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557489406735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557489406783 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1557489406788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557489406882 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557489406882 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557489406884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557489407621 ""}  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557489407621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4) " "Automatically promoted node Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557489407622 ""}  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557489407622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "z_i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node z_i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557489407622 ""}  } { { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1352 872 1040 1368 "z_i_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 0 { 0 ""} 0 23063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557489407622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557489408611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557489408622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557489408623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557489408640 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557489408663 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557489408686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557489409122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "369 Embedded multiplier block " "Packed 369 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1557489409138 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "213 " "Created 213 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1557489409138 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557489409138 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|pll1 clk\[0\] Clock0~output " "PLL \"Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"Clock0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } } { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 936 600 840 1104 "inst18" "" } } } } { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 960 1128 1304 976 "Clock0" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1557489409274 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|pll1 clk\[1\] Clock1~output " "PLL \"Clock1:inst18\|altpll:altpll_component\|Clock1_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"Clock1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock1_altpll1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } } { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 936 600 840 1104 "inst18" "" } } } } { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1160 944 1120 1176 "Clock1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1557489409277 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557489409659 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557489409678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557489411030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557489413244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557489413332 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557489417437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557489417437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557489418881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.0% " "5e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1557489422494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557489422898 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557489422898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557489423550 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557489423550 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557489423550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557489423553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.45 " "Total time spent on timing analysis during the Fitter is 3.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557489423850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557489423923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557489424770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557489424776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557489425740 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557489427267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/output_files/fpdds.fit.smsg " "Generated suppressed messages file C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/output_files/fpdds.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557489428537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5691 " "Peak virtual memory: 5691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489430663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:10 2019 " "Processing ended: Fri May 10 06:57:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489430663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489430663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489430663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557489430663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557489432331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489432339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:57:12 2019 " "Processing started: Fri May 10 06:57:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489432339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557489432339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpdds -c fpdds " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpdds -c fpdds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557489432339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557489434081 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557489434126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489434523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:14 2019 " "Processing ended: Fri May 10 06:57:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489434523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489434523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489434523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557489434523 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557489435278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557489436320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489436328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:57:15 2019 " "Processing started: Fri May 10 06:57:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489436328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557489436328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpdds -c fpdds " "Command: quartus_sta fpdds -c fpdds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557489436329 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557489436582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557489438403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489438464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489438464 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpdds.sdc " "Synopsys Design Constraints File file not found: 'fpdds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557489439141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489439141 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name z_i_clk z_i_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name z_i_clk z_i_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557489439189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 25.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 25.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557489439189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst18\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557489439189 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489439189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489439190 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1557489439195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557489439257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489439257 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557489439260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557489439283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.770 " "Worst-case setup slack is 4.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.770               0.000 z_i_clk  " "    4.770               0.000 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489439436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557489439463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557489439463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.441 " "Worst-case hold slack is -2.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441              -2.441 z_i_clk  " "   -2.441              -2.441 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489439471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557489439479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557489439484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.493 " "Worst-case minimum pulse width slack is 9.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.493               0.000 z_i_clk  " "    9.493               0.000 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489439615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489439615 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 58 synchronizer chains. " "Report Metastability: Found 58 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489439850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 58 " "Number of Synchronizer Chains Found: 58" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489439850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489439850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489439850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.902 ns " "Worst Case Available Settling Time: 33.902 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489439850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489439850 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489439850 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557489439857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557489439892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557489440868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489441250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.253 " "Worst-case setup slack is 6.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.253               0.000 z_i_clk  " "    6.253               0.000 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489441407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557489441432 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557489441432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.160 " "Worst-case hold slack is -2.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160              -2.160 z_i_clk  " "   -2.160              -2.160 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489441437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557489441444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557489441449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.533 " "Worst-case minimum pulse width slack is 9.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.533               0.000 z_i_clk  " "    9.533               0.000 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489441458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489441458 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 58 synchronizer chains. " "Report Metastability: Found 58 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489441706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 58 " "Number of Synchronizer Chains Found: 58" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489441706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489441706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489441706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.584 ns " "Worst Case Available Settling Time: 34.584 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489441706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489441706 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489441706 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557489441715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489441979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.595 " "Worst-case setup slack is 10.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.595               0.000 z_i_clk  " "   10.595               0.000 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489442027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557489442061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557489442061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.456 " "Worst-case hold slack is -1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456              -1.456 z_i_clk  " "   -1.456              -1.456 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489442067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557489442075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557489442084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.378 " "Worst-case minimum pulse width slack is 9.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.378               0.000 z_i_clk  " "    9.378               0.000 z_i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557489442094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557489442094 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 58 synchronizer chains. " "Report Metastability: Found 58 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489442394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 58 " "Number of Synchronizer Chains Found: 58" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489442394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489442394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489442394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.477 ns " "Worst Case Available Settling Time: 36.477 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489442394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557489442394 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557489442394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557489442792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557489442793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489442921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:22 2019 " "Processing ended: Fri May 10 06:57:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489442921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489442921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489442921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557489442921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557489444237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489444245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:57:24 2019 " "Processing started: Fri May 10 06:57:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489444245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557489444245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpdds -c fpdds " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpdds -c fpdds" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557489444245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_6_1200mv_85c_slow.vho C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_6_1200mv_85c_slow.vho in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489447563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_6_1200mv_0c_slow.vho C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_6_1200mv_0c_slow.vho in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489448829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_min_1200mv_0c_fast.vho C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_min_1200mv_0c_fast.vho in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489450080 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds.vho C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds.vho in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489451315 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_6_1200mv_85c_vhd_slow.sdo C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489452113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_6_1200mv_0c_vhd_slow.sdo C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489452923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_min_1200mv_0c_vhd_fast.sdo C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489453712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpdds_vhd.sdo C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/ simulation " "Generated file fpdds_vhd.sdo in folder \"C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557489454502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489454648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:34 2019 " "Processing ended: Fri May 10 06:57:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489454648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489454648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489454648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557489454648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1557489455881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489455889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:57:35 2019 " "Processing started: Fri May 10 06:57:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489455889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489455889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fpdds -c fpdds --netlist_type=sgate " "Command: quartus_npp fpdds -c fpdds --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489455889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489458469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:38 2019 " "Processing ended: Fri May 10 06:57:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489458469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489458469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489458469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489458469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489459520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489459529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:57:39 2019 " "Processing started: Fri May 10 06:57:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489459529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489459529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fpdds -c fpdds --netlist_type=atom_map " "Command: quartus_npp fpdds -c fpdds --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489459529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489460997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:40 2019 " "Processing ended: Fri May 10 06:57:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489460997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489460997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489460997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489460997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489462103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557489462111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 06:57:41 2019 " "Processing started: Fri May 10 06:57:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557489462111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489462111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fpdds -c fpdds --netlist_type=atom_fit " "Command: quartus_npp fpdds -c fpdds --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489462111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557489463602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 06:57:43 2019 " "Processing ended: Fri May 10 06:57:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557489463602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557489463602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557489463602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489463602 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1557489464309 ""}
