Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 22 14:45:19 2024
| Host         : DESKTOP-NT8T0QL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file week11_control_sets_placed.rpt
| Design       : week11
| Device       : xc7s75
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              43 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              67 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                 Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              |                                              | shift_register/reg3_inst/reg_out_reg[3]_1 |                1 |              2 |         2.00 |
|  slow_clk_div/div_clk_reg_0 |                                              | rst_IBUF                                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG              | shift_register/reg7_inst/reg_out_reg[1]_0[0] | rst_IBUF                                  |                3 |              7 |         2.33 |
|  simon_clk_div/CLK          |                                              | rst_IBUF                                  |                4 |              7 |         1.75 |
|  simon_clk_div/CLK          | shift_register/reg3_inst/E[0]                | rst_IBUF                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG              | shift_register/reg3_inst/red_4_OBUF          | rst_IBUF                                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG              |                                              | rst_IBUF                                  |               12 |             31 |         2.58 |
|  clk_IBUF_BUFG              | shift_register/reg3_inst/DFF_inst3_reg[0]    | rst_IBUF                                  |                9 |             32 |         3.56 |
+-----------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


