-- VHDL for IBM SMS ALD page 13.65.06.1
-- Title: E CH STATUS SAMPLE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/6/2020 8:34:54 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_65_06_1_E_CH_STATUS_SAMPLE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_12_TIME:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F_A:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_7_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_I_RING_2_TIME:	 in STD_LOGIC;
		PS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A:	 out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY:	 out STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_A_DELAY:	 out STD_LOGIC;
		PS_E_CH_UNGATED_SAMPLE_A:	 out STD_LOGIC);
end ALD_13_65_06_1_E_CH_STATUS_SAMPLE;

architecture behavioral of ALD_13_65_06_1_E_CH_STATUS_SAMPLE is 

	signal OUT_4B_G: STD_LOGIC;
	signal OUT_2B_K: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_1C_F: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_H: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_1F_R: STD_LOGIC;
	signal OUT_2G_P: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_2H_K: STD_LOGIC;
	signal OUT_1H_D: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_4B_G <= NOT(PS_M_OR_L_OP_CODES AND PS_I_RING_12_TIME AND MS_E_CH_SELECT_UNIT_F_A );
	OUT_2B_K <= NOT(MS_1401_MODE );
	OUT_4C_G <= NOT(PS_I_CYCLE_1 AND PS_PERCENT_OR_COML_AT );
	OUT_2C_D <= NOT(PS_FILE_OP_DOT_D_CY_DOT_EXTENSION AND PS_LOGIC_GATE_E_1 AND MS_1401_MODE );
	OUT_1C_F <= NOT OUT_DOT_2C;
	OUT_2D_D <= NOT(PS_LOGIC_GATE_D_1 AND OUT_3E_C );

	SMS_AEK_1D: entity SMS_AEK
	    port map (
		IN2 => OUT_1C_F,	-- Pin E
		IN1 => OUT_DOT_2D,	-- Pin D
		OUT1 => OUT_1D_C );

	OUT_4E_C <= NOT(PS_PERCENT_OR_COML_AT AND PS_I_CYCLE_1 );
	OUT_3E_C <= NOT(OUT_DOT_4C AND OUT_DOT_4E AND OUT_4H_D );
	OUT_2E_H <= NOT(OUT_3E_C AND PS_B_CH_WM_BIT_1 AND PS_LOGIC_GATE_E_1 );
	OUT_1E_A <= NOT OUT_2E_H;
	OUT_4F_K <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_I_RING_7_TIME );
	OUT_2F_E <= NOT(PS_FILE_OP_DOT_D_CY_DOT_EXTENSION AND PS_LOGIC_GATE_F_1 AND PS_PERCENT_OR_COML_AT );
	OUT_1F_R <= NOT OUT_2F_E;
	OUT_2G_P <= NOT(PS_PERCENT_OR_COML_AT );
	OUT_1G_C <= NOT OUT_DOT_1E;
	OUT_4H_D <= NOT(PS_I_RING_2_TIME AND PS_E_CH_2_CHAR_ONLY_OP_CODES AND PS_I_CYCLE_1 );
	OUT_2H_K <= NOT(OUT_3E_C AND PS_LOGIC_GATE_D_1 );
	OUT_1H_D <= NOT OUT_2H_K;
	OUT_DOT_4C <= OUT_4B_G OR OUT_4C_G;
	OUT_DOT_2C <= OUT_2C_D OR OUT_2G_P;
	OUT_DOT_2D <= OUT_2B_K OR OUT_2D_D;
	OUT_DOT_4E <= OUT_4E_C OR OUT_4F_K;
	OUT_DOT_1E <= OUT_1E_A OR OUT_1F_R;

	PS_E_CH_STATUS_SAMPLE_A <= OUT_1D_C;
	MS_E_CH_STATUS_SAMPLE_A_DELAY <= OUT_1G_C;
	PS_E_CH_UNGATED_SAMPLE_A <= OUT_1H_D;
	PS_E_CH_STATUS_SAMPLE_A_DELAY <= OUT_DOT_1E;


end;
