{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 01:55:13 2006 " "Info: Processing started: Sun Jan 01 01:55:13 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QDJB -c QDJB --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QDJB -c QDJB --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst1\|temp\[3\] " "Warning: Node \"XZQ:inst1\|temp\[3\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst1\|temp\[2\] " "Warning: Node \"XZQ:inst1\|temp\[2\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst1\|temp\[0\] " "Warning: Node \"XZQ:inst1\|temp\[0\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst1\|temp\[1\] " "Warning: Node \"XZQ:inst1\|temp\[1\]\" is a latch" {  } { { "XZQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/XZQ.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|A1 " "Warning: Node \"QDJB:inst\|A1\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|B1 " "Warning: Node \"QDJB:inst\|B1\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|D1 " "Warning: Node \"QDJB:inst\|D1\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|C1 " "Warning: Node \"QDJB:inst\|C1\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|states\[1\] " "Warning: Node \"QDJB:inst\|states\[1\]\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|states\[2\] " "Warning: Node \"QDJB:inst\|states\[2\]\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|states\[3\] " "Warning: Node \"QDJB:inst\|states\[3\]\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "QDJB:inst\|states\[0\] " "Warning: Node \"QDJB:inst\|states\[0\]\" is a latch" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "JSQ:inst2\|DA\[0\] " "Warning: Node \"JSQ:inst2\|DA\[0\]\" is a latch" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "JSQ:inst2\|DA\[2\] " "Warning: Node \"JSQ:inst2\|DA\[2\]\" is a latch" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ADD " "Info: Assuming node \"ADD\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 224 32 200 240 "ADD" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ADD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 496 32 200 512 "CLK" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "QDJB:inst\|C1 " "Info: Detected ripple clock \"QDJB:inst\|C1\" as buffer" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "QDJB:inst\|C1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "QDJB:inst\|D1 " "Info: Detected ripple clock \"QDJB:inst\|D1\" as buffer" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "QDJB:inst\|D1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "QDJB:inst\|B1 " "Info: Detected ripple clock \"QDJB:inst\|B1\" as buffer" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "QDJB:inst\|B1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "QDJB:inst\|A1 " "Info: Detected ripple clock \"QDJB:inst\|A1\" as buffer" {  } { { "QDJB.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/QDJB.vhd" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "QDJB:inst\|A1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "XZQ:inst1\|comb~83 " "Info: Detected gated clock \"XZQ:inst1\|comb~83\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "XZQ:inst1\|comb~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ADD register register JFQ:inst4\|points_D1\[0\] JFQ:inst4\|points_D1\[2\] 360.1 MHz Internal " "Info: Clock \"ADD\" Internal fmax is restricted to 360.1 MHz between source register \"JFQ:inst4\|points_D1\[0\]\" and destination register \"JFQ:inst4\|points_D1\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.822 ns + Longest register register " "Info: + Longest register to register delay is 1.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JFQ:inst4\|points_D1\[0\] 1 REG LCFF_X30_Y12_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N19; Fanout = 5; REG Node = 'JFQ:inst4\|points_D1\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { JFQ:inst4|points_D1[0] } "NODE_NAME" } } { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.624 ns) 1.714 ns JFQ:inst4\|points_D1\[2\]~248 2 COMB LCCOMB_X32_Y12_N10 1 " "Info: 2: + IC(1.090 ns) + CELL(0.624 ns) = 1.714 ns; Loc. = LCCOMB_X32_Y12_N10; Fanout = 1; COMB Node = 'JFQ:inst4\|points_D1\[2\]~248'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.714 ns" { JFQ:inst4|points_D1[0] JFQ:inst4|points_D1[2]~248 } "NODE_NAME" } } { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.822 ns JFQ:inst4\|points_D1\[2\] 3 REG LCFF_X32_Y12_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.822 ns; Loc. = LCFF_X32_Y12_N11; Fanout = 4; REG Node = 'JFQ:inst4\|points_D1\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { JFQ:inst4|points_D1[2]~248 JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 40.18 % ) " "Info: Total cell delay = 0.732 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 59.82 % ) " "Info: Total interconnect delay = 1.090 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.822 ns" { JFQ:inst4|points_D1[0] JFQ:inst4|points_D1[2]~248 JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.822 ns" { JFQ:inst4|points_D1[0] JFQ:inst4|points_D1[2]~248 JFQ:inst4|points_D1[2] } { 0.000ns 1.090ns 0.000ns } { 0.000ns 0.624ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADD destination 2.888 ns + Shortest register " "Info: + Shortest clock path from clock \"ADD\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns ADD 1 CLK PIN_97 16 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_97; Fanout = 16; CLK Node = 'ADD'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 224 32 200 240 "ADD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.666 ns) 2.888 ns JFQ:inst4\|points_D1\[2\] 2 REG LCFF_X32_Y12_N11 4 " "Info: 2: + IC(1.297 ns) + CELL(0.666 ns) = 2.888 ns; Loc. = LCFF_X32_Y12_N11; Fanout = 4; REG Node = 'JFQ:inst4\|points_D1\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.963 ns" { ADD JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 55.09 % ) " "Info: Total cell delay = 1.591 ns ( 55.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.297 ns ( 44.91 % ) " "Info: Total interconnect delay = 1.297 ns ( 44.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.888 ns" { ADD JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.888 ns" { ADD ADD~combout JFQ:inst4|points_D1[2] } { 0.000ns 0.000ns 1.297ns } { 0.000ns 0.925ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADD source 2.871 ns - Longest register " "Info: - Longest clock path from clock \"ADD\" to source register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns ADD 1 CLK PIN_97 16 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_97; Fanout = 16; CLK Node = 'ADD'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 224 32 200 240 "ADD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.666 ns) 2.871 ns JFQ:inst4\|points_D1\[0\] 2 REG LCFF_X30_Y12_N19 5 " "Info: 2: + IC(1.280 ns) + CELL(0.666 ns) = 2.871 ns; Loc. = LCFF_X30_Y12_N19; Fanout = 5; REG Node = 'JFQ:inst4\|points_D1\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.946 ns" { ADD JFQ:inst4|points_D1[0] } "NODE_NAME" } } { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 55.42 % ) " "Info: Total cell delay = 1.591 ns ( 55.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.280 ns ( 44.58 % ) " "Info: Total interconnect delay = 1.280 ns ( 44.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.871 ns" { ADD JFQ:inst4|points_D1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.871 ns" { ADD ADD~combout JFQ:inst4|points_D1[0] } { 0.000ns 0.000ns 1.280ns } { 0.000ns 0.925ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.888 ns" { ADD JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.888 ns" { ADD ADD~combout JFQ:inst4|points_D1[2] } { 0.000ns 0.000ns 1.297ns } { 0.000ns 0.925ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.871 ns" { ADD JFQ:inst4|points_D1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.871 ns" { ADD ADD~combout JFQ:inst4|points_D1[0] } { 0.000ns 0.000ns 1.280ns } { 0.000ns 0.925ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.822 ns" { JFQ:inst4|points_D1[0] JFQ:inst4|points_D1[2]~248 JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.822 ns" { JFQ:inst4|points_D1[0] JFQ:inst4|points_D1[2]~248 JFQ:inst4|points_D1[2] } { 0.000ns 1.090ns 0.000ns } { 0.000ns 0.624ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.888 ns" { ADD JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.888 ns" { ADD ADD~combout JFQ:inst4|points_D1[2] } { 0.000ns 0.000ns 1.297ns } { 0.000ns 0.925ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.871 ns" { ADD JFQ:inst4|points_D1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.871 ns" { ADD ADD~combout JFQ:inst4|points_D1[0] } { 0.000ns 0.000ns 1.280ns } { 0.000ns 0.925ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { JFQ:inst4|points_D1[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { JFQ:inst4|points_D1[2] } {  } {  } } } { "JFQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JFQ.vhd" 22 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register JSQ:inst2\|TMPA\[1\] JSQ:inst2\|TMPA\[2\] 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"JSQ:inst2\|TMPA\[1\]\" and destination register \"JSQ:inst2\|TMPA\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.970 ns + Longest register register " "Info: + Longest register to register delay is 1.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JSQ:inst2\|TMPA\[1\] 1 REG LCFF_X9_Y18_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y18_N15; Fanout = 11; REG Node = 'JSQ:inst2\|TMPA\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.623 ns) 1.080 ns JSQ:inst2\|Add0~113 2 COMB LCCOMB_X9_Y18_N24 1 " "Info: 2: + IC(0.457 ns) + CELL(0.623 ns) = 1.080 ns; Loc. = LCCOMB_X9_Y18_N24; Fanout = 1; COMB Node = 'JSQ:inst2\|Add0~113'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.080 ns" { JSQ:inst2|TMPA[1] JSQ:inst2|Add0~113 } "NODE_NAME" } } { "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/quartus60/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.370 ns) 1.862 ns JSQ:inst2\|TMPA~353 3 COMB LCCOMB_X9_Y18_N20 1 " "Info: 3: + IC(0.412 ns) + CELL(0.370 ns) = 1.862 ns; Loc. = LCCOMB_X9_Y18_N20; Fanout = 1; COMB Node = 'JSQ:inst2\|TMPA~353'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.782 ns" { JSQ:inst2|Add0~113 JSQ:inst2|TMPA~353 } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.970 ns JSQ:inst2\|TMPA\[2\] 4 REG LCFF_X9_Y18_N21 10 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.970 ns; Loc. = LCFF_X9_Y18_N21; Fanout = 10; REG Node = 'JSQ:inst2\|TMPA\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { JSQ:inst2|TMPA~353 JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 55.89 % ) " "Info: Total cell delay = 1.101 ns ( 55.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.869 ns ( 44.11 % ) " "Info: Total interconnect delay = 0.869 ns ( 44.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.970 ns" { JSQ:inst2|TMPA[1] JSQ:inst2|Add0~113 JSQ:inst2|TMPA~353 JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.970 ns" { JSQ:inst2|TMPA[1] JSQ:inst2|Add0~113 JSQ:inst2|TMPA~353 JSQ:inst2|TMPA[2] } { 0.000ns 0.457ns 0.412ns 0.000ns } { 0.000ns 0.623ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.434 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLK 1 CLK PIN_96 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 496 32 200 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.666 ns) 4.434 ns JSQ:inst2\|TMPA\[2\] 2 REG LCFF_X9_Y18_N21 10 " "Info: 2: + IC(2.833 ns) + CELL(0.666 ns) = 4.434 ns; Loc. = LCFF_X9_Y18_N21; Fanout = 10; REG Node = 'JSQ:inst2\|TMPA\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { CLK JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 36.11 % ) " "Info: Total cell delay = 1.601 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 63.89 % ) " "Info: Total interconnect delay = 2.833 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[2] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.434 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLK 1 CLK PIN_96 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 496 32 200 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.666 ns) 4.434 ns JSQ:inst2\|TMPA\[1\] 2 REG LCFF_X9_Y18_N15 11 " "Info: 2: + IC(2.833 ns) + CELL(0.666 ns) = 4.434 ns; Loc. = LCFF_X9_Y18_N15; Fanout = 11; REG Node = 'JSQ:inst2\|TMPA\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 36.11 % ) " "Info: Total cell delay = 1.601 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 63.89 % ) " "Info: Total interconnect delay = 2.833 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[2] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.970 ns" { JSQ:inst2|TMPA[1] JSQ:inst2|Add0~113 JSQ:inst2|TMPA~353 JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.970 ns" { JSQ:inst2|TMPA[1] JSQ:inst2|Add0~113 JSQ:inst2|TMPA~353 JSQ:inst2|TMPA[2] } { 0.000ns 0.457ns 0.412ns 0.000ns } { 0.000ns 0.623ns 0.370ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[2] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { JSQ:inst2|TMPA[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { JSQ:inst2|TMPA[2] } {  } {  } } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "JSQ:inst2\|TMPA\[0\] LDN CLK 6.119 ns register " "Info: tsu for register \"JSQ:inst2\|TMPA\[0\]\" (data pin = \"LDN\", clock pin = \"CLK\") is 6.119 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.593 ns + Longest pin register " "Info: + Longest pin to register delay is 10.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns LDN 1 PIN PIN_93 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 5; PIN Node = 'LDN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LDN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 464 32 200 480 "LDN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.243 ns) + CELL(0.206 ns) 8.384 ns JSQ:inst2\|TMPA\[2\]~351 2 COMB LCCOMB_X15_Y18_N8 4 " "Info: 2: + IC(7.243 ns) + CELL(0.206 ns) = 8.384 ns; Loc. = LCCOMB_X15_Y18_N8; Fanout = 4; COMB Node = 'JSQ:inst2\|TMPA\[2\]~351'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.449 ns" { LDN JSQ:inst2|TMPA[2]~351 } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.855 ns) 10.593 ns JSQ:inst2\|TMPA\[0\] 3 REG LCFF_X9_Y18_N13 12 " "Info: 3: + IC(1.354 ns) + CELL(0.855 ns) = 10.593 ns; Loc. = LCFF_X9_Y18_N13; Fanout = 12; REG Node = 'JSQ:inst2\|TMPA\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.209 ns" { JSQ:inst2|TMPA[2]~351 JSQ:inst2|TMPA[0] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.996 ns ( 18.84 % ) " "Info: Total cell delay = 1.996 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.597 ns ( 81.16 % ) " "Info: Total interconnect delay = 8.597 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.593 ns" { LDN JSQ:inst2|TMPA[2]~351 JSQ:inst2|TMPA[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.593 ns" { LDN LDN~combout JSQ:inst2|TMPA[2]~351 JSQ:inst2|TMPA[0] } { 0.000ns 0.000ns 7.243ns 1.354ns } { 0.000ns 0.935ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.434 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLK 1 CLK PIN_96 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 496 32 200 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.666 ns) 4.434 ns JSQ:inst2\|TMPA\[0\] 2 REG LCFF_X9_Y18_N13 12 " "Info: 2: + IC(2.833 ns) + CELL(0.666 ns) = 4.434 ns; Loc. = LCFF_X9_Y18_N13; Fanout = 12; REG Node = 'JSQ:inst2\|TMPA\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { CLK JSQ:inst2|TMPA[0] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 36.11 % ) " "Info: Total cell delay = 1.601 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 63.89 % ) " "Info: Total interconnect delay = 2.833 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[0] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.593 ns" { LDN JSQ:inst2|TMPA[2]~351 JSQ:inst2|TMPA[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.593 ns" { LDN LDN~combout JSQ:inst2|TMPA[2]~351 JSQ:inst2|TMPA[0] } { 0.000ns 0.000ns 7.243ns 1.354ns } { 0.000ns 0.935ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[0] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK JSXS1\[4\] JSQ:inst2\|TMPA\[3\] 11.033 ns register " "Info: tco from clock \"CLK\" to destination pin \"JSXS1\[4\]\" through register \"JSQ:inst2\|TMPA\[3\]\" is 11.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.434 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLK 1 CLK PIN_96 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 496 32 200 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.666 ns) 4.434 ns JSQ:inst2\|TMPA\[3\] 2 REG LCFF_X9_Y18_N17 9 " "Info: 2: + IC(2.833 ns) + CELL(0.666 ns) = 4.434 ns; Loc. = LCFF_X9_Y18_N17; Fanout = 9; REG Node = 'JSQ:inst2\|TMPA\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { CLK JSQ:inst2|TMPA[3] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 36.11 % ) " "Info: Total cell delay = 1.601 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 63.89 % ) " "Info: Total interconnect delay = 2.833 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[3] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.295 ns + Longest register pin " "Info: + Longest register to pin delay is 6.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns JSQ:inst2\|TMPA\[3\] 1 REG LCFF_X9_Y18_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y18_N17; Fanout = 9; REG Node = 'JSQ:inst2\|TMPA\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { JSQ:inst2|TMPA[3] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.366 ns) 1.522 ns YMQ:inst15\|Mux2~13 2 COMB LCCOMB_X9_Y18_N30 1 " "Info: 2: + IC(1.156 ns) + CELL(0.366 ns) = 1.522 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 1; COMB Node = 'YMQ:inst15\|Mux2~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { JSQ:inst2|TMPA[3] YMQ:inst15|Mux2~13 } "NODE_NAME" } } { "YMQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/YMQ.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(3.236 ns) 6.295 ns JSXS1\[4\] 3 PIN PIN_137 0 " "Info: 3: + IC(1.537 ns) + CELL(3.236 ns) = 6.295 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'JSXS1\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.773 ns" { YMQ:inst15|Mux2~13 JSXS1[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 464 808 984 480 "JSXS1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.602 ns ( 57.22 % ) " "Info: Total cell delay = 3.602 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.693 ns ( 42.78 % ) " "Info: Total interconnect delay = 2.693 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.295 ns" { JSQ:inst2|TMPA[3] YMQ:inst15|Mux2~13 JSXS1[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.295 ns" { JSQ:inst2|TMPA[3] YMQ:inst15|Mux2~13 JSXS1[4] } { 0.000ns 1.156ns 1.537ns } { 0.000ns 0.366ns 3.236ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[3] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.295 ns" { JSQ:inst2|TMPA[3] YMQ:inst15|Mux2~13 JSXS1[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.295 ns" { JSQ:inst2|TMPA[3] YMQ:inst15|Mux2~13 JSXS1[4] } { 0.000ns 1.156ns 1.537ns } { 0.000ns 0.366ns 3.236ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "JSQ:inst2\|TMPA\[1\] LDN CLK -4.224 ns register " "Info: th for register \"JSQ:inst2\|TMPA\[1\]\" (data pin = \"LDN\", clock pin = \"CLK\") is -4.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.434 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns CLK 1 CLK PIN_96 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 496 32 200 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.666 ns) 4.434 ns JSQ:inst2\|TMPA\[1\] 2 REG LCFF_X9_Y18_N15 11 " "Info: 2: + IC(2.833 ns) + CELL(0.666 ns) = 4.434 ns; Loc. = LCFF_X9_Y18_N15; Fanout = 11; REG Node = 'JSQ:inst2\|TMPA\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.499 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 36.11 % ) " "Info: Total cell delay = 1.601 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 63.89 % ) " "Info: Total interconnect delay = 2.833 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.964 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns LDN 1 PIN PIN_93 5 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 5; PIN Node = 'LDN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { LDN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/Block1.bdf" { { 464 32 200 480 "LDN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.416 ns) + CELL(0.505 ns) 8.856 ns JSQ:inst2\|TMPA~352 2 COMB LCCOMB_X9_Y18_N14 1 " "Info: 2: + IC(7.416 ns) + CELL(0.505 ns) = 8.856 ns; Loc. = LCCOMB_X9_Y18_N14; Fanout = 1; COMB Node = 'JSQ:inst2\|TMPA~352'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.921 ns" { LDN JSQ:inst2|TMPA~352 } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.964 ns JSQ:inst2\|TMPA\[1\] 3 REG LCFF_X9_Y18_N15 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.964 ns; Loc. = LCFF_X9_Y18_N15; Fanout = 11; REG Node = 'JSQ:inst2\|TMPA\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { JSQ:inst2|TMPA~352 JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "JSQ.vhd" "" { Text "D:/写不出来抢答器吗/不用谢/绝对是真的抢答器/2018.5.28/JSQ.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 17.27 % ) " "Info: Total cell delay = 1.548 ns ( 17.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.416 ns ( 82.73 % ) " "Info: Total interconnect delay = 7.416 ns ( 82.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.964 ns" { LDN JSQ:inst2|TMPA~352 JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.964 ns" { LDN LDN~combout JSQ:inst2|TMPA~352 JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 7.416ns 0.000ns } { 0.000ns 0.935ns 0.505ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.434 ns" { CLK JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.434 ns" { CLK CLK~combout JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 2.833ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.964 ns" { LDN JSQ:inst2|TMPA~352 JSQ:inst2|TMPA[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.964 ns" { LDN LDN~combout JSQ:inst2|TMPA~352 JSQ:inst2|TMPA[1] } { 0.000ns 0.000ns 7.416ns 0.000ns } { 0.000ns 0.935ns 0.505ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 01:55:13 2006 " "Info: Processing ended: Sun Jan 01 01:55:13 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
