,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/corundum/corundum.git,2019-07-15 19:27:33+00:00,Open source FPGA-based NIC and platform for in-network compute,361,corundum/corundum,197059490,Verilog,corundum,20398,1448,2024-04-12 03:20:16+00:00,"['fpga', 'nic', 'in-network-compute', 'linux', 'networking']",
1,https://github.com/WangXuan95/FPGA-SDcard-Reader.git,2019-06-30 07:44:29+00:00,An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。,55,WangXuan95/FPGA-SDcard-Reader,194489298,Verilog,FPGA-SDcard-Reader,172,203,2024-04-12 06:39:38+00:00,"['fpga', 'rtl', 'sdcard', 'sd-card', 'file-system', 'verilog', 'systemverilog', 'sdio']",https://api.github.com/licenses/gpl-3.0
2,https://github.com/WangXuan95/FPGA-FixedPoint.git,2019-07-15 12:12:06+00:00,"A Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库，提供算术运算、与浮点数的互相转换，包含单周期和流水线两种实现。",16,WangXuan95/FPGA-FixedPoint,196991907,Verilog,FPGA-FixedPoint,77,104,2024-04-09 03:34:57+00:00,"['verilog', 'rtl', 'systemverilog', 'fixedpoint', 'arithmetic', 'pipeline']",https://api.github.com/licenses/gpl-3.0
3,https://github.com/ahmedshahein/DSP-RTL-Lib.git,2019-07-01 10:31:36+00:00,RTL Verilog library for various DSP modules,27,ahmedshahein/DSP-RTL-Lib,194652065,Verilog,DSP-RTL-Lib,3355,71,2024-04-10 06:43:43+00:00,[],https://api.github.com/licenses/bsd-2-clause
4,https://github.com/WangXuan95/FPGA-LZMA-compressor.git,2019-06-17 17:23:56+00:00,FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。,8,WangXuan95/FPGA-LZMA-compressor,192389731,Verilog,FPGA-LZMA-compressor,1694,63,2024-03-13 14:25:51+00:00,"['fpga', 'verilog', 'rtl', '7z', '7zip', 'arithmetic-coder', 'compression', 'data-compression', 'lzma', 'range-coder', 'xz']",https://api.github.com/licenses/gpl-3.0
5,https://github.com/Ravenslofty/74xx-liberty.git,2019-06-16 13:56:17+00:00,,10,Ravenslofty/74xx-liberty,192197083,Verilog,74xx-liberty,114,62,2024-02-29 23:01:19+00:00,[],None
6,https://github.com/maxs-well/Ethernet-design-verilog.git,2019-06-20 11:10:34+00:00,Gigabit Ethernet UDP communication driver,38,maxs-well/Ethernet-design-verilog,192905282,Verilog,Ethernet-design-verilog,31,56,2024-03-26 09:30:30+00:00,"['ethernet', 'communication', 'driver', 'verilog', 'verilog-hdl', 'rtl8211', 'udp']",https://api.github.com/licenses/gpl-2.0
7,https://github.com/verimake-team/SparkRoad-V.git,2019-07-02 11:12:28+00:00,,51,verimake-team/SparkRoad-V,194847941,Verilog,SparkRoad-V,110773,55,2024-03-23 13:03:19+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/The-OpenROAD-Project/alpha-release.git,2019-07-12 20:18:07+00:00,"Builds, flow and designs for the alpha release",18,The-OpenROAD-Project/alpha-release,196640499,Verilog,alpha-release,47616,54,2024-02-13 13:01:06+00:00,[],
9,https://github.com/awai54st/LUTNet.git,2019-06-17 09:54:26+00:00,,17,awai54st/LUTNet,192320636,Verilog,LUTNet,16113,48,2024-02-05 21:01:52+00:00,[],https://api.github.com/licenses/bsd-2-clause
10,https://github.com/halftop/Interface-Protocol-in-Verilog.git,2019-06-11 13:15:58+00:00,Interface Protocol in Verilog,19,halftop/Interface-Protocol-in-Verilog,191375079,Verilog,Interface-Protocol-in-Verilog,36,43,2024-03-19 20:17:18+00:00,"['verilog-hdl', 'uart-protocol', 'uart-verilog', 'spi']",None
11,https://github.com/gyurco/MiSTery.git,2019-07-14 20:40:50+00:00,Atari ST/STe core for FPGAs,9,gyurco/MiSTery,196881425,Verilog,MiSTery,4265,37,2024-01-16 11:48:15+00:00,['atari-st'],None
12,https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor.git,2019-06-29 15:15:30+00:00,"A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.",11,jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor,194419170,Verilog,A-Single-Path-Delay-32-Point-FFT-Processor,1893,33,2024-04-11 18:48:02+00:00,"['single-path-delay', 'fft', 'dsp', 'pipeline', 'processor', 'verilog', 'gate-level', 'snr', 'radix-2', 'butterfly']",None
13,https://github.com/ronitrex/ARMLEG.git,2019-06-24 02:25:37+00:00,Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.,6,ronitrex/ARMLEG,193419875,Verilog,ARMLEG,3281,31,2024-04-01 13:50:39+00:00,[],https://api.github.com/licenses/gpl-3.0
14,https://github.com/shellbear/v-regex.git,2019-06-29 21:37:55+00:00, A simple regex library for V,6,shellbear/v-regex,194450476,Verilog,v-regex,6,30,2023-12-31 02:27:24+00:00,"['v', 'regex', 'pcre', 'vlang']",https://api.github.com/licenses/mit
15,https://github.com/acsl-technion/nica.git,2019-06-13 20:13:58+00:00,An infrastructure for inline acceleration of network applications,12,acsl-technion/nica,191827066,Verilog,nica,477,28,2024-03-16 09:15:13+00:00,[],https://api.github.com/licenses/bsd-2-clause
16,https://github.com/maze1377/pipeline-mips-verilog.git,2019-07-06 12:49:22+00:00,A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall,8,maze1377/pipeline-mips-verilog,195538902,Verilog,pipeline-mips-verilog,235,27,2024-01-20 14:41:30+00:00,"['mips', 'verilog', 'control-hazards', 'mips-instruction', 'data-hazards', 'pipeline-mips-verilog', 'mips32', 'mips-architecture', 'pipline']",None
17,https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman.git,2019-06-30 08:48:06+00:00,"This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times faster than a software running the same algorithm.",6,jasonlin316/Systolic-Array-for-Smith-Waterman,194494692,Verilog,Systolic-Array-for-Smith-Waterman,12990,19,2023-08-11 15:20:39+00:00,"['smith-waterman', 'local', 'sequence-alignment', 'systolic-arrays', 'dynamic-programming', 'verilog', 'short-read']",None
18,https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang.git,2019-06-21 16:54:30+00:00, Conway's life game in V,2,fuyutarow/Conways-Game-of-Life-with-Vlang,193132741,Verilog,Conways-Game-of-Life-with-Vlang,471,16,2024-01-11 05:32:20+00:00,['vlang'],None
19,https://github.com/raymondrc/SM4-SBOX.git,2019-06-24 05:25:09+00:00,Verilog Implementation of SM4 s-box,10,raymondrc/SM4-SBOX,193439230,Verilog,SM4-SBOX,69,15,2024-02-25 11:17:16+00:00,"['sm4', 's-box', 'sbox', 'verilog']",https://api.github.com/licenses/gpl-3.0
20,https://github.com/pgate1/USB-Blaster_UART.git,2019-06-27 14:02:36+00:00,UART via USB-Blaster with VirtualJTAG.,2,pgate1/USB-Blaster_UART,194106100,Verilog,USB-Blaster_UART,239,14,2024-04-07 21:17:19+00:00,[],https://api.github.com/licenses/mit
21,https://github.com/ahegazy/mips-cpu.git,2019-07-07 16:13:54+00:00,A verilog implementation of MIPS ISA.,4,ahegazy/mips-cpu,195672095,Verilog,mips-cpu,164,13,2024-01-10 02:04:01+00:00,[],None
22,https://github.com/vprabhu28/16-Bit-CPU-using-Verilog.git,2019-06-11 20:15:34+00:00,Design of a 16-Bit CPU using Verilog,1,vprabhu28/16-Bit-CPU-using-Verilog,191442831,Verilog,16-Bit-CPU-using-Verilog,378,13,2024-03-26 13:33:32+00:00,[],None
23,https://github.com/dsdnu/zynet.git,2019-06-15 05:38:01+00:00,,5,dsdnu/zynet,192041249,Verilog,zynet,16015,13,2024-02-14 13:57:48+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/Zero-GGZ/FPGA-Games.git,2019-07-01 06:15:47+00:00,基于Xilinx Basys3的坦克大战游戏和贪吃蛇游戏,9,Zero-GGZ/FPGA-Games,194611055,Verilog,FPGA-Games,879,12,2024-03-20 13:03:24+00:00,[],None
25,https://github.com/ZipCPU/wbspi.git,2019-07-05 01:29:53+00:00,A collection of SPI related cores,5,ZipCPU/wbspi,195319291,Verilog,wbspi,194,12,2024-03-28 13:48:17+00:00,[],None
26,https://github.com/A-suozhang/FFT-xilinx-ipcore.git,2019-07-14 02:07:36+00:00,"The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference",0,A-suozhang/FFT-xilinx-ipcore,196783755,Verilog,FFT-xilinx-ipcore,125,12,2023-11-27 16:37:30+00:00,[],None
27,https://github.com/FSq-Poplar/FPGA_NN.git,2019-07-10 18:38:58+00:00,A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.,6,FSq-Poplar/FPGA_NN,196257568,Verilog,FPGA_NN,18549,11,2024-04-03 13:08:49+00:00,"['de1-soc', 'neural-network', 'handwritten-digit-recognition', 'verilog']",https://api.github.com/licenses/gpl-3.0
28,https://github.com/franzflasch/leiwand_rv32.git,2019-06-14 11:50:23+00:00,RISC-V RV32I CPU written in verilog,0,franzflasch/leiwand_rv32,191934622,Verilog,leiwand_rv32,404,11,2024-04-09 07:09:06+00:00,"['risc-v', 'rv32i', 'verilog', 'yosys', 'fpga', 'ice40', 'qemu', 'oss-fpga']",https://api.github.com/licenses/gpl-3.0
29,https://github.com/A-suozhang/Verilog_Uart_With_Fifo.git,2019-07-04 14:57:26+00:00,Implemented  The UART with FIFO,2,A-suozhang/Verilog_Uart_With_Fifo,195261120,Verilog,Verilog_Uart_With_Fifo,12,10,2023-10-16 20:17:13+00:00,[],None
30,https://github.com/garrettsworkshop/GR8RAM.git,2019-06-25 23:44:58+00:00,8 MB RAMFactor-compatible Apple II memory expansion card,5,garrettsworkshop/GR8RAM,193798148,Verilog,GR8RAM,39957,10,2024-02-21 16:32:00+00:00,[],
31,https://github.com/zainryan/EISC.git,2019-06-14 02:20:57+00:00,,3,zainryan/EISC,191862288,Verilog,EISC,7877,10,2023-10-23 01:22:00+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/Multimedia-Processing/Digital-Logic-Design.git,2019-06-20 15:26:26+00:00,透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。,2,Multimedia-Processing/Digital-Logic-Design,192944336,Verilog,Digital-Logic-Design,189662,10,2024-02-16 07:34:24+00:00,"['vhdl', 'learn', 'fpga', 'altera-cyclone-v-sockit', 'altera-cyclone-iii-de0', 'verilog', 'hdl', 'soc-kit', 'altera-cyclone', 'systemverilog', 'xilinx', 'xilinx-vivado', 'xilinx-fpga', 'altera-fpga', 'altera-quartus', 'digital-logic-design', 'digital-logic', 'vhdl-verilog', 'digital', 'verilog-hdl']",
33,https://github.com/midn8hustlr/MSI_cache_coherence.git,2019-06-12 07:35:58+00:00,Implementing a snoopy cache coherence for dual core processor with MSI protocol using Verilog HDL,0,midn8hustlr/MSI_cache_coherence,191521665,Verilog,MSI_cache_coherence,41,9,2023-12-11 18:02:43+00:00,[],None
34,https://github.com/shellbear/v-crypto.git,2019-06-30 22:18:42+00:00,A cryptography library for V,0,shellbear/v-crypto,194566400,Verilog,v-crypto,4,8,2022-07-12 14:52:59+00:00,"['cryptography', 'v', 'vlang', 'openssl']",https://api.github.com/licenses/mit
35,https://github.com/tomabou/cpu_core.git,2019-07-14 02:30:32+00:00,,1,tomabou/cpu_core,196785354,Verilog,cpu_core,456,8,2024-02-14 10:35:22+00:00,[],None
36,https://github.com/nobotro/fpga_riscv_cpu.git,2019-07-07 12:38:44+00:00,fpga verilog risc-v rv32i cpu,2,nobotro/fpga_riscv_cpu,195649483,Verilog,fpga_riscv_cpu,102058,8,2024-03-24 04:57:54+00:00,"['risc-v', 'riscv', 'fpga-soc', 'fpga-risc-v', 'verilog', 'rv32i', 'rom-execution', 'fpga', 'altera', 'quartus']",https://api.github.com/licenses/mit
37,https://github.com/Sahil-Udayasingh/Verilog.git,2019-07-15 16:42:39+00:00,This repo will take you through different verilog projects,2,Sahil-Udayasingh/Verilog,197036969,Verilog,Verilog,1406,7,2023-12-04 13:17:14+00:00,[],None
38,https://github.com/ARMmbed/fpga-ci-test-shield.git,2019-07-05 19:35:21+00:00,"Verilog source code, tests and utilities for the FPGA CI Test Shield",8,ARMmbed/fpga-ci-test-shield,195458939,Verilog,fpga-ci-test-shield,2881,7,2023-12-05 11:06:22+00:00,[],None
39,https://github.com/Archfx/TrafficLightController.git,2019-06-11 17:26:25+00:00,Design a sequential circuit (FSM) and implement using Verilog,1,Archfx/TrafficLightController,191418520,Verilog,TrafficLightController,3252,7,2023-12-14 07:32:14+00:00,[],None
40,https://github.com/bnossum/midgetv.git,2019-07-04 11:20:27+00:00,rv32i/rv32im/rv32imc for iCE40. Wishbone interface.,4,bnossum/midgetv,195227969,Verilog,midgetv,7632,7,2022-12-27 03:13:56+00:00,"['riscv', 'rv32i', 'ice40', 'verilog', 'verilator', 'wishbone', 'lattice', 'yosys', 'microcode', 'upduino2', 'iceblink40-hx1k', 'ice40up5k', 'icebreaker']",https://api.github.com/licenses/apache-2.0
41,https://github.com/vidor-libraries/MIPI_RX_ST.git,2019-06-26 08:41:29+00:00,,3,vidor-libraries/MIPI_RX_ST,193865213,Verilog,MIPI_RX_ST,11,7,2024-04-02 02:22:24+00:00,[],None
42,https://github.com/yisea123/MotionCtrl.git,2019-07-10 11:48:03+00:00,fpga motion controller,0,yisea123/MotionCtrl,196195440,Verilog,MotionCtrl,18,7,2024-01-16 08:56:01+00:00,[],None
43,https://github.com/arghhhh/minrv32.git,2019-07-02 19:08:16+00:00,Minimal RISC-V Implementation,4,arghhhh/minrv32,194920488,Verilog,minrv32,123,7,2024-01-17 03:03:28+00:00,[],https://api.github.com/licenses/mit
44,https://github.com/seongsikpark/MANN-FPGA.git,2019-06-12 01:42:10+00:00,Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19),4,seongsikpark/MANN-FPGA,191476706,Verilog,MANN-FPGA,101544,7,2022-12-01 12:56:01+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/1075224835/MyDigitalClock.git,2019-07-01 14:25:24+00:00,2019年UPC应用物理专业《数字电子技术课程设计》任务内容：数字时钟设计,1,1075224835/MyDigitalClock,194688069,Verilog,MyDigitalClock,4604,7,2023-05-30 11:02:19+00:00,"['upc', 'digitalclock', 'quartus', 'quartus2', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/mit
46,https://github.com/euvm/axi4lite_sha3.git,2019-06-21 12:31:57+00:00,,4,euvm/axi4lite_sha3,193094710,Verilog,axi4lite_sha3,15,6,2023-12-25 13:18:20+00:00,[],
47,https://github.com/sjalloq/cocotb-regfile.git,2019-06-28 10:13:21+00:00,An example testbench around an open-register-design-tool generated register file,0,sjalloq/cocotb-regfile,194253219,Verilog,cocotb-regfile,1276,6,2023-12-22 09:20:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
48,https://github.com/MC2SC/VerySimpleCPU-public.git,2019-06-26 13:28:39+00:00,Public repository for VerySimpleCPU project,1,MC2SC/VerySimpleCPU-public,193909872,Verilog,VerySimpleCPU-public,1098,6,2024-01-08 04:18:25+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/Bamboo1583/sdram_controller.git,2019-06-22 03:07:50+00:00,使用verilog编写sdram控制器,0,Bamboo1583/sdram_controller,193184678,Verilog,sdram_controller,15114,6,2023-07-24 06:34:24+00:00,[],None
50,https://github.com/softerhardware/hazelnut.git,2019-07-13 21:06:17+00:00,Hazelnut Software Defined Radio,1,softerhardware/hazelnut,196766426,Verilog,hazelnut,34,6,2024-04-09 23:25:12+00:00,[],None
51,https://github.com/secworks/aes_mask.git,2019-07-01 08:00:28+00:00,Experimental core for performing masking of AES by generating noise.,1,secworks/aes_mask,194626900,Verilog,aes_mask,37,5,2024-03-17 18:58:37+00:00,[],https://api.github.com/licenses/bsd-2-clause
52,https://github.com/MiSTer-devel/Arcade-Asteroids_MiSTer.git,2019-06-16 22:58:59+00:00,Atari Asteroids for MiSTer,11,MiSTer-devel/Arcade-Asteroids_MiSTer,192244409,Verilog,Arcade-Asteroids_MiSTer,4768,5,2022-03-11 23:41:11+00:00,[],None
53,https://github.com/webfpga/webfpga_icestorm_examples.git,2019-06-14 22:07:17+00:00,,3,webfpga/webfpga_icestorm_examples,192010622,Verilog,webfpga_icestorm_examples,4530,5,2022-08-30 03:56:20+00:00,[],https://api.github.com/licenses/mit
54,https://github.com/17373176/CPU-MIPS-verilog.git,2019-07-02 11:56:48+00:00,北航计算机组成原理课设基于MIPS小CPU设计,1,17373176/CPU-MIPS-verilog,194854263,Verilog,CPU-MIPS-verilog,6511,5,2024-02-20 20:45:25+00:00,[],None
55,https://github.com/mohanmaduri/RISC_V_Project.git,2019-06-27 07:33:10+00:00,,0,mohanmaduri/RISC_V_Project,194045841,Verilog,RISC_V_Project,6425,5,2021-10-14 10:01:55+00:00,[],None
56,https://github.com/philhuan/cpu.git,2019-07-04 04:00:20+00:00,使用verilog硬件设计语言设计一个五级流水线cpu,0,philhuan/cpu,195166096,Verilog,cpu,75,5,2023-11-07 00:29:22+00:00,[],None
57,https://github.com/xh-liu-tech/MIPS_CPU_Experiment.git,2019-07-14 03:46:22+00:00,使用Verilog HDL开发支持MIPS-C3指令集（共50条指令）的MIPS流水线处理器,0,xh-liu-tech/MIPS_CPU_Experiment,196790667,Verilog,MIPS_CPU_Experiment,2730,5,2023-10-24 06:44:00+00:00,[],None
58,https://github.com/secworks/md5.git,2019-07-02 18:38:56+00:00,Hardware implementation of the hash function md5,3,secworks/md5,194916776,Verilog,md5,77,5,2022-06-01 23:29:14+00:00,[],https://api.github.com/licenses/bsd-2-clause
59,https://github.com/Clockfix/FPGA-camera-inverse-perspective-mapping.git,2019-07-11 14:39:23+00:00,Using two OV7670 cameras and Digilent Basys3 board with Xilinx Artix 7 series FPGA performing inverse perspective image mapping and displays result on VGA monitor.,4,Clockfix/FPGA-camera-inverse-perspective-mapping,196412397,Verilog,FPGA-camera-inverse-perspective-mapping,427,4,2023-07-19 02:21:15+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/DfX-NYUAD/2.5D_ROT.git,2019-06-25 08:42:09+00:00,The HDL framework for our 2.5D root of trust.,1,DfX-NYUAD/2.5D_ROT,193669196,Verilog,2.5D_ROT,689,4,2024-03-09 23:30:32+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/kunalg123/raven_spi_hierarchical_physical_design.git,2019-06-12 00:56:49+00:00,Commit files needed for SPI hierarchical implementation,4,kunalg123/raven_spi_hierarchical_physical_design,191471564,Verilog,raven_spi_hierarchical_physical_design,122,4,2022-05-23 20:46:05+00:00,[],None
62,https://github.com/jospicant/FSM_ASMD_Verilog_Icestudio.git,2019-06-17 21:29:42+00:00,"Maquinas de estado FSM (Moore,Mealy), ASMD en Verilog y usando Icestudio",1,jospicant/FSM_ASMD_Verilog_Icestudio,192421357,Verilog,FSM_ASMD_Verilog_Icestudio,6044,4,2021-11-07 09:02:08+00:00,[],None
63,https://github.com/init-new-world/FPGALock.git,2019-06-17 05:43:31+00:00,A electronic lock used FPGA(EGO1),1,init-new-world/FPGALock,192282054,Verilog,FPGALock,8603,4,2023-04-27 08:37:48+00:00,"['verilog', 'homework', 'lock']",https://api.github.com/licenses/gpl-3.0
64,https://github.com/euvm/avst_keccak.git,2019-06-14 17:25:29+00:00,UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3,5,euvm/avst_keccak,191981750,Verilog,avst_keccak,13,4,2022-03-30 23:16:30+00:00,[],
65,https://github.com/kokjo/misc_fpga.git,2019-06-30 20:35:09+00:00,iCE40 and ECP5 fpga libraries and projects. Using the open source toolchain yosys+nextpnr. Quality may vary.,0,kokjo/misc_fpga,194558966,Verilog,misc_fpga,42,4,2023-07-03 00:25:01+00:00,"['fpga', 'ecp5', 'ice40', 'rgmii', 'uart', 'blinky', 'pmod', 'yosys', 'nextpnr']",None
66,https://github.com/zhang-hs/cnn.acc.bfp.git,2019-07-08 15:41:24+00:00,,3,zhang-hs/cnn.acc.bfp,195842368,Verilog,cnn.acc.bfp,24412,4,2022-05-09 13:22:10+00:00,[],None
67,https://github.com/Hs-Cheng/Convolutional-Neural-Network-Circuit-Design.git,2019-06-27 10:39:05+00:00,Final project of Integrated Circuit Design,1,Hs-Cheng/Convolutional-Neural-Network-Circuit-Design,194076188,Verilog,Convolutional-Neural-Network-Circuit-Design,168506,4,2022-03-25 10:33:41+00:00,[],None
68,https://github.com/PIFO-TM/PIFO-NetFPGA.git,2019-07-05 23:53:20+00:00,Repository that contains the source files for a NetFPGA-based PIFO implementation.,0,PIFO-TM/PIFO-NetFPGA,195478616,Verilog,PIFO-NetFPGA,12155,4,2023-12-07 16:47:31+00:00,[],None
69,https://github.com/mcavoya/ccd_register.git,2019-06-15 16:37:44+00:00,Verilog HDL Cross Clock Domain Register,1,mcavoya/ccd_register,192101253,Verilog,ccd_register,8,3,2022-10-26 10:43:30+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/wordandahalf/XDN.git,2019-06-12 00:17:03+00:00,A simple CPU written in Verilog based on the popular breadboard CPU made by Ben Eater,0,wordandahalf/XDN,191467986,Verilog,XDN,65,3,2022-10-11 01:36:56+00:00,"['fpga', 'cpu', 'ben-eater', 'verilog']",https://api.github.com/licenses/mit
71,https://github.com/stephanflumm/De10nano-FPGA-Sensorless-BLDCM-controller.git,2019-06-22 07:43:01+00:00,FPGA BLDC control,1,stephanflumm/De10nano-FPGA-Sensorless-BLDCM-controller,193206529,Verilog,De10nano-FPGA-Sensorless-BLDCM-controller,12,3,2023-07-07 01:16:14+00:00,[],None
72,https://github.com/utkarshb1/CHACHA20-Verilog-Code.git,2019-07-03 10:50:48+00:00,Modified CHACHA20 Verilog Code ,0,utkarshb1/CHACHA20-Verilog-Code,195035136,Verilog,CHACHA20-Verilog-Code,11610,3,2024-01-10 12:11:35+00:00,[],None
73,https://github.com/SxJyJay/mcu_design.git,2019-06-30 00:37:52+00:00,三天三夜小组mcu设计,0,SxJyJay/mcu_design,194460301,Verilog,mcu_design,72,3,2024-02-01 13:29:16+00:00,[],None
74,https://github.com/seraph42407201/FFT_IFFT_IP.git,2019-06-21 06:25:47+00:00,FFT/IFFT Configuration IP implementted using Verilog HDL,0,seraph42407201/FFT_IFFT_IP,193043057,Verilog,FFT_IFFT_IP,12291,3,2024-01-12 05:22:57+00:00,[],None
75,https://github.com/thomas-senechal/VCasino.git,2019-06-24 18:17:46+00:00,Very simple game made to learn V,0,thomas-senechal/VCasino,193556830,Verilog,VCasino,2,3,2023-03-08 20:15:18+00:00,[],None
76,https://github.com/garrettsworkshop/Mouserial-prototype.git,2019-06-24 20:31:04+00:00,Prototype PS/2 mouse and keyboard card for Apple II (unfinished),3,garrettsworkshop/Mouserial-prototype,193575557,Verilog,Mouserial-prototype,5314,3,2022-09-06 21:49:36+00:00,[],None
77,https://github.com/imhcyx/nscscc-mips-cpu.git,2019-06-11 12:18:59+00:00,,1,imhcyx/nscscc-mips-cpu,191365626,Verilog,nscscc-mips-cpu,331,3,2021-10-05 07:00:03+00:00,[],None
78,https://github.com/YoonGroupUmich/osc1lite.git,2019-07-15 17:25:51+00:00,optical stimulation controller - lite edition (12 channels w/ COTS DACs) ,2,YoonGroupUmich/osc1lite,197042892,Verilog,osc1lite,40998,3,2024-03-22 15:54:42+00:00,[],https://api.github.com/licenses/mit
79,https://github.com/utkarshb1/AES-Algorithm-Verilog-Code.git,2019-07-03 10:20:46+00:00,A pipelined verilog code of AES Algorithm,0,utkarshb1/AES-Algorithm-Verilog-Code,195030933,Verilog,AES-Algorithm-Verilog-Code,472,3,2023-10-10 18:32:41+00:00,[],None
80,https://github.com/A-suozhang/Find_MAX.git,2019-07-11 01:03:05+00:00,"The Verilog find_max Code,reading Data From Streaming Data",0,A-suozhang/Find_MAX,196295386,Verilog,Find_MAX,337,3,2023-12-05 06:08:56+00:00,[],None
81,https://github.com/LucAce/MachXO2-SpiSlaveTestBuild.git,2019-07-13 04:00:34+00:00,Lattice MachXO2 Hardened SPI Slave Test Build,0,LucAce/MachXO2-SpiSlaveTestBuild,196676072,Verilog,MachXO2-SpiSlaveTestBuild,26,3,2023-03-22 20:21:23+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/Rana-Yehya/AES-CTR-mode.git,2019-06-11 22:01:06+00:00,AES for 128 bits only,0,Rana-Yehya/AES-CTR-mode,191456481,Verilog,AES-CTR-mode,20,3,2021-08-27 18:43:11+00:00,[],None
83,https://github.com/ycyang0508/jtag_dpi.git,2019-07-07 09:13:59+00:00,,0,ycyang0508/jtag_dpi,195631716,Verilog,jtag_dpi,75,3,2022-02-17 23:09:08+00:00,[],None
84,https://github.com/muhamedswelam/PCI_proj_verilog.git,2019-06-20 09:16:44+00:00,,0,muhamedswelam/PCI_proj_verilog,192888940,Verilog,PCI_proj_verilog,3,3,2023-10-19 01:28:33+00:00,[],None
85,https://github.com/LuYuhao0624/SJTU-CS145-Computer-Architecture-Lab.git,2019-06-23 03:23:33+00:00,CS145-ArchLab,1,LuYuhao0624/SJTU-CS145-Computer-Architecture-Lab,193301742,Verilog,SJTU-CS145-Computer-Architecture-Lab,7,3,2023-03-12 00:02:10+00:00,[],None
86,https://github.com/0xf00ff00f/rei.git,2019-07-07 15:37:15+00:00,A very simple RISC-y CPU,0,0xf00ff00f/rei,195668363,Verilog,rei,14,3,2023-02-01 23:15:46+00:00,[],None
87,https://github.com/lucasssvaz/Reaper_Processor.git,2019-06-17 12:50:33+00:00,MIPS based 32-bit processor,0,lucasssvaz/Reaper_Processor,192346182,Verilog,Reaper_Processor,12727,3,2024-03-15 00:48:34+00:00,[],https://api.github.com/licenses/gpl-3.0
88,https://github.com/HannoKishi/ResistiveRAM-RRAM-.git,2019-07-04 06:48:14+00:00,A simple frame of a RRAM chip which use Memoristor as the memory cell.,1,HannoKishi/ResistiveRAM-RRAM-,195184827,Verilog,ResistiveRAM-RRAM-,22,3,2024-03-29 11:49:00+00:00,[],None
89,https://github.com/wzh99/Archlabs.git,2019-06-23 10:46:20+00:00,SJTU CS145 Computer Architecture Labs.,4,wzh99/Archlabs,193336177,Verilog,Archlabs,1510,3,2023-05-24 18:29:37+00:00,[],None
90,https://github.com/jimmysitu/FormalCourseExercise.git,2019-06-25 14:37:33+00:00,Exercise of Formal Verification Courseware,0,jimmysitu/FormalCourseExercise,193725626,Verilog,FormalCourseExercise,66,3,2024-03-13 07:21:22+00:00,[],https://api.github.com/licenses/apache-2.0
91,https://github.com/A-suozhang/Fifo2AXI4.git,2019-07-14 01:45:55+00:00,"A Module To Read From Simple FIFO(with wr_en,rd_en), Give AXI4 Streaming Signal.  Used For cases that DONOT Use AXI4Ffifo",0,A-suozhang/Fifo2AXI4,196782384,Verilog,Fifo2AXI4,362,3,2023-09-01 04:32:46+00:00,[],None
92,https://github.com/davewoo999/Acorn_System1_MiSTer.git,2019-07-15 19:22:16+00:00,A port of the Acorn System 1 computer from 1979,0,davewoo999/Acorn_System1_MiSTer,197058783,Verilog,Acorn_System1_MiSTer,793,2,2022-06-26 15:30:20+00:00,[],None
93,https://github.com/b03901165Shih/2019-FPGA-training-course.git,2019-07-13 13:24:43+00:00,2019 FPGA Course for New Members ,0,b03901165Shih/2019-FPGA-training-course,196724400,Verilog,2019-FPGA-training-course,2425,2,2021-06-02 01:32:04+00:00,[],None
94,https://github.com/Hakstar/SingleCPU.git,2019-06-19 01:20:02+00:00,UESTC-CS,0,Hakstar/SingleCPU,192635364,Verilog,SingleCPU,10,2,2023-11-01 04:43:13+00:00,[],None
95,https://github.com/HamidNE/morris-mano-computer.git,2019-07-01 14:44:45+00:00,,0,HamidNE/morris-mano-computer,194691820,Verilog,morris-mano-computer,406,2,2022-04-16 21:37:00+00:00,"['verilog', 'morris-mano', 'vhdl']",None
96,https://github.com/jatangaur/1D-Median-Filter.git,2019-07-13 05:24:15+00:00,7-Tap 1 Dimensional Median Filter using Verilog HDL,0,jatangaur/1D-Median-Filter,196681936,Verilog,1D-Median-Filter,662,2,2022-10-16 05:33:45+00:00,[],None
97,https://github.com/soltanloo/DirectMappedCache.git,2019-06-17 04:09:30+00:00,A simple direct-mapped cache modeled by Verilog. Part of Spring 2019 Computer Architecture course at the University of Tehran.,0,soltanloo/DirectMappedCache,192273162,Verilog,DirectMappedCache,5,2,2022-01-13 21:31:22+00:00,"['verilog', 'cache', 'direct-mapped-cache']",None
98,https://github.com/alexhegit/zc702_dpu140_trd.git,2019-06-30 14:23:07+00:00,TRD of DPU v1.4.0 @ Xilinx zc702 board,0,alexhegit/zc702_dpu140_trd,194524726,Verilog,zc702_dpu140_trd,15201,2,2024-02-02 08:46:52+00:00,[],None
99,https://github.com/fayzanx/RISCV-32BitCPU.git,2019-06-13 21:22:02+00:00,A verilog (FPGA based) project & Logisim simulation for creating a functional RISC-V 32-bit CPU running all instructions.,0,fayzanx/RISCV-32BitCPU,191834901,Verilog,RISCV-32BitCPU,118,2,2024-03-27 13:02:34+00:00,[],https://api.github.com/licenses/gpl-3.0
100,https://github.com/hachetman/picorv32_ice40up5k_breakout.git,2019-06-22 11:14:34+00:00,project for pircorv32 on ice40 UltraPlus Breakout Board,3,hachetman/picorv32_ice40up5k_breakout,193225173,Verilog,picorv32_ice40up5k_breakout,23,2,2020-06-07 09:39:14+00:00,[],None
101,https://github.com/dehon/prflow_leaf_bench.git,2019-07-03 14:43:55+00:00,Benchmarkset  of PRflow Leaf logic for Rosetta Benchmarks,0,dehon/prflow_leaf_bench,195073547,Verilog,prflow_leaf_bench,284,2,2019-07-03 22:18:40+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/Yongxiang-Guo/Verilog_uart.git,2019-07-10 08:06:43+00:00,适用于FPGA——串口通信收发模块、组帧和解帧模块,1,Yongxiang-Guo/Verilog_uart,196161255,Verilog,Verilog_uart,6,2,2024-01-11 07:10:09+00:00,"['fpga', 'verilog', 'uart']",None
103,https://github.com/eranas97/3bit-digital-vedic-multiplier.git,2019-07-08 15:06:10+00:00,vedic mathematics based algorithms for multiplication,0,eranas97/3bit-digital-vedic-multiplier,195836276,Verilog,3bit-digital-vedic-multiplier,471,2,2021-04-05 10:58:44+00:00,[],None
104,https://github.com/xfl03/DigitalLogicCourseWork.git,2019-06-12 12:19:17+00:00,Course Work Backup for Digital Logic,0,xfl03/DigitalLogicCourseWork,191565347,Verilog,DigitalLogicCourseWork,7,2,2020-08-03 04:53:56+00:00,[],https://api.github.com/licenses/mit
105,https://github.com/secworks/aead_aes_siv_cmac.git,2019-07-02 18:50:24+00:00,Hardware implementation of the AEAD_AES_SIV_CMAC,2,secworks/aead_aes_siv_cmac,194918293,Verilog,aead_aes_siv_cmac,69,2,2023-02-08 16:08:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
106,https://github.com/alimoezzi/32-bit-Interrupted-Multicycle-Mips-Processor.git,2019-07-02 16:50:31+00:00,,0,alimoezzi/32-bit-Interrupted-Multicycle-Mips-Processor,194901945,Verilog,32-bit-Interrupted-Multicycle-Mips-Processor,250,2,2023-02-06 08:55:22+00:00,[],None
107,https://github.com/saulfield/dda.git,2019-07-11 03:48:33+00:00,Digital differential analyzer proof of concept,0,saulfield/dda,196315813,Verilog,dda,5,2,2019-11-20 22:36:43+00:00,[],None
108,https://github.com/sndNoodle/verilog_SPIMaster.git,2019-07-15 06:26:06+00:00,Verilogで書いた簡単なSPI master,0,sndNoodle/verilog_SPIMaster,196937377,Verilog,verilog_SPIMaster,2,2,2021-09-26 03:22:12+00:00,[],None
109,https://github.com/mcleod-ideafix/vga_text_driver.git,2019-06-10 20:33:00+00:00,"A simple 80x25 VGA text controller, modelled to behave as a RAM for the rest of the logic.",0,mcleod-ideafix/vga_text_driver,191241380,Verilog,vga_text_driver,159,2,2020-11-08 23:43:16+00:00,[],https://api.github.com/licenses/gpl-3.0
110,https://github.com/abhishekpratapa/computer.git,2019-06-25 03:15:55+00:00,A verilog implementation of my own computer just for fun.,2,abhishekpratapa/computer,193626569,Verilog,computer,126,2,2019-07-14 04:56:49+00:00,[],None
111,https://github.com/p4vbox/P4VBox.git,2019-06-24 18:03:06+00:00,P4VBox development repository,3,p4vbox/P4VBox,193554685,Verilog,P4VBox,146557,2,2022-01-31 20:01:06+00:00,[],
112,https://github.com/osmocom/osmo-rfds.git,2019-06-22 10:20:01+00:00,Osmocom RF Delay Simulator; mirror of https://gitea.osmocom.org/sdr/osmo-rfds,3,osmocom/osmo-rfds,193220427,Verilog,osmo-rfds,59,2,2023-02-22 22:46:20+00:00,"['sdr', 'radio', 'plutosdr']",None
113,https://github.com/0x9ef/winreg.git,2019-07-06 16:09:09+00:00,Windows registry implementation in V,1,0x9ef/winreg,195558670,Verilog,winreg,13,2,2023-09-28 11:03:49+00:00,[],https://api.github.com/licenses/mit
114,https://github.com/Archfx/StopWatch-Basys3.git,2019-07-05 05:21:13+00:00,Stopwatch ⏱️ implemented using Verilog with Vivado,1,Archfx/StopWatch-Basys3,195343332,Verilog,StopWatch-Basys3,3922,2,2023-09-30 04:49:52+00:00,[],None
115,https://github.com/MizzoMazzo/sysarch1.git,2019-06-13 16:51:18+00:00,,0,MizzoMazzo/sysarch1,191800861,Verilog,sysarch1,36,2,2020-02-02 09:56:36+00:00,[],None
116,https://github.com/zhongguanggong/-5-CPU-Verilog-.git,2019-06-21 02:28:33+00:00,简单5级流水线CPU的实现,0,zhongguanggong/-5-CPU-Verilog-,193016627,Verilog,-5-CPU-Verilog-,9,2,2022-12-19 02:55:20+00:00,[],None
117,https://github.com/Asclepius-S/SmartCar.git,2019-06-19 06:13:57+00:00,,0,Asclepius-S/SmartCar,192670102,Verilog,SmartCar,40,2,2024-01-21 08:42:53+00:00,[],None
118,https://github.com/RAYHAN01/EECS470_Proj3.git,2019-06-10 06:02:20+00:00,,1,RAYHAN01/EECS470_Proj3,191106538,Verilog,EECS470_Proj3,197,2,2022-09-30 22:15:26+00:00,[],None
119,https://github.com/jackfan00/btbd.git,2019-06-20 09:46:42+00:00,bluetooth baseband,1,jackfan00/btbd,192893840,Verilog,btbd,206,2,2023-07-24 07:50:12+00:00,[],None
120,https://github.com/jczh98/mips-pipelinedcpu.git,2019-06-18 08:14:24+00:00,UESTC Computer Architecture experiment,1,jczh98/mips-pipelinedcpu,192496119,Verilog,mips-pipelinedcpu,42,2,2024-02-22 14:59:03+00:00,[],None
121,https://github.com/lawrie/blackicemx_examples.git,2019-07-05 07:30:33+00:00,,0,lawrie/blackicemx_examples,195361078,Verilog,blackicemx_examples,161,2,2022-07-18 18:26:35+00:00,[],None
122,https://github.com/yanaginx/FPGADigitClock.git,2019-07-09 12:11:12+00:00,1st FPGA Result,0,yanaginx/FPGADigitClock,196001511,Verilog,FPGADigitClock,39,1,2020-04-19 03:41:25+00:00,[],None
123,https://github.com/HandSomeLEEw/LongXinCup-1.git,2019-07-15 08:57:30+00:00,,0,HandSomeLEEw/LongXinCup-1,196962344,Verilog,LongXinCup-1,12619,1,2020-06-16 07:51:45+00:00,[],None
124,https://github.com/vidor-libraries/i2c.git,2019-06-26 08:16:47+00:00,,0,vidor-libraries/i2c,193860811,Verilog,i2c,19,1,2022-06-21 19:12:23+00:00,[],None
125,https://github.com/Digilent/Analog-Discovery-Studio-Cmod-S7-SPI.git,2019-07-10 22:31:29+00:00,,1,Digilent/Analog-Discovery-Studio-Cmod-S7-SPI,196283104,Verilog,Analog-Discovery-Studio-Cmod-S7-SPI,15,1,2019-11-20 16:46:53+00:00,[],None
126,https://github.com/darklyght/Basys3-Signal-Generator.git,2019-07-02 03:29:42+00:00,,1,darklyght/Basys3-Signal-Generator,194781874,Verilog,Basys3-Signal-Generator,174,1,2022-05-01 05:13:13+00:00,[],https://api.github.com/licenses/gpl-3.0
127,https://github.com/yedk/ADS131E08.git,2019-06-26 09:41:49+00:00,,0,yedk/ADS131E08,193875631,Verilog,ADS131E08,33,1,2023-03-01 03:30:06+00:00,[],None
128,https://github.com/raman-chumber/FIFO.git,2019-06-19 22:51:31+00:00,"Designed, validated and synthesized a parameterized first-in first-out buffer in Verilog. An asynchronous buffer that transmits data from one clock domain to another with different frequencies and various design specifications such as empty and full flag conditions designed in Verilog.",1,raman-chumber/FIFO,192814147,Verilog,FIFO,26,1,2023-04-23 01:47:42+00:00,[],None
129,https://github.com/NorthWardTop/lcd-driver-CFAH1602BTMCJP.git,2019-06-24 05:48:21+00:00,在DE2_70 FPGA上用Verilog实现LCD驱动程序,1,NorthWardTop/lcd-driver-CFAH1602BTMCJP,193441847,Verilog,lcd-driver-CFAH1602BTMCJP,23359,1,2019-11-21 11:01:53+00:00,[],None
130,https://github.com/tommythorn/bemicro_cva9_jtaguart.git,2019-06-17 00:53:21+00:00,Small example design for BeMicro CV-A9 using JTAGUART and LEDs,0,tommythorn/bemicro_cva9_jtaguart,192251619,Verilog,bemicro_cva9_jtaguart,15,1,2022-03-17 00:25:24+00:00,[],https://api.github.com/licenses/mit
131,https://github.com/JanOlencki/ml505-video-processing.git,2019-07-13 21:59:21+00:00,,0,JanOlencki/ml505-video-processing,196769892,Verilog,ml505-video-processing,94,1,2021-09-22 16:12:07+00:00,[],None
132,https://github.com/chenxiaoyu233/mips_v5.git,2019-06-26 15:22:50+00:00,五级流水线CPU,0,chenxiaoyu233/mips_v5,193930649,Verilog,mips_v5,34,1,2020-11-26 06:29:33+00:00,[],None
133,https://github.com/dillonhuff/axi_rtl_demo.git,2019-06-26 04:40:52+00:00,Example implementation of AXI in Verilog.,2,dillonhuff/axi_rtl_demo,193830629,Verilog,axi_rtl_demo,17,1,2021-07-03 15:47:48+00:00,[],None
134,https://github.com/herlessalvarado/32-bits-MIPS-RISC-Processor.git,2019-06-19 01:17:18+00:00,32 bits MIPS RISC Processor final project for the course CS2201 - Computer Architecture,0,herlessalvarado/32-bits-MIPS-RISC-Processor,192635023,Verilog,32-bits-MIPS-RISC-Processor,975,1,2019-07-06 03:23:56+00:00,[],None
135,https://github.com/Hakstar/PipelinedCPU.git,2019-06-19 01:26:00+00:00,UESTC-CS,1,Hakstar/PipelinedCPU,192636104,Verilog,PipelinedCPU,72,1,2022-04-27 13:38:37+00:00,[],None
136,https://github.com/aravindvnair99/Verilog.git,2019-07-15 03:57:34+00:00,Collection of beginner friendly Verilog programs,0,aravindvnair99/Verilog,196920858,Verilog,Verilog,19,1,2021-02-11 15:14:27+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/joshchengwk/viterbi_decoder.git,2019-07-12 00:55:12+00:00,A soft decision Viterbi decoder,0,joshchengwk/viterbi_decoder,196483925,Verilog,viterbi_decoder,1086,1,2022-11-19 07:00:25+00:00,[],https://api.github.com/licenses/gpl-3.0
138,https://github.com/yuyu0127/kappa3_light_core.git,2019-06-12 07:48:14+00:00,,0,yuyu0127/kappa3_light_core,191523553,Verilog,kappa3_light_core,71,1,2021-06-22 15:11:31+00:00,[],None
139,https://github.com/navrajkambo/De1-SoC-Verilog-Audio-HW-FX.git,2019-07-15 03:43:43+00:00,A hardware-only audio implementation on the Altera DE1-SoC FPGA using the on-board Wolfson WM7831 codec and the 64MB SDRAM,0,navrajkambo/De1-SoC-Verilog-Audio-HW-FX,196919166,Verilog,De1-SoC-Verilog-Audio-HW-FX,135097,1,2023-05-30 02:22:13+00:00,[],https://api.github.com/licenses/mit
140,https://github.com/tianyouw/minRISC.git,2019-07-08 02:42:57+00:00,A secure embedded platform using open-source technology.,2,tianyouw/minRISC,195724530,Verilog,minRISC,5186,1,2021-10-21 23:02:34+00:00,[],None
141,https://github.com/vidor-libraries/SD_MODULATOR.git,2019-06-26 10:05:34+00:00,,0,vidor-libraries/SD_MODULATOR,193879535,Verilog,SD_MODULATOR,0,1,2022-06-21 19:15:30+00:00,[],None
142,https://github.com/rashishshingi/Census_Transform_MATLAB_HDL_Coder.git,2019-06-12 08:04:56+00:00,This repository contains (.v) and (.m) files. Refer the readme.,0,rashishshingi/Census_Transform_MATLAB_HDL_Coder,191526227,Verilog,Census_Transform_MATLAB_HDL_Coder,2995,1,2022-05-20 07:51:04+00:00,[],None
143,https://github.com/ricerodriguez/msp430-verilog-model.git,2019-06-20 14:44:02+00:00,Undergraduate senior project of trying to recreate the MSP430 in Verilog.,0,ricerodriguez/msp430-verilog-model,192937431,Verilog,msp430-verilog-model,7643,1,2020-04-24 15:22:20+00:00,[],None
144,https://github.com/dxghost/CAP19-Pipeline.git,2019-07-04 07:55:29+00:00,Pipelined Risc 16-bit processor implementation,0,dxghost/CAP19-Pipeline,195195439,Verilog,CAP19-Pipeline,1791,1,2023-08-03 09:16:55+00:00,[],None
145,https://github.com/RahulRamani23/Scream-at-Snake.git,2019-07-05 03:08:15+00:00,Term project for CSCB58 snake video game created with Verilog to run on a DE2 Board,0,RahulRamani23/Scream-at-Snake,195330302,Verilog,Scream-at-Snake,28013,1,2019-08-03 03:59:07+00:00,[],https://api.github.com/licenses/apache-2.0
146,https://github.com/sqdab/VerilogCPU.git,2019-06-28 02:55:34+00:00,ARMv8 Processor written in Verilog,0,sqdab/VerilogCPU,194196101,Verilog,VerilogCPU,8,1,2022-09-14 09:01:51+00:00,[],None
147,https://github.com/arghavan-kpm/MIPS-SingleCycle.git,2019-06-18 05:44:26+00:00,A mips processor that executes instructions in one cycle.,1,arghavan-kpm/MIPS-SingleCycle,192473303,Verilog,MIPS-SingleCycle,8,1,2019-06-18 06:00:13+00:00,[],None
148,https://github.com/YuunqiLiu/xfvl.git,2019-06-19 13:43:35+00:00,verilog library for xilinx FPGA,0,YuunqiLiu/xfvl,192740502,Verilog,xfvl,19,1,2021-07-12 18:23:40+00:00,[],None
149,https://github.com/gsahil02/booth_multiplier.git,2019-07-14 05:42:40+00:00,Booth algorithm is a procedure for the multiplication of binary numbers in 2's complement representation,0,gsahil02/booth_multiplier,196798708,Verilog,booth_multiplier,7,1,2023-03-30 20:16:48+00:00,[],None
150,https://github.com/vidor-libraries/JTAG_BRIDGE.git,2019-06-26 08:30:58+00:00,,0,vidor-libraries/JTAG_BRIDGE,193863476,Verilog,JTAG_BRIDGE,6,1,2022-06-21 19:17:27+00:00,[],None
151,https://github.com/club113/FT245_ADC_ADFPLL.git,2019-06-26 03:18:26+00:00,可以测量S参数,0,club113/FT245_ADC_ADFPLL,193821694,Verilog,FT245_ADC_ADFPLL,4499,1,2019-10-31 03:41:34+00:00,[],None
152,https://github.com/WAR10CKBS/SimonGame.git,2019-07-09 19:27:08+00:00,Simon Game Implementation in Verilog,0,WAR10CKBS/SimonGame,196070799,Verilog,SimonGame,15,1,2023-08-20 18:20:29+00:00,"['verilog', 'simon-game', 'simonsays', 'hdl']",https://api.github.com/licenses/bsd-3-clause
153,https://github.com/SuhailB/ArrayProcessor.git,2019-06-21 20:04:04+00:00,SIMD Architecture ARray Processor,1,SuhailB/ArrayProcessor,193154075,Verilog,ArrayProcessor,2772,1,2019-08-06 20:58:48+00:00,[],None
154,https://github.com/Rana-Yehya/UART.git,2019-06-12 10:31:07+00:00,,0,Rana-Yehya/UART,191549986,Verilog,UART,5,1,2021-08-27 18:43:13+00:00,[],None
155,https://github.com/mattvenn/spi-reset-bug.git,2019-07-04 10:18:43+00:00,,0,mattvenn/spi-reset-bug,195219694,Verilog,spi-reset-bug,48,1,2022-03-17 00:21:12+00:00,[],None
156,https://github.com/A-suozhang/Cordic-xilinx-ip-core.git,2019-07-12 02:55:33+00:00,,1,A-suozhang/Cordic-xilinx-ip-core,196498244,Verilog,Cordic-xilinx-ip-core,109,1,2021-03-23 06:26:19+00:00,[],None
157,https://github.com/shanakaprageeth/controlsys_modules.git,2019-06-27 02:17:35+00:00,This project contains some of the verilog modules used for a motor controller,1,shanakaprageeth/controlsys_modules,194007311,Verilog,controlsys_modules,24,1,2022-01-25 16:42:20+00:00,[],https://api.github.com/licenses/mit
158,https://github.com/akkagao/v.git,2019-06-22 09:32:21+00:00,v 语言学习笔记,0,akkagao/v,193216254,Verilog,v,3,1,2021-07-14 21:51:57+00:00,"['v', 'vlang']",None
159,https://github.com/HandSomeLEEw/My_Verilog.git,2019-06-25 07:34:16+00:00,code in verilog,0,HandSomeLEEw/My_Verilog,193658198,Verilog,My_Verilog,12,1,2020-06-16 07:51:39+00:00,[],None
160,https://github.com/MRdudu156/5-stages-pipelined-RISCV-CPU.git,2019-06-25 08:24:53+00:00,5-stages-pipelined-RISCV-CPU,0,MRdudu156/5-stages-pipelined-RISCV-CPU,193666304,Verilog,5-stages-pipelined-RISCV-CPU,21443,1,2022-03-25 05:25:20+00:00,[],None
161,https://github.com/7uner/CSCB58_bomberman.git,2019-07-09 21:24:59+00:00,CSCB58 final project,0,7uner/CSCB58_bomberman,196086094,Verilog,CSCB58_bomberman,17,1,2019-07-09 22:42:20+00:00,[],None
162,https://github.com/BlaskoEric/CSE401-Computer-Architecture.git,2019-06-17 22:37:16+00:00,,0,BlaskoEric/CSE401-Computer-Architecture,192427535,Verilog,CSE401-Computer-Architecture,38,1,2019-06-18 17:03:51+00:00,[],None
163,https://github.com/AnthonyKenny98/MIPS-Processor.git,2019-06-18 01:46:34+00:00,,0,AnthonyKenny98/MIPS-Processor,192445303,Verilog,MIPS-Processor,4940,1,2021-02-16 03:18:02+00:00,[],None
164,https://github.com/RAYHAN01/EECS470_Proj4.git,2019-06-10 06:21:16+00:00,,2,RAYHAN01/EECS470_Proj4,191109097,Verilog,EECS470_Proj4,4813,1,2024-04-05 08:16:06+00:00,[],None
165,https://github.com/BBwanaz/tictactoe.git,2019-06-19 08:30:51+00:00,Tictactoe game compiled on the De1SOC using Verilog and works when board is connected to computer with VGA cable.,2,BBwanaz/tictactoe,192691665,Verilog,tictactoe,19,1,2022-05-10 05:16:31+00:00,[],None
166,https://github.com/arghavan-kpm/MIPS-pipeline.git,2019-06-15 15:38:34+00:00,A mips processor that executes instructions in pipelined way,1,arghavan-kpm/MIPS-pipeline,192095312,Verilog,MIPS-pipeline,9,1,2020-02-13 13:11:53+00:00,[],None
167,https://github.com/edburke16/Verilog_CPU.git,2019-06-14 19:24:39+00:00,Simple CPU for Computer Achitecture and Design made in Verilog. ,0,edburke16/Verilog_CPU,191995358,Verilog,Verilog_CPU,174,1,2023-07-01 11:08:27+00:00,[],None
168,https://github.com/XGsombra/Tank-Battle-1.0.git,2019-06-26 18:35:02+00:00,This is the project of CSCB58 2019 Summer.,3,XGsombra/Tank-Battle-1.0,193958801,Verilog,Tank-Battle-1.0,69,1,2020-12-14 03:27:02+00:00,[],None
169,https://github.com/eecheng87/Image-convolutional-circuit-design.git,2019-07-09 07:20:42+00:00,,1,eecheng87/Image-convolutional-circuit-design,195954545,Verilog,Image-convolutional-circuit-design,1057,1,2023-10-18 08:46:33+00:00,[],None
170,https://github.com/davechan813/CS-M51A.git,2019-06-29 06:32:19+00:00,UCLA CS M51A,0,davechan813/CS-M51A,194372937,Verilog,CS-M51A,225,1,2024-03-22 03:16:51+00:00,[],None
171,https://github.com/shuji-oh/Tapped_Delay_TDC.git,2019-06-25 05:03:21+00:00,,1,shuji-oh/Tapped_Delay_TDC,193637806,Verilog,Tapped_Delay_TDC,35,1,2024-04-09 12:27:06+00:00,[],None
172,https://github.com/wisam-m/AMazing-CSCB58.git,2019-07-11 18:33:53+00:00,"A Verilog maze game running on the Altera DE2 Board. Project for CSCB58, Summer 2019 at UofT Scarborough.",0,wisam-m/AMazing-CSCB58,196447165,Verilog,AMazing-CSCB58,4652,1,2020-01-31 20:07:11+00:00,[],None
173,https://github.com/elijahlorden/Verilog-stuff.git,2019-07-11 23:13:05+00:00,Testing,0,elijahlorden/Verilog-stuff,196476048,Verilog,Verilog-stuff,758,1,2019-09-16 08:16:30+00:00,[],None
174,https://github.com/nsluhrs/i2s_mic_verilog.git,2019-06-23 16:53:10+00:00,a receiver core for the sph0645lm4h MEMS microphone,0,nsluhrs/i2s_mic_verilog,193373379,Verilog,i2s_mic_verilog,16,1,2022-09-19 18:23:45+00:00,[],https://api.github.com/licenses/gpl-3.0
175,https://github.com/qycss/Design-of-5-level-pipelined-processor.git,2019-07-07 03:09:51+00:00,含冒险的五级流水线处理器设计,0,qycss/Design-of-5-level-pipelined-processor,195604320,Verilog,Design-of-5-level-pipelined-processor,621,1,2023-10-24 06:44:01+00:00,[],None
176,https://github.com/Ryushane/SPI-with-PINGPONG-RAM.git,2019-07-06 09:35:21+00:00,,0,Ryushane/SPI-with-PINGPONG-RAM,195522395,Verilog,SPI-with-PINGPONG-RAM,736,1,2020-10-04 07:28:39+00:00,[],None
177,https://github.com/mcavoya/uart_transmitter.git,2019-06-16 22:13:56+00:00,Verilog HDL UART Transmitter,0,mcavoya/uart_transmitter,192241640,Verilog,uart_transmitter,4,1,2022-10-26 10:44:07+00:00,[],https://api.github.com/licenses/mit
178,https://github.com/allendomar/SDRAMController.git,2019-06-18 00:16:34+00:00,FPGA controller for SDR SDRAM Micron 64Mb,0,allendomar/SDRAMController,192435384,Verilog,SDRAMController,3973,1,2023-09-06 15:02:25+00:00,[],None
179,https://github.com/Verdvana/System_Index.git,2019-07-08 12:43:40+00:00,带PLL的全局时钟管理模块,1,Verdvana/System_Index,195809941,Verilog,System_Index,4,1,2022-06-06 06:17:02+00:00,[],None
180,https://github.com/Ametoki/FPGA_Xilinx-Spartan-6_Projects.git,2019-06-14 14:12:18+00:00,Some simple projects based on Xilinx Spartan-6 series.,0,Ametoki/FPGA_Xilinx-Spartan-6_Projects,191954366,Verilog,FPGA_Xilinx-Spartan-6_Projects,71910,1,2022-01-23 12:40:25+00:00,[],None
181,https://github.com/xxzzll11111/softmax_fpga.git,2019-07-01 11:46:59+00:00,,0,xxzzll11111/softmax_fpga,194662557,Verilog,softmax_fpga,11,1,2021-05-29 10:22:17+00:00,[],None
182,https://github.com/jeangeorge/semaphore-verilog.git,2019-06-21 13:15:36+00:00,Trabalho Prático 4 da disciplina Introdução a Sistemas Lógicos - UFMG,0,jeangeorge/semaphore-verilog,193100829,Verilog,semaphore-verilog,791,1,2022-08-12 15:55:43+00:00,[],None
183,https://github.com/qiankun214/FFT_verilog.git,2019-06-29 05:24:05+00:00,,0,qiankun214/FFT_verilog,194367787,Verilog,FFT_verilog,872,1,2020-03-03 05:46:49+00:00,[],None
184,https://github.com/Jorgeortiz97/lenet5.git,2019-06-13 18:07:02+00:00,,2,Jorgeortiz97/lenet5,191811344,Verilog,lenet5,2302,1,2022-09-23 08:03:17+00:00,[],https://api.github.com/licenses/gpl-3.0
185,https://github.com/miladHakimi/Calculator_verilog.git,2019-06-18 05:56:57+00:00,,0,miladHakimi/Calculator_verilog,192474886,Verilog,Calculator_verilog,13,1,2021-05-15 22:40:14+00:00,[],None
186,https://github.com/BharathS11/avmm_sha3.git,2019-06-23 01:37:58+00:00,UVM testbench for an sha3 implementation with Avalon MM interface,8,BharathS11/avmm_sha3,193294904,Verilog,avmm_sha3,20,1,2022-03-31 03:29:08+00:00,[],
187,https://github.com/ngoductuanlhp/MIPS-Processor.git,2019-07-05 09:35:08+00:00,Design MIPS processor based on Verilog and synthesize on De2i-150 FPGA board,0,ngoductuanlhp/MIPS-Processor,195382387,Verilog,MIPS-Processor,15773,1,2022-04-28 19:07:17+00:00,[],None
188,https://github.com/fayzanx/FPGA-VerilogHDL-Course.git,2019-06-25 22:12:49+00:00,Some Examples and their solutions in VerilogHDL targeted to DE1 FPGA board.,0,fayzanx/FPGA-VerilogHDL-Course,193790231,Verilog,FPGA-VerilogHDL-Course,4779,1,2022-02-16 14:51:06+00:00,[],https://api.github.com/licenses/mit
189,https://github.com/xuesongjun/RX_LVCMOS2TX_LVDS.git,2019-07-11 12:06:18+00:00,ddr,0,xuesongjun/RX_LVCMOS2TX_LVDS,196386677,Verilog,RX_LVCMOS2TX_LVDS,13,1,2023-10-20 08:41:31+00:00,[],None
190,https://github.com/spurserh/self_timed.git,2019-06-23 15:18:27+00:00,,0,spurserh/self_timed,193363530,Verilog,self_timed,805,1,2022-02-24 17:16:43+00:00,[],None
191,https://github.com/sty61010/2019HDL_FinalProject_106034061.git,2019-06-23 16:57:53+00:00,,0,sty61010/2019HDL_FinalProject_106034061,193373828,Verilog,2019HDL_FinalProject_106034061,24,1,2020-08-10 15:39:22+00:00,[],None
192,https://github.com/vidor-libraries/DVI_OUT.git,2019-06-26 08:13:26+00:00,,1,vidor-libraries/DVI_OUT,193860215,Verilog,DVI_OUT,3,1,2024-02-06 22:27:19+00:00,[],None
193,https://github.com/penn-qel/real-time-nv-charge-control.git,2019-06-28 20:18:48+00:00,A conceptual example of the Verilog code used to run our real-time initialization of a diamond nitrogen-vacancy's charge state.,0,penn-qel/real-time-nv-charge-control,194329571,Verilog,real-time-nv-charge-control,21,1,2024-02-20 15:12:25+00:00,[],https://api.github.com/licenses/gpl-3.0
194,https://github.com/sjsong08/fpga_ml.git,2019-06-27 05:24:45+00:00,,0,sjsong08/fpga_ml,194028079,Verilog,fpga_ml,2644,1,2021-04-26 06:59:10+00:00,[],None
195,https://github.com/athmahi/Simplified-Augmented-Reality-application.git,2019-06-28 05:02:26+00:00,,0,athmahi/Simplified-Augmented-Reality-application,194209235,Verilog,Simplified-Augmented-Reality-application,1627,1,2019-12-01 08:21:15+00:00,[],None
196,https://github.com/davewoo999/Atom_MiSTer.git,2019-07-08 20:34:56+00:00,A port of the Acorn Atom for MiSTer,0,davewoo999/Atom_MiSTer,195882506,Verilog,Atom_MiSTer,2590,1,2019-07-21 21:26:44+00:00,[],None
197,https://github.com/sheep-sleep/CPLD_20MHz.git,2019-07-09 01:56:56+00:00,研究生期间做的室内定位项目，基带代码的CPLD部分。,2,sheep-sleep/CPLD_20MHz,195913423,Verilog,CPLD_20MHz,949,1,2021-04-30 18:16:51+00:00,[],None
198,https://github.com/flyeagle0/NaiveMIPS-HDL.git,2019-07-13 01:58:47+00:00,,0,flyeagle0/NaiveMIPS-HDL,196666913,Verilog,NaiveMIPS-HDL,234754,1,2020-02-14 09:51:35+00:00,[],None
199,https://github.com/sysuloongson/yxm.git,2019-07-11 14:48:21+00:00,,0,sysuloongson/yxm,196413883,Verilog,yxm,9,1,2019-07-16 03:08:25+00:00,[],None
200,https://github.com/wyu0725/Si5345_VIO_Config.git,2019-06-17 04:44:39+00:00,,3,wyu0725/Si5345_VIO_Config,192276289,Verilog,Si5345_VIO_Config,1367,1,2023-10-17 10:36:40+00:00,[],https://api.github.com/licenses/mit
201,https://github.com/priyanka-raina/Hybrid-RRAM-NEMS.git,2019-06-24 18:09:39+00:00,Hybrid RRAM/NEMS-Based 3D Interconnect Design for Programmable Logic Devices,1,priyanka-raina/Hybrid-RRAM-NEMS,193555627,Verilog,Hybrid-RRAM-NEMS,109343,1,2023-07-17 06:35:32+00:00,[],https://api.github.com/licenses/mit
202,https://github.com/michaeldin/cubehash.git,2019-06-28 06:59:55+00:00,FPGA design and implementation of cubehash16/32-256,0,michaeldin/cubehash,194224225,Verilog,cubehash,1434,1,2022-02-03 14:45:36+00:00,[],None
203,https://github.com/Omar-Emad/PCI-Bus.git,2019-06-26 13:50:13+00:00,,0,Omar-Emad/PCI-Bus,193913934,Verilog,PCI-Bus,212,1,2023-05-17 05:09:07+00:00,[],None
204,https://github.com/ChenPanXYZ/CSC258-Project.git,2019-07-08 00:29:17+00:00,,0,ChenPanXYZ/CSC258-Project,195710446,Verilog,CSC258-Project,49847,1,2019-08-12 16:20:26+00:00,[],None
205,https://github.com/andrewsil1/SevenSegController.git,2019-07-12 23:15:24+00:00,"AXI-compatible Seven Segment LED controller, with multiple configuration options",0,andrewsil1/SevenSegController,196656520,Verilog,SevenSegController,29,1,2022-08-11 13:34:47+00:00,[],https://api.github.com/licenses/mit
206,https://github.com/tomverbeure/yosys_deconstructed.git,2019-07-03 16:34:33+00:00,,0,tomverbeure/yosys_deconstructed,195092098,Verilog,yosys_deconstructed,93,1,2021-01-20 08:50:56+00:00,[],None
207,https://github.com/vidor-libraries/SDRAM_ARBITER.git,2019-06-26 10:07:06+00:00,,0,vidor-libraries/SDRAM_ARBITER,193879760,Verilog,SDRAM_ARBITER,6,1,2022-06-21 19:15:09+00:00,[],None
208,https://github.com/halesahinn/Microprocessor-Implementation-for-FPGA-with-Verilog.git,2019-07-11 11:41:51+00:00,,0,halesahinn/Microprocessor-Implementation-for-FPGA-with-Verilog,196383246,Verilog,Microprocessor-Implementation-for-FPGA-with-Verilog,1644,1,2022-05-15 22:19:05+00:00,[],None
209,https://github.com/mibrahimfm/tp_isl_semaforos.git,2019-06-18 16:25:41+00:00,Implementar um sistema em Verilog que simule o comportamento de dois semáforos relacionados,0,mibrahimfm/tp_isl_semaforos,192575953,Verilog,tp_isl_semaforos,802,1,2019-06-27 11:15:22+00:00,[],None
210,https://github.com/jose9706/ProyectoDigitalesII.git,2019-06-18 22:35:49+00:00,,1,jose9706/ProyectoDigitalesII,192621244,Verilog,ProyectoDigitalesII,2315,1,2019-07-07 02:39:45+00:00,[],None
211,https://github.com/AloriumTechnology/XLR8SPISRAM.git,2019-06-21 15:37:25+00:00,"This library provides access to a SPI SRAM control XB, allowing hardware control of an attached SPI SRAM.",0,AloriumTechnology/XLR8SPISRAM,193122728,Verilog,XLR8SPISRAM,110,1,2022-09-13 11:51:43+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/ThisWasntTaken/SAP1Computer.git,2019-06-17 05:58:26+00:00,A simple implementation of the Simple As Possible - 1 Computer in Verilog,0,ThisWasntTaken/SAP1Computer,192283781,Verilog,SAP1Computer,699,1,2020-04-04 05:35:19+00:00,[],None
213,https://github.com/godxiang/FPFA_EXC.git,2019-06-24 08:34:00+00:00,this directory is used as a learning FPGA directory,1,godxiang/FPFA_EXC,193466287,Verilog,FPFA_EXC,233553,1,2022-07-18 01:59:47+00:00,[],None
214,https://github.com/sysuloongson/Dual_Issue_Pipeline_CPU.git,2019-07-09 02:56:29+00:00,A Dual_Issue_Pipeline_CPU for Loongson Cup.,1,sysuloongson/Dual_Issue_Pipeline_CPU,195921588,Verilog,Dual_Issue_Pipeline_CPU,76,1,2019-07-17 03:20:50+00:00,[],None
215,https://github.com/sysuloongson/ex_stage.git,2019-07-09 02:56:04+00:00,2121212,0,sysuloongson/ex_stage,195921518,Verilog,ex_stage,78,1,2019-07-16 05:23:05+00:00,[],None
216,https://github.com/sot-k/ce430_digital_circuits.git,2019-06-25 18:48:49+00:00,Assignments for my digital circuits class,0,sot-k/ce430_digital_circuits,193765309,Verilog,ce430_digital_circuits,280,0,2019-06-25 18:57:16+00:00,"['digital', 'circuits', 'ce430', 'vga-controller', 'uart', 'lcd', '7-segment']",None
217,https://github.com/Crazy-Cao/Test2.git,2019-07-11 07:37:27+00:00,VerSat_UpDown_Counter,0,Crazy-Cao/Test2,196344052,Verilog,Test2,140,0,2019-07-11 08:05:39+00:00,[],None
218,https://github.com/bxbhhh/csprj05.git,2019-07-13 18:13:15+00:00,csprj2019_Group05,0,bxbhhh/csprj05,196752565,Verilog,csprj05,129009,0,2020-02-04 01:17:40+00:00,[],None
219,https://github.com/yvsgnaneswar/Functional-Verification.git,2019-07-15 05:00:19+00:00,,0,yvsgnaneswar/Functional-Verification,196926915,Verilog,Functional-Verification,16,0,2019-07-15 05:03:02+00:00,[],None
220,https://github.com/pnad0911/FPGA.git,2019-07-15 03:45:34+00:00,,0,pnad0911/FPGA,196919393,Verilog,FPGA,78980,0,2019-07-15 03:57:19+00:00,[],None
221,https://github.com/vjtagaltera/bt656-de0nano.git,2019-07-15 02:42:27+00:00,,1,vjtagaltera/bt656-de0nano,196911545,Verilog,bt656-de0nano,495,0,2019-07-15 03:04:10+00:00,[],None
222,https://github.com/YZ775/My32bitCPU.git,2019-07-04 10:38:36+00:00,,0,YZ775/My32bitCPU,195222414,Verilog,My32bitCPU,7220,0,2021-05-11 23:50:32+00:00,[],None
223,https://github.com/boradenis9/VuMeter-Verilog.git,2019-07-09 11:11:57+00:00,,0,boradenis9/VuMeter-Verilog,195992889,Verilog,VuMeter-Verilog,5,0,2019-07-09 11:12:41+00:00,[],None
224,https://github.com/ArmeriaWang/HitLec-electronic-lock.git,2019-07-10 06:35:35+00:00,"HIT :: Digital System Design (2019 Spring) :: Final Project, An ElectronicLock designed by VerilogHDL.",0,ArmeriaWang/HitLec-electronic-lock,196146304,Verilog,HitLec-electronic-lock,3690,0,2021-05-07 17:13:16+00:00,[],None
225,https://github.com/cryptosoumya/OneForConsecutiveOnes.git,2019-06-27 07:34:41+00:00,decting number of 1 present in a series such that if two or more ones are detected consecutively then it will be treated as a single one,0,cryptosoumya/OneForConsecutiveOnes,194046077,Verilog,OneForConsecutiveOnes,100,0,2019-10-30 23:01:44+00:00,[],None
226,https://github.com/Abhinav-Git19/DFT-optimization.git,2019-07-13 09:55:04+00:00,,0,Abhinav-Git19/DFT-optimization,196705942,Verilog,DFT-optimization,931,0,2019-07-13 10:21:31+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/Clockfix/FPGA-Mandelbrot-Set.git,2019-07-12 08:25:27+00:00,Mandelbrot set visualization,0,Clockfix/FPGA-Mandelbrot-Set,196539859,Verilog,FPGA-Mandelbrot-Set,34,0,2019-07-30 22:09:53+00:00,[],None
228,https://github.com/kromych/fpga-tut.git,2019-06-28 01:03:31+00:00,,0,kromych/fpga-tut,194183025,Verilog,fpga-tut,10913,0,2019-08-11 04:35:46+00:00,[],None
229,https://github.com/Sobuto/CustomCPU.git,2019-06-20 06:40:29+00:00,Playing around with creating a relatively standard 5 stage pipeline CPU,0,Sobuto/CustomCPU,192863898,Verilog,CustomCPU,523,0,2019-06-20 06:48:03+00:00,[],None
230,https://github.com/ma48/v_sample.git,2019-06-20 05:07:41+00:00,sample,0,ma48/v_sample,192852195,Verilog,v_sample,0,0,2019-06-20 07:18:36+00:00,[],None
231,https://github.com/xaero-coder/multicycle.git,2019-06-29 18:07:03+00:00,,0,xaero-coder/multicycle,194435254,Verilog,multicycle,20,0,2020-04-27 13:08:44+00:00,[],None
232,https://github.com/watawuwu/datec.git,2019-06-25 14:29:48+00:00,,0,watawuwu/datec,193724171,Verilog,datec,0,0,2019-06-25 14:31:32+00:00,['vlang'],None
233,https://github.com/giow-ufmg/TP-ISL-Semaforo.git,2019-06-16 21:15:27+00:00,Repositorio para desenvolver TP do semaforo de ISL ,0,giow-ufmg/TP-ISL-Semaforo,192237584,Verilog,TP-ISL-Semaforo,800,0,2022-07-18 13:17:08+00:00,[],None
234,https://github.com/baru64/rpn-calc.git,2019-06-11 13:36:12+00:00,Project for FPGA programming class,0,baru64/rpn-calc,191378718,Verilog,rpn-calc,11,0,2020-01-22 20:20:56+00:00,[],None
235,https://github.com/a-Ahmed13/Mips-Single-Cycle-Processor.git,2019-06-10 06:26:50+00:00,,0,a-Ahmed13/Mips-Single-Cycle-Processor,191109952,Verilog,Mips-Single-Cycle-Processor,3,0,2019-10-23 23:06:59+00:00,[],None
236,https://github.com/justinhafling0/Digital-Lock.git,2019-06-18 13:32:26+00:00,EC311 Final Project,0,justinhafling0/Digital-Lock,192546369,Verilog,Digital-Lock,30,0,2020-09-27 21:53:25+00:00,"['fpga-board', 'digital-lock']",None
237,https://github.com/surendharkodaikal/Verilog.git,2019-06-18 23:42:04+00:00,project,0,surendharkodaikal/Verilog,192626427,Verilog,Verilog,13,0,2019-06-19 00:02:20+00:00,[],None
238,https://github.com/mingfengwan/learning-rps.git,2019-07-09 02:21:21+00:00,Reinforcement learning with Verilog,0,mingfengwan/learning-rps,195916764,Verilog,learning-rps,2270,0,2023-11-28 16:58:52+00:00,[],None
239,https://github.com/agohof/MIPS_32.git,2019-06-20 16:41:18+00:00,MIPS processor in verilog,0,agohof/MIPS_32,192955345,Verilog,MIPS_32,17399,0,2020-10-17 21:41:40+00:00,"['verilog', 'mips32cpu']",None
240,https://github.com/bgdmo99/Pipeline.git,2019-07-13 23:22:40+00:00,,0,bgdmo99/Pipeline,196774574,Verilog,Pipeline,13,0,2019-07-13 23:24:16+00:00,[],None
241,https://github.com/vidor-libraries/SYSTEM_PLL.git,2019-06-26 10:09:18+00:00,,0,vidor-libraries/SYSTEM_PLL,193880079,Verilog,SYSTEM_PLL,4,0,2019-06-26 10:09:32+00:00,[],None
242,https://github.com/huangchink/CPU.git,2019-06-23 13:40:06+00:00,,0,huangchink/CPU,193352667,Verilog,CPU,4291,0,2021-07-22 10:07:34+00:00,[],None
243,https://github.com/FCostaS/YouseiProcessor.git,2019-06-25 11:51:08+00:00,Yousei Processor is a MIPS-based processor for FPGA using verilog.,0,FCostaS/YouseiProcessor,193697945,Verilog,YouseiProcessor,1625,0,2022-04-12 12:16:41+00:00,[],None
244,https://github.com/nikhilashaji/fp-multiplier.git,2019-06-27 12:26:18+00:00,,0,nikhilashaji/fp-multiplier,194090846,Verilog,fp-multiplier,18,0,2019-06-27 12:35:04+00:00,[],None
245,https://github.com/10611anil/16-bit-calculator.git,2019-07-01 19:40:52+00:00,The calculator (A^2 - 1) works based on Booth Algorithm which takes 8-bit input and calculates 16-bit output. Complete design is explained in project report.,0,10611anil/16-bit-calculator,194733235,Verilog,16-bit-calculator,411,0,2019-07-03 17:03:32+00:00,[],None
246,https://github.com/nakano57/lchika_kadai.git,2019-06-30 08:59:17+00:00,,0,nakano57/lchika_kadai,194495671,Verilog,lchika_kadai,2,0,2019-06-30 12:37:04+00:00,[],None
247,https://github.com/mahajan-apoorv/Exponential_function_verilog_hardware.git,2019-07-07 21:09:43+00:00,,0,mahajan-apoorv/Exponential_function_verilog_hardware,195697280,Verilog,Exponential_function_verilog_hardware,4,0,2019-07-07 21:12:37+00:00,[],None
248,https://github.com/teann/microprocessor.git,2019-07-09 04:00:12+00:00,16 bit MIPS Microprocessor designed for a class project.,0,teann/microprocessor,195929749,Verilog,microprocessor,1622,0,2019-07-09 04:00:59+00:00,[],None
249,https://github.com/ArisCruz0117/Tarea-11-Arqui.git,2019-07-09 03:40:53+00:00,MIPS Processor with Pipelines,0,ArisCruz0117/Tarea-11-Arqui,195927497,Verilog,Tarea-11-Arqui,76,0,2019-07-09 03:49:52+00:00,[],None
250,https://github.com/andresinsel/Tarea11.git,2019-07-07 20:20:21+00:00,,0,andresinsel/Tarea11,195693551,Verilog,Tarea11,16,0,2019-11-25 01:26:12+00:00,[],None
251,https://github.com/ramondcsilva/Microarchitecture.git,2019-07-06 23:58:15+00:00,First problem of the IM Digital Systems,0,ramondcsilva/Microarchitecture,195592829,Verilog,Microarchitecture,18406,0,2019-07-07 01:02:28+00:00,[],None
252,https://github.com/xdkxsquirrel/FPGA_CPU_Synth.git,2019-07-10 23:57:15+00:00,Digital System Design Final Project (ECE 3700),0,xdkxsquirrel/FPGA_CPU_Synth,196289954,Verilog,FPGA_CPU_Synth,20,0,2019-07-10 23:59:26+00:00,[],None
253,https://github.com/KevinCerqueira/MI-CD-hexadecimal-matriz-led-7x5.git,2019-06-10 00:06:45+00:00,Problema 01 do MI de Circuitos Digitais - Hexadecimal numa Matriz de LEDs 7x5 (FPGA),0,KevinCerqueira/MI-CD-hexadecimal-matriz-led-7x5,191068304,Verilog,MI-CD-hexadecimal-matriz-led-7x5,108,0,2019-06-10 00:36:39+00:00,[],None
254,https://github.com/scopp1598/ARM-Processor-Projects.git,2019-06-17 21:17:03+00:00,These are two separate projects for two class where ARMS and ARMStb are the Used to build a single core processor and ARMS and ARMStb2 are used to build a multicore processor,0,scopp1598/ARM-Processor-Projects,192420036,Verilog,ARM-Processor-Projects,55,0,2019-06-17 21:28:36+00:00,[],None
255,https://github.com/wwxn/Phase-difference-measurement.git,2019-06-16 10:14:57+00:00,,0,wwxn/Phase-difference-measurement,192176808,Verilog,Phase-difference-measurement,129,0,2019-06-16 10:16:59+00:00,[],https://api.github.com/licenses/apache-2.0
256,https://github.com/Omarhatab/Full_adder.git,2019-06-16 20:41:55+00:00,,0,Omarhatab/Full_adder,192235021,Verilog,Full_adder,4,0,2019-06-17 00:52:49+00:00,[],None
257,https://github.com/LubaTovbin/Verilog_cmpe240_proj_1.git,2019-06-13 21:45:30+00:00,Advanced Computer Design Course work,0,LubaTovbin/Verilog_cmpe240_proj_1,191837328,Verilog,Verilog_cmpe240_proj_1,3,0,2019-06-13 21:49:00+00:00,[],None
258,https://github.com/ls89757/VerilogBegin.git,2019-06-15 03:05:38+00:00,使用Verilog实现基础器件,0,ls89757/VerilogBegin,192030327,Verilog,VerilogBegin,3274,0,2023-03-23 05:51:19+00:00,[],None
259,https://github.com/JihadElhofy/UART_transmitter.git,2019-07-14 09:31:57+00:00,UART-transmitter verified on FPGA,0,JihadElhofy/UART_transmitter,196817913,Verilog,UART_transmitter,9,0,2019-07-14 09:46:07+00:00,[],None
260,https://github.com/gerrywang/vlang.git,2019-07-04 12:43:36+00:00,vlang,0,gerrywang/vlang,195239789,Verilog,vlang,1,0,2019-07-04 13:50:56+00:00,[],None
261,https://github.com/irahulmalik/3bitvedicmultiplier-verilog.git,2019-07-03 04:32:36+00:00,This is a 3-bit vedic multiplier.,0,irahulmalik/3bitvedicmultiplier-verilog,194979929,Verilog,3bitvedicmultiplier-verilog,2,0,2019-07-03 04:56:18+00:00,[],None
262,https://github.com/ukalla1/NNA.git,2019-07-03 05:20:08+00:00,,0,ukalla1/NNA,194984493,Verilog,NNA,1447,0,2019-07-07 06:21:01+00:00,[],None
263,https://github.com/jerrybananas/Encryption-FIFO.git,2019-06-27 17:07:30+00:00,,0,jerrybananas/Encryption-FIFO,194134190,Verilog,Encryption-FIFO,2,0,2019-06-27 17:14:03+00:00,"['iverilog', 'verilog', 'fifo', 'encryption']",None
264,https://github.com/spytheman/vbreakout.git,2019-06-28 05:25:29+00:00,A simple breakout game made in order to learn V,0,spytheman/vbreakout,194211399,Verilog,vbreakout,290,0,2019-08-09 12:41:57+00:00,[],None
265,https://github.com/smaharjan-web/Verilog-processor.git,2019-07-01 04:05:59+00:00,Verilog modules for processor,0,smaharjan-web/Verilog-processor,194597539,Verilog,Verilog-processor,19,0,2019-07-01 04:08:46+00:00,[],None
266,https://github.com/guimilan/final_embarcados.git,2019-06-28 18:40:16+00:00,"Implementação de um controlador de câmera em VHDL para a disciplina de Sistemas Embarcados - 1o semestre, ICMC-USP, 2019",0,guimilan/final_embarcados,194318997,Verilog,final_embarcados,13073,0,2019-10-08 05:23:04+00:00,[],None
267,https://github.com/tangnicholas/Verilog-Compositions.git,2019-07-11 22:27:04+00:00,For storing projects during the course of CPEN 211 (2019),0,tangnicholas/Verilog-Compositions,196472467,Verilog,Verilog-Compositions,67588,0,2020-03-21 19:44:45+00:00,[],None
268,https://github.com/Sumeetk96/FPGA_interface.git,2019-07-11 06:06:21+00:00,Project to wirelessly read and write data to BlockRAM implemented in FPGA,0,Sumeetk96/FPGA_interface,196330029,Verilog,FPGA_interface,3902,0,2019-10-02 17:29:54+00:00,[],None
269,https://github.com/mohmah9/Customized_mips_pipeline_processor.git,2019-07-12 18:39:21+00:00,MIPS processor simulation using Verilog,0,mohmah9/Customized_mips_pipeline_processor,196628515,Verilog,Customized_mips_pipeline_processor,62,0,2020-10-04 09:47:51+00:00,"['mips', 'assembly', 'verilog']",None
270,https://github.com/alitoufighi/network-on-chip.git,2019-07-05 08:31:09+00:00,"This is our final project for Computer Aided Design course, spring 2019",0,alitoufighi/network-on-chip,195371419,Verilog,network-on-chip,2,0,2019-07-28 08:12:08+00:00,[],None
271,https://github.com/LadonAl/LEA-FPGA.git,2019-06-20 12:12:44+00:00,An attempt to make the LEA 128-bit cipher on an FPGA,0,LadonAl/LEA-FPGA,192913899,Verilog,LEA-FPGA,260,0,2022-11-07 14:27:29+00:00,[],None
272,https://github.com/Aniket025/RISC-Processor.git,2019-06-20 19:14:01+00:00,A single cycle RISC processor developed using Verilog to be run on spartan3 FPGA.,0,Aniket025/RISC-Processor,192974757,Verilog,RISC-Processor,404,0,2019-06-20 19:21:01+00:00,[],None
273,https://github.com/hfuttcy/VerilogHDL_Examples.git,2019-06-29 13:42:03+00:00,,0,hfuttcy/VerilogHDL_Examples,194409888,Verilog,VerilogHDL_Examples,16,0,2019-07-08 07:44:38+00:00,[],None
274,https://github.com/AndreFK/SimonSays-Verilog.git,2019-06-23 20:22:39+00:00,,0,AndreFK/SimonSays-Verilog,193392056,Verilog,SimonSays-Verilog,25,0,2019-06-25 08:23:07+00:00,[],None
275,https://github.com/sndNoodle/myTD4.git,2019-07-08 17:49:54+00:00,"渡波郁氏著の""CPUの創りかた""を読んだので作った.",0,sndNoodle/myTD4,195860504,Verilog,myTD4,4,0,2019-07-08 18:01:30+00:00,[],None
276,https://github.com/LYRCB/CO-project.git,2019-07-05 03:25:41+00:00,南航计算机组成原理实验,0,LYRCB/CO-project,195332393,Verilog,CO-project,14310,0,2022-05-15 12:56:26+00:00,[],None
277,https://github.com/LubaTovbin/Verilog_cmpe240_proj_2.git,2019-06-13 21:00:25+00:00,Advanced Computer Design Course Projects,0,LubaTovbin/Verilog_cmpe240_proj_2,191832601,Verilog,Verilog_cmpe240_proj_2,7,0,2019-06-13 21:49:23+00:00,[],None
278,https://github.com/kilinlili/processer_making.git,2019-06-18 09:02:30+00:00,,0,kilinlili/processer_making,192504399,Verilog,processer_making,86,0,2019-06-20 16:29:05+00:00,[],None
279,https://github.com/FaleHuang/CM_Acquisition_V00.git,2019-06-19 12:03:49+00:00,flash_operation,0,FaleHuang/CM_Acquisition_V00,192724200,Verilog,CM_Acquisition_V00,17,0,2019-06-20 11:34:01+00:00,[],None
280,https://github.com/longfangsong/my-riscv.git,2019-06-19 09:09:21+00:00,my own risc-v implemention,0,longfangsong/my-riscv,192698351,Verilog,my-riscv,6,0,2019-06-19 16:34:09+00:00,[],None
281,https://github.com/DanilaEremenko/DataTransmitter.git,2019-06-22 18:15:56+00:00,Verilog,0,DanilaEremenko/DataTransmitter,193265677,Verilog,DataTransmitter,394,0,2019-06-23 21:45:22+00:00,[],None
282,https://github.com/jiangshibiao/Tetris.git,2019-06-10 12:28:13+00:00,Project for Digital Logic Design class & verilog,0,jiangshibiao/Tetris,191163844,Verilog,Tetris,503,0,2019-09-27 08:08:41+00:00,[],None
283,https://github.com/WoodenMars/riscv-cpu.git,2019-07-04 06:48:09+00:00,,0,WoodenMars/riscv-cpu,195184813,Verilog,riscv-cpu,12,0,2019-07-04 06:53:24+00:00,[],None
284,https://github.com/s8dragon/Verilog_Study.git,2019-07-05 06:56:13+00:00,,0,s8dragon/Verilog_Study,195355533,Verilog,Verilog_Study,2103,0,2019-12-13 06:35:34+00:00,[],None
285,https://github.com/Sciencethebird/Computer-Organization.git,2019-07-06 07:49:21+00:00,"NCTU, CS, Summer, 2019",0,Sciencethebird/Computer-Organization,195512975,Verilog,Computer-Organization,8543,0,2022-08-16 09:26:22+00:00,[],None
286,https://github.com/gzpyunduan/CS145-Vivado-Lab.git,2019-07-02 00:57:44+00:00,,0,gzpyunduan/CS145-Vivado-Lab,194762836,Verilog,CS145-Vivado-Lab,4183,0,2019-07-02 00:58:58+00:00,[],None
287,https://github.com/Yarila682/elv.git,2019-07-01 22:28:49+00:00,Simple lossless archiver in V,0,Yarila682/elv,194750942,Verilog,elv,2,0,2020-07-22 10:16:24+00:00,[],None
288,https://github.com/nakano57/ichimatu_moyou.git,2019-06-30 12:33:33+00:00,P75~,0,nakano57/ichimatu_moyou,194513907,Verilog,ichimatu_moyou,1,0,2019-06-30 12:34:00+00:00,[],None
289,https://github.com/SunLibo33/CPNoteRecord.git,2019-06-28 23:30:54+00:00,CPNoteRecord,0,SunLibo33/CPNoteRecord,194344139,Verilog,CPNoteRecord,45026,0,2019-08-18 10:40:09+00:00,[],None
290,https://github.com/Rishita-Kar/VGA-Piece-Animator-Beta.git,2019-06-29 02:28:31+00:00,Used FPGA and Verilog to program a moving piece which can be controlled using the keyboard and shown on a monitor via VGA connection. ,0,Rishita-Kar/VGA-Piece-Animator-Beta,194355618,Verilog,VGA-Piece-Animator-Beta,13,0,2019-06-29 02:35:10+00:00,[],None
291,https://github.com/Yan826/FlappyBird.git,2019-07-10 14:41:36+00:00,,0,Yan826/FlappyBird,196222697,Verilog,FlappyBird,31,0,2019-07-26 08:00:28+00:00,[],None
292,https://github.com/Nanoblender/ICEshooter.git,2019-06-22 10:19:39+00:00,A little shmup for ICE40,0,Nanoblender/ICEshooter,193220378,Verilog,ICEshooter,517,0,2019-11-19 14:33:37+00:00,[],None
293,https://github.com/lcbm/Verilog-32bit-ALU.git,2019-06-25 18:10:21+00:00,:wrench: activity for my graduation's hardware infrastructure class.,0,lcbm/Verilog-32bit-ALU,193759799,Verilog,Verilog-32bit-ALU,653,0,2020-06-02 02:14:58+00:00,[],https://api.github.com/licenses/mit
294,https://github.com/Honey-Be/help-me-verilog-plz.git,2019-06-25 10:15:55+00:00,,0,Honey-Be/help-me-verilog-plz,193684932,Verilog,help-me-verilog-plz,3,0,2019-06-25 10:19:01+00:00,[],None
295,https://github.com/lnsru/MAX1000_memtest_small.git,2019-06-23 12:19:37+00:00,Trenz/Arrow MAX1000 memory test small template project. It runs at 104 MHz. Nios II code runs on on-chip RAM leaving external SDRAM for other applications. Quartus Prime Lite 16.1.2 Build 203 used,0,lnsru/MAX1000_memtest_small,193344525,Verilog,MAX1000_memtest_small,1044,0,2019-06-23 12:42:33+00:00,[],None
296,https://github.com/Ailsa98/ec3.git,2019-06-10 22:14:29+00:00,,0,Ailsa98/ec3,191253001,Verilog,ec3,44,0,2019-06-10 23:25:16+00:00,[],None
297,https://github.com/emirkaragoz/Computer-Organization.git,2019-06-10 18:33:23+00:00,All Homeworks for CSE331 (2018-2019),0,emirkaragoz/Computer-Organization,191224848,Verilog,Computer-Organization,3305,0,2019-06-10 19:02:48+00:00,[],None
298,https://github.com/stanfordee108/lab2.git,2019-06-12 17:05:22+00:00,,0,stanfordee108/lab2,191612922,Verilog,lab2,16,0,2019-06-12 18:16:30+00:00,[],None
299,https://github.com/ezetl/WSDumbo.git,2019-06-19 14:46:14+00:00,Word Sense Disambiguator prototype using Hadoop + Python,0,ezetl/WSDumbo,192751720,Verilog,WSDumbo,12612,0,2019-06-19 14:54:05+00:00,"['python', 'hadoop', 'dumbo', 'nlp', 'word-sense-disambiguation']",None
300,https://github.com/jhpark1013/serial_peripheral_interface.git,2019-06-19 21:00:53+00:00,,0,jhpark1013/serial_peripheral_interface,192803721,Verilog,serial_peripheral_interface,34,0,2019-06-19 21:03:45+00:00,[],None
301,https://github.com/Pek20180909/riscv-e200.git,2019-07-13 11:39:29+00:00,,0,Pek20180909/riscv-e200,196714854,Verilog,riscv-e200,93080,0,2019-07-13 11:41:13+00:00,[],https://api.github.com/licenses/apache-2.0
302,https://github.com/floatyun/MIPS36.git,2019-07-14 15:18:58+00:00,"Single Clock, 36 MIPS instructions, CPU. Verilog.",0,floatyun/MIPS36,196851857,Verilog,MIPS36,1474,0,2019-07-14 15:23:27+00:00,[],https://api.github.com/licenses/lgpl-3.0
303,https://github.com/Teeerry/MUSIC_PLAY_CIRCUIT.git,2019-06-24 15:21:41+00:00,,0,Teeerry/MUSIC_PLAY_CIRCUIT,193530477,Verilog,MUSIC_PLAY_CIRCUIT,12304,0,2019-07-20 10:58:24+00:00,[],https://api.github.com/licenses/mit
304,https://github.com/aarenchu/DODGE.git,2019-07-08 22:14:58+00:00,"The program is a game where the player, represented by a circle of one colour, has to dodge enemies, represented by circles of a distinctly different colour. The player’s score is gauged by how long the player has successfully avoided colliding with an enemy within a certain timeframe. If the player does collide with an enemy, their score is reset to 0. However, the score will continue increasing until the time is up. The player sprite is controlled by the arrow keys. The score and timer are displayed on the HEX displays.",1,aarenchu/DODGE,195893073,Verilog,DODGE,83,0,2019-08-02 17:01:20+00:00,[],None
305,https://github.com/jasonconte999/B58-Project.git,2019-07-09 15:30:42+00:00,,1,jasonconte999/B58-Project,196036370,Verilog,B58-Project,148,0,2019-08-01 17:14:31+00:00,[],None
306,https://github.com/rmcbarreto/Real-Time-Sobel-Edge-Detector-in-FPGA.git,2019-07-12 13:40:39+00:00,Academic project within the discipline of Digital Systems using a Terasic Altera DE2 Development Board,1,rmcbarreto/Real-Time-Sobel-Edge-Detector-in-FPGA,196585894,Verilog,Real-Time-Sobel-Edge-Detector-in-FPGA,14027,0,2021-06-22 05:47:15+00:00,[],None
307,https://github.com/Ckunzou/ECE354.git,2019-07-11 19:03:57+00:00,VERILOG and FPGA,0,Ckunzou/ECE354,196450818,Verilog,ECE354,226896,0,2019-07-11 19:12:38+00:00,[],None
308,https://github.com/DogsAreCoolerThanHumans/Practica-3---AC.git,2019-07-09 07:28:19+00:00,Práctica 3 - AC,0,DogsAreCoolerThanHumans/Practica-3---AC,195955875,Verilog,Practica-3---AC,15152,0,2019-07-19 12:11:53+00:00,[],None
309,https://github.com/yalcinbalcioglu/picosoc_ext_irq.git,2019-07-09 08:08:13+00:00,PICOSOC From Clifford Wolf with external IRQ support.,0,yalcinbalcioglu/picosoc_ext_irq,195962758,Verilog,picosoc_ext_irq,141,0,2019-07-09 08:30:31+00:00,[],None
310,https://github.com/cpvp20/MIPS_pipeline.git,2019-07-08 19:22:29+00:00,,0,cpvp20/MIPS_pipeline,195873163,Verilog,MIPS_pipeline,95,0,2019-09-18 22:30:10+00:00,[],None
311,https://github.com/bornhorst/RojoBotWorld.git,2019-06-20 21:54:04+00:00,,0,bornhorst/RojoBotWorld,192991837,Verilog,RojoBotWorld,7519,0,2019-06-20 21:55:32+00:00,[],None
312,https://github.com/mkorzeniowska/Verilog_Vending_Machine.git,2019-06-18 09:24:01+00:00,,0,mkorzeniowska/Verilog_Vending_Machine,192508092,Verilog,Verilog_Vending_Machine,32,0,2019-06-21 09:04:04+00:00,[],None
313,https://github.com/Madhu-Raag-215567274/EECS2021-Verilog.git,2019-06-19 15:32:22+00:00,,0,Madhu-Raag-215567274/EECS2021-Verilog,192759721,Verilog,EECS2021-Verilog,1903,0,2020-01-17 05:56:06+00:00,[],None
314,https://github.com/saiton03/sudoku_solver_on_FPGA.git,2019-06-18 06:13:11+00:00,,0,saiton03/sudoku_solver_on_FPGA,192477012,Verilog,sudoku_solver_on_FPGA,15,0,2019-07-05 03:04:03+00:00,[],None
315,https://github.com/NuclearMissile/Verilog.git,2019-06-17 09:36:45+00:00,,0,NuclearMissile/Verilog,192317831,Verilog,Verilog,25,0,2019-09-06 11:46:21+00:00,[],None
316,https://github.com/AndreFK/ProyectoDiseno.git,2019-06-13 00:05:31+00:00,,0,AndreFK/ProyectoDiseno,191660781,Verilog,ProyectoDiseno,1,0,2019-06-13 00:07:40+00:00,[],None
317,https://github.com/lisazevedo/50mhz-para-1hz-em-verilog.git,2019-06-26 15:26:27+00:00,,0,lisazevedo/50mhz-para-1hz-em-verilog,193931247,Verilog,50mhz-para-1hz-em-verilog,0,0,2019-06-26 15:28:00+00:00,[],None
318,https://github.com/sot-k/ce232_mips_verilog.git,2019-06-25 19:18:14+00:00,Simple Mips implementation in verilog,0,sot-k/ce232_mips_verilog,193769359,Verilog,ce232_mips_verilog,729,0,2019-06-25 19:24:25+00:00,"['mips', 'ce232']",None
319,https://github.com/tq-z/MPU.git,2019-07-02 05:13:28+00:00,,0,tq-z/MPU,194792338,Verilog,MPU,17,0,2021-06-13 09:11:12+00:00,[],None
320,https://github.com/Asfagus/Vending-Machine.git,2019-06-29 12:51:32+00:00,"It uses three buttons for three coins Rupee 1,2 and 5. Once the counter reaches Item Value, Item is dropped out and Change is returned",0,Asfagus/Vending-Machine,194405383,Verilog,Vending-Machine,10,0,2019-10-29 08:07:40+00:00,[],None
321,https://github.com/ENDIHENNY/Verilog_hdlbits.git,2019-07-03 04:03:20+00:00,Practices for Verilog-coding,0,ENDIHENNY/Verilog_hdlbits,194977137,Verilog,Verilog_hdlbits,19,0,2019-07-14 14:53:10+00:00,[],None
322,https://github.com/R4hu1M5/Traffic_Light_Controller-Verilog.git,2019-07-03 06:00:20+00:00,Simulating a traffic light controller on Verilog,0,R4hu1M5/Traffic_Light_Controller-Verilog,194989000,Verilog,Traffic_Light_Controller-Verilog,124,0,2019-07-03 06:01:08+00:00,[],None
323,https://github.com/HannoKishi/FIFO.git,2019-07-04 08:01:32+00:00,Two simple  FIFO .synchronous&Asynchronous.,0,HannoKishi/FIFO,195196459,Verilog,FIFO,7,0,2019-07-31 16:06:43+00:00,[],None
324,https://github.com/guiaguiar27/MIPS_DataPath_WithoutPipelining.git,2019-06-14 01:41:40+00:00,algoritmos usados no tp2 da disciplina de organização de computadores I que possui como foco principal a elaboração de uma versão simplificada de um MIPS sem pipelining ,0,guiaguiar27/MIPS_DataPath_WithoutPipelining,191857673,Verilog,MIPS_DataPath_WithoutPipelining,3,0,2019-08-04 02:00:19+00:00,[],None
325,https://github.com/w-haibara/fpga_ips.git,2019-07-01 13:43:10+00:00,,0,w-haibara/fpga_ips,194680577,Verilog,fpga_ips,9022,0,2019-07-03 03:16:53+00:00,[],https://api.github.com/licenses/mit
326,https://github.com/xmralla/uart_example.git,2019-06-25 07:21:05+00:00,,0,xmralla/uart_example,193656107,Verilog,uart_example,20,0,2019-07-10 18:10:08+00:00,[],None
327,https://github.com/sumanthumesh/AES_128.git,2019-06-25 17:29:10+00:00,,0,sumanthumesh/AES_128,193753641,Verilog,AES_128,162,0,2019-07-01 15:07:33+00:00,[],https://api.github.com/licenses/bsd-3-clause
328,https://github.com/zlewe/Computer-Organization.git,2019-06-25 01:25:02+00:00,"NCTU Computer Organization course, Spring 107",1,zlewe/Computer-Organization,193609939,Verilog,Computer-Organization,3415,0,2019-06-30 08:17:00+00:00,[],None
329,https://github.com/sot-k/ce435-embedded-systems.git,2019-06-25 18:29:17+00:00,projects for my embedded systems class,0,sot-k/ce435-embedded-systems,193762484,Verilog,ce435-embedded-systems,1434,0,2019-06-25 19:59:38+00:00,[],None
330,https://github.com/zand-amir/CPU-design.git,2019-07-09 18:34:32+00:00,,0,zand-amir/CPU-design,196062994,Verilog,CPU-design,12,0,2023-11-05 17:17:52+00:00,[],None
331,https://github.com/lianggaoquan/tinycpu.git,2019-07-04 11:15:09+00:00,tinycpu written by verilog,0,lianggaoquan/tinycpu,195227255,Verilog,tinycpu,4021,0,2019-07-04 11:18:28+00:00,[],None
332,https://github.com/niharika77/single-cycle-processor.git,2019-07-04 19:24:44+00:00,,0,niharika77/single-cycle-processor,195292034,Verilog,single-cycle-processor,30,0,2019-12-16 00:35:21+00:00,[],None
333,https://github.com/zhouzaixin/riscv_e203.git,2019-07-11 09:02:15+00:00,,0,zhouzaixin/riscv_e203,196358552,Verilog,riscv_e203,73613,0,2019-07-11 09:14:11+00:00,[],None
334,https://github.com/summerinternverilog/consumerProducer.git,2019-06-10 19:22:02+00:00,I am uploading only testbench code needed for eda playground ,0,summerinternverilog/consumerProducer,191231935,Verilog,consumerProducer,2,0,2019-06-10 19:29:47+00:00,[],None
335,https://github.com/salidotir/Multi_Cycle_CPU.git,2019-06-12 12:35:32+00:00,,0,salidotir/Multi_Cycle_CPU,191567881,Verilog,Multi_Cycle_CPU,29,0,2020-08-28 13:31:33+00:00,[],None
336,https://github.com/stanfordee108/lab1.git,2019-06-11 21:55:11+00:00,,0,stanfordee108/lab1,191455799,Verilog,lab1,25,0,2019-06-12 17:18:29+00:00,[],None
337,https://github.com/saiaditya577/fsm-.git,2019-06-11 06:27:45+00:00,,0,saiaditya577/fsm-,191307862,Verilog,fsm-,2,0,2019-06-11 06:30:58+00:00,[],None
338,https://github.com/AbuelKasem/FPGA-CPU-IP-Core-Verilog-Programming.git,2019-06-19 00:30:45+00:00,"FPGA Module Mini Project  Designing and Implementation of a CPU IP core with Harvard architecture using Verilog and Cyclone V Altera FPGA board , implementing the state machine of the control unit (Fetch -decode -Execute) , Memory model (Code memory and data memory ) , Assembler , I/O units (PS2 Keyboard and Graphics LCD )",1,AbuelKasem/FPGA-CPU-IP-Core-Verilog-Programming,192630365,Verilog,FPGA-CPU-IP-Core-Verilog-Programming,33,0,2019-06-19 00:32:09+00:00,[],None
339,https://github.com/hungwei123/CO_lab5.git,2019-06-15 05:42:48+00:00,,0,hungwei123/CO_lab5,192041593,Verilog,CO_lab5,1955,0,2019-06-15 05:50:53+00:00,[],None
340,https://github.com/JorisPellereau/Intel.git,2019-06-20 13:35:51+00:00,"Intel/Altera projects, sources code etc",0,JorisPellereau/Intel,192926164,Verilog,Intel,1031,0,2019-06-25 14:07:56+00:00,[],None
341,https://github.com/sparkersdigital/Asynchronous_Method_UART.git,2019-07-14 11:31:04+00:00,,0,sparkersdigital/Asynchronous_Method_UART,196828472,Verilog,Asynchronous_Method_UART,6,0,2019-07-14 11:32:28+00:00,[],None
342,https://github.com/randgun/FPGA_Design_Calculator.git,2019-06-23 03:29:57+00:00,,0,randgun/FPGA_Design_Calculator,193302206,Verilog,FPGA_Design_Calculator,56,0,2022-08-31 02:14:26+00:00,[],None
343,https://github.com/cpvp20/MIPS_Processor.git,2019-06-20 17:05:08+00:00,,0,cpvp20/MIPS_Processor,192958559,Verilog,MIPS_Processor,154,0,2019-09-18 22:35:50+00:00,[],None
344,https://github.com/Agronault/LAOC1_Final.git,2019-06-29 13:06:28+00:00,architecture management of a processor,0,Agronault/LAOC1_Final,194406733,Verilog,LAOC1_Final,10,0,2019-07-03 01:55:52+00:00,[],None
345,https://github.com/averyfe/VE370_proj2.git,2019-06-28 07:45:25+00:00,,0,averyfe/VE370_proj2,194230737,Verilog,VE370_proj2,3,0,2019-06-28 08:18:09+00:00,[],None
346,https://github.com/lyuyangly/OpenRISC_SOPC.git,2019-07-13 17:17:18+00:00,,0,lyuyangly/OpenRISC_SOPC,196747639,Verilog,OpenRISC_SOPC,1188,0,2019-08-13 14:27:19+00:00,[],None
347,https://github.com/vjtagaltera/btblz-de0nano.git,2019-07-15 03:56:11+00:00,,0,vjtagaltera/btblz-de0nano,196920688,Verilog,btblz-de0nano,18,0,2019-07-15 04:06:08+00:00,[],None
348,https://github.com/sparkersdigital/Synchrounous_Method_UART.git,2019-07-14 11:06:39+00:00,,0,sparkersdigital/Synchrounous_Method_UART,196826345,Verilog,Synchrounous_Method_UART,4,0,2019-07-14 11:10:56+00:00,[],None
349,https://github.com/PHarshit/CSCB58ProjectSnakesAndLadders.git,2019-07-14 21:19:34+00:00,,1,PHarshit/CSCB58ProjectSnakesAndLadders,196884457,Verilog,CSCB58ProjectSnakesAndLadders,15437,0,2019-08-02 02:13:53+00:00,[],None
350,https://github.com/wonderge/B58FinalProject.git,2019-07-10 02:28:14+00:00,,0,wonderge/B58FinalProject,196115995,Verilog,B58FinalProject,34022,0,2019-08-02 18:00:46+00:00,[],None
351,https://github.com/niharika77/hdlbits-solutions.git,2019-07-05 04:19:21+00:00,,0,niharika77/hdlbits-solutions,195337983,Verilog,hdlbits-solutions,10,0,2019-11-19 19:12:59+00:00,[],None
352,https://github.com/Jaic1/MIPS.git,2019-07-07 13:15:27+00:00,MIPS32 CPU,0,Jaic1/MIPS,195653097,Verilog,MIPS,76453,0,2019-07-16 07:44:03+00:00,[],None
353,https://github.com/Amrie15/Traffic-Light-Controller.git,2019-07-05 15:04:07+00:00,A Traffic Light Controller for 2 street intersection MIT,0,Amrie15/Traffic-Light-Controller,195428144,Verilog,Traffic-Light-Controller,290,0,2019-07-05 15:35:26+00:00,[],None
354,https://github.com/owlinux1000/vlang_playground.git,2019-06-23 00:41:19+00:00,,0,owlinux1000/vlang_playground,193291626,Verilog,vlang_playground,1,0,2019-06-23 01:26:34+00:00,[],None
355,https://github.com/bornhorst/PID_Controlled_Motor.git,2019-06-20 21:34:25+00:00,,0,bornhorst/PID_Controlled_Motor,192990179,Verilog,PID_Controlled_Motor,11056,0,2019-06-20 21:36:23+00:00,[],None
356,https://github.com/ArisCruz0117/MIPS_Processor.git,2019-06-24 04:28:10+00:00,,0,ArisCruz0117/MIPS_Processor,193433577,Verilog,MIPS_Processor,17,0,2019-07-08 15:26:32+00:00,[],None
357,https://github.com/DarkPalladium/Processador-MIPS.git,2019-06-17 18:32:13+00:00,Projeto desenvolvido para o CCF 252 - Organização de Computadores 1 da UFV - Campus Florestal,0,DarkPalladium/Processador-MIPS,192398992,Verilog,Processador-MIPS,7,0,2022-11-22 22:58:07+00:00,[],None
358,https://github.com/Dave0126/Verilog_Demo.git,2019-06-18 05:11:07+00:00,,0,Dave0126/Verilog_Demo,192469544,Verilog,Verilog_Demo,598,0,2019-06-18 05:12:45+00:00,[],None
359,https://github.com/raikausami/Verilog_Practice.git,2019-06-16 22:45:52+00:00,Verilog HDL Project in Malaysia (紛失ファイル捜索中),0,raikausami/Verilog_Practice,192243607,Verilog,Verilog_Practice,2,0,2019-06-16 22:47:21+00:00,[],None
360,https://github.com/scopp1598/FPGA-game.git,2019-06-17 19:58:48+00:00,An FPGA based game I made for the Terrasic DE-10 for my Advanced digital circuit design course,0,scopp1598/FPGA-game,192410399,Verilog,FPGA-game,12113,0,2019-06-17 20:22:18+00:00,[],None
361,https://github.com/adrianmoo2/MIPS-processor.git,2019-06-16 03:57:27+00:00,Implementation of the MIPS architecture in Verilog. Repo made by github-rcreator.,0,adrianmoo2/MIPS-processor,192147978,Verilog,MIPS-processor,18,0,2019-06-21 06:43:14+00:00,[],https://api.github.com/licenses/mit
362,https://github.com/PiechureQ/door_system_v.git,2019-06-21 15:47:57+00:00,verilog project for school,0,PiechureQ/door_system_v,193124166,Verilog,door_system_v,1,0,2019-06-21 15:50:13+00:00,[],None
363,https://github.com/takafumi-miyazaki/simplep.git,2019-06-12 12:41:21+00:00,,0,takafumi-miyazaki/simplep,191568754,Verilog,simplep,12,0,2019-07-29 15:56:12+00:00,[],None
364,https://github.com/yuzequn095/Digital-Systems-Design.git,2019-06-13 23:02:43+00:00,,0,yuzequn095/Digital-Systems-Design,191844056,Verilog,Digital-Systems-Design,660,0,2019-06-13 23:20:04+00:00,[],None
365,https://github.com/OhmVikrant/FPGA-design.git,2019-06-13 14:40:31+00:00,A design that causes LEDs on the development board Altera Cyclone de2i-150 to blink at a speed that is controlled by an input button—,1,OhmVikrant/FPGA-design,191780715,Verilog,FPGA-design,4038,0,2019-06-13 14:56:31+00:00,[],None
366,https://github.com/Omar-Emad/MIPS-Processor.git,2019-06-26 13:14:10+00:00,5 stages MIPS Pipelined Processor designed and simulated using (Verilog),0,Omar-Emad/MIPS-Processor,193907392,Verilog,MIPS-Processor,214,0,2019-06-26 13:14:44+00:00,[],None
367,https://github.com/apsncin/Projeto2SD.git,2019-06-28 20:47:03+00:00,,2,apsncin/Projeto2SD,194332169,Verilog,Projeto2SD,5,0,2019-06-29 01:56:55+00:00,[],None
368,https://github.com/lab-yue/v-tour.git,2019-06-28 16:53:21+00:00,,0,lab-yue/v-tour,194306451,Verilog,v-tour,3,0,2023-01-28 08:37:08+00:00,[],None
369,https://github.com/tarcisiomazur/heartsenseEletronicaEngComp2019.git,2019-06-28 17:42:54+00:00,,0,tarcisiomazur/heartsenseEletronicaEngComp2019,194312378,Verilog,heartsenseEletronicaEngComp2019,2828,0,2019-06-28 22:45:38+00:00,[],None
370,https://github.com/hmusanna122134/Trial.git,2019-07-11 06:11:00+00:00,,0,hmusanna122134/Trial,196330632,Verilog,Trial,14,0,2019-07-11 06:11:58+00:00,[],None
371,https://github.com/haisens2008/50Hz_SinWave.git,2019-07-11 12:08:41+00:00,,0,haisens2008/50Hz_SinWave,196387019,Verilog,50Hz_SinWave,527,0,2020-07-29 13:02:39+00:00,[],None
372,https://github.com/tim310579/NCTU-digital-design.git,2019-07-11 03:36:10+00:00,lab 1-3,0,tim310579/NCTU-digital-design,196314365,Verilog,NCTU-digital-design,5073,0,2019-07-11 03:41:30+00:00,[],None
373,https://github.com/whichxjy/MIPS-CPU.git,2019-07-13 00:56:49+00:00,Course project for Computer Organization and Design,0,whichxjy/MIPS-CPU,196662710,Verilog,MIPS-CPU,9,0,2019-10-01 12:13:58+00:00,[],None
374,https://github.com/shiv8178433723/Er_Shivshankar_DV.git,2019-07-03 05:48:15+00:00,IP/SoC Verification Engineer,0,shiv8178433723/Er_Shivshankar_DV,194987613,Verilog,Er_Shivshankar_DV,122,0,2019-07-03 12:22:12+00:00,[],None
375,https://github.com/slealq/lab_especial.git,2019-07-09 02:10:24+00:00,,0,slealq/lab_especial,195915172,Verilog,lab_especial,25,0,2019-07-09 02:11:01+00:00,[],None
376,https://github.com/zhuzhoushaonian/SDRAM.git,2019-07-13 02:57:18+00:00,暂时只是writer,0,zhuzhoushaonian/SDRAM,196671317,Verilog,SDRAM,13994,0,2019-07-13 09:55:57+00:00,[],None
377,https://github.com/ZplusMAN/verilog.git,2019-07-13 07:22:51+00:00,,0,ZplusMAN/verilog,196691720,Verilog,verilog,32,0,2019-08-25 07:00:12+00:00,[],None
378,https://github.com/jakeyap/ADC_experiments.git,2019-07-12 10:12:29+00:00,,0,jakeyap/ADC_experiments,196557494,Verilog,ADC_experiments,11849,0,2020-01-14 03:12:50+00:00,[],None
379,https://github.com/whooznext/digital_logic_design.git,2019-07-08 07:57:41+00:00,,0,whooznext/digital_logic_design,195763979,Verilog,digital_logic_design,9,0,2019-07-08 07:57:49+00:00,[],None
380,https://github.com/Alderbane/Pipeline.git,2019-07-08 13:37:56+00:00,,0,Alderbane/Pipeline,195819299,Verilog,Pipeline,82,0,2019-07-19 13:37:10+00:00,[],None
381,https://github.com/kpfromer/verilog-learning.git,2019-07-15 02:14:26+00:00,I am trying to implement the jack computer described in nand2tetris using an fpga.,0,kpfromer/verilog-learning,196907838,Verilog,verilog-learning,1399,0,2019-07-15 02:27:57+00:00,[],None
382,https://github.com/biancamunteanu98/demogit.git,2019-07-10 08:38:10+00:00,,0,biancamunteanu98/demogit,196166736,Verilog,demogit,2,0,2019-07-10 11:40:32+00:00,[],https://api.github.com/licenses/mit
383,https://github.com/dana-labs-pte-ltd/CNv4_top.git,2019-07-01 06:27:33+00:00,add the cryptonight core with the pcie interface,0,dana-labs-pte-ltd/CNv4_top,194612692,Verilog,CNv4_top,424606,0,2020-03-16 16:06:46+00:00,[],None
384,https://github.com/nakedtofu/CECS-460.git,2019-07-01 09:14:51+00:00,Verilog source code for CECS 460 System on Chip Design,0,nakedtofu/CECS-460,194639881,Verilog,CECS-460,27,0,2019-07-01 09:15:37+00:00,[],None
385,https://github.com/TalBrenev/doom58.git,2019-06-29 21:43:03+00:00,,1,TalBrenev/doom58,194450802,Verilog,doom58,204,0,2019-07-30 21:32:20+00:00,[],https://api.github.com/licenses/mit
386,https://github.com/Buraddo23/Vumetru.git,2019-07-01 11:14:02+00:00,LABS project,0,Buraddo23/Vumetru,194657761,Verilog,Vumetru,24840,0,2019-11-05 14:28:49+00:00,[],None
387,https://github.com/chit38/fpga_project.git,2019-07-01 11:11:55+00:00,,1,chit38/fpga_project,194657484,Verilog,fpga_project,1654,0,2020-05-08 05:23:43+00:00,[],None
388,https://github.com/lisazevedo/contador-minuto-segundo-verilog.git,2019-06-28 15:17:43+00:00,,0,lisazevedo/contador-minuto-segundo-verilog,194294439,Verilog,contador-minuto-segundo-verilog,1,0,2019-06-28 15:18:07+00:00,[],None
389,https://github.com/wwxn/DDS.git,2019-06-13 06:51:25+00:00,,0,wwxn/DDS,191707432,Verilog,DDS,215,0,2019-06-13 12:00:05+00:00,[],https://api.github.com/licenses/apache-2.0
390,https://github.com/Jester-2-6/ADS_SoC_Demo.git,2019-06-13 05:26:31+00:00,SoC design using Zynq 7000 series FPGA. ,0,Jester-2-6/ADS_SoC_Demo,191696147,Verilog,ADS_SoC_Demo,2108,0,2019-08-04 16:48:39+00:00,[],None
391,https://github.com/KyleYueye/EI332-SJTU.git,2019-06-17 10:37:26+00:00,Source Code for EI332 in SJTU,0,KyleYueye/EI332-SJTU,192326546,Verilog,EI332-SJTU,65822,0,2019-06-17 10:46:35+00:00,[],None
392,https://github.com/Tiago-Carlos/fpga-freeway.git,2019-06-22 14:11:44+00:00,Trabalho de circuitos,0,Tiago-Carlos/fpga-freeway,193241339,Verilog,fpga-freeway,3849,0,2019-07-08 23:56:34+00:00,[],None
393,https://github.com/magener4597/Verilog-Display.git,2019-06-23 22:41:33+00:00,,0,magener4597/Verilog-Display,193402236,Verilog,Verilog-Display,5,0,2019-06-23 22:44:22+00:00,[],None
394,https://github.com/saulfield/mips.git,2019-06-23 02:32:32+00:00,Basic single-cycle MIPS processor,0,saulfield/mips,193298314,Verilog,mips,22,0,2019-09-02 21:22:05+00:00,[],None
395,https://github.com/raman-chumber/n-bit-ALU-using-verilog.git,2019-06-21 21:09:44+00:00,Model and validate a synthesize N-bit ALU.           ,0,raman-chumber/n-bit-ALU-using-verilog,193160511,Verilog,n-bit-ALU-using-verilog,13,0,2019-09-27 22:22:41+00:00,[],None
396,https://github.com/iamabhishek98/FPGA_Design_Project.git,2019-06-11 01:21:17+00:00, Real-Time Audio Visualizer ,0,iamabhishek98/FPGA_Design_Project,191270099,Verilog,FPGA_Design_Project,5701,0,2023-01-28 16:38:11+00:00,[],None
397,https://github.com/underkongkong/NumberChooser.git,2019-06-16 05:09:27+00:00,使用quartus和北邮数电开发板完成的选号机。,1,underkongkong/NumberChooser,192152562,Verilog,NumberChooser,3086,0,2020-11-27 09:32:05+00:00,[],None
398,https://github.com/JesuanPeres/UART.git,2019-06-26 05:04:37+00:00,,0,JesuanPeres/UART,193832915,Verilog,UART,50,0,2019-06-28 12:05:41+00:00,[],None
399,https://github.com/revaldinho/zifshield.git,2019-07-07 10:51:46+00:00,"Arduino Mega Shield with 40-Pin ZIF socket for IC testing, ROM reading/EEPROM writing and Retro CPU experiments.",0,revaldinho/zifshield,195640044,Verilog,zifshield,232,0,2019-07-07 15:06:13+00:00,[],https://api.github.com/licenses/gpl-3.0
400,https://github.com/hamedsteiner/Directed-Mapped-Data-Cache.git,2019-07-06 11:10:43+00:00,Computer Architecture,0,hamedsteiner/Directed-Mapped-Data-Cache,195530455,Verilog,Directed-Mapped-Data-Cache,6,0,2019-07-06 17:47:57+00:00,['cache'],None
401,https://github.com/rmvs/bresenham-circle-drawing-fpga.git,2019-06-29 15:17:35+00:00,,0,rmvs/bresenham-circle-drawing-fpga,194419390,Verilog,bresenham-circle-drawing-fpga,572,0,2019-07-03 19:19:25+00:00,[],None
402,https://github.com/realrajeshrk/Verilog-Codes_Digital-VLSI.git,2019-06-25 07:52:34+00:00,,0,realrajeshrk/Verilog-Codes_Digital-VLSI,193661093,Verilog,Verilog-Codes_Digital-VLSI,12,0,2019-06-25 08:09:54+00:00,[],None
403,https://github.com/chaitanyakasaraneni/memorytomemorytransfer.git,2019-07-01 00:06:21+00:00,,1,chaitanyakasaraneni/memorytomemorytransfer,194573039,Verilog,memorytomemorytransfer,520,0,2019-07-17 23:35:42+00:00,[],None
404,https://github.com/stanfordee108/lab3.git,2019-06-12 17:27:35+00:00,,0,stanfordee108/lab3,191615887,Verilog,lab3,7,0,2019-06-12 18:17:46+00:00,[],None
405,https://github.com/peedrohj/Ula-32bits-crop.git,2019-06-15 19:04:18+00:00,,0,peedrohj/Ula-32bits-crop,192114524,Verilog,Ula-32bits-crop,10612,0,2019-07-05 04:55:22+00:00,[],None
406,https://github.com/trentn/fpga_servo_controller.git,2019-06-17 22:30:15+00:00,Verilog implementation of a Servo Controller.,0,trentn/fpga_servo_controller,192426832,Verilog,fpga_servo_controller,8,0,2019-07-17 23:25:37+00:00,[],None
407,https://github.com/pedro77777/Dice-game.git,2019-07-12 05:22:51+00:00,,0,pedro77777/Dice-game,196513615,Verilog,Dice-game,66,0,2019-07-12 05:45:40+00:00,[],None
408,https://github.com/KashifInayat/toy_examples.git,2019-06-14 08:23:52+00:00,Efficient AI System on Chips ,0,KashifInayat/toy_examples,191905107,Verilog,toy_examples,39083,0,2022-07-29 14:30:07+00:00,[],None
409,https://github.com/rosangela-shigenari/32-bit-MIPS-Operating-System.git,2019-06-21 15:24:24+00:00,Operating system developed for 32-bit MIPS monocycle processor,0,rosangela-shigenari/32-bit-MIPS-Operating-System,193120876,Verilog,32-bit-MIPS-Operating-System,36,0,2019-06-21 15:53:19+00:00,[],None
410,https://github.com/DogsAreCoolerThanHumans/Pr-ctica-2---AC.git,2019-06-24 03:22:45+00:00,Practica MIPS,0,DogsAreCoolerThanHumans/Pr-ctica-2---AC,193426935,Verilog,Pr-ctica-2---AC,64430,0,2019-07-10 13:05:20+00:00,[],None
411,https://github.com/YuriiChubenko/FPGA.git,2019-06-21 19:15:49+00:00,My FPGA projects,0,YuriiChubenko/FPGA,193148725,Verilog,FPGA,143,0,2019-06-21 19:23:17+00:00,[],https://api.github.com/licenses/mit
412,https://github.com/jameywang/Principles-of-Computer-Organization-LAB.git,2019-06-23 10:23:05+00:00,A repository for Principles of Computer Organization  LAB,0,jameywang/Principles-of-Computer-Organization-LAB,193334077,Verilog,Principles-of-Computer-Organization-LAB,922,0,2019-06-29 01:32:28+00:00,[],None
413,https://github.com/TummalaManish/verilog.git,2019-06-24 10:40:41+00:00,,0,TummalaManish/verilog,193485939,Verilog,verilog,5256,0,2019-06-29 05:54:57+00:00,[],None
414,https://github.com/MParygin/v.dalsa.git,2019-06-22 16:59:55+00:00,"DALSA camera (ADC, FPGA, CYPRESS)",1,MParygin/v.dalsa,193258484,Verilog,v.dalsa,127,0,2019-06-22 17:09:32+00:00,[],None
415,https://github.com/ansarazk/Verilog_projects.git,2019-06-24 09:19:21+00:00,"Design file,Test bench and .vcd files for each verilog projects.",0,ansarazk/Verilog_projects,193473627,Verilog,Verilog_projects,3125,0,2019-07-10 02:50:24+00:00,[],None
416,https://github.com/Nik-Sch/ABP.git,2019-07-02 13:15:32+00:00,,0,Nik-Sch/ABP,194866311,Verilog,ABP,395651,0,2019-07-04 13:19:35+00:00,[],None
417,https://github.com/feitosa-bruno/CCN-Layer.git,2019-07-04 19:07:30+00:00,CNN Implementada em HDL (Verilog) - Trabalho Final de SCC5883 Computação Reconfigurável 2019,1,feitosa-bruno/CCN-Layer,195290366,Verilog,CCN-Layer,1972,0,2019-07-04 22:51:20+00:00,[],None
418,https://github.com/Saahitya/Reconfig-Project.git,2019-07-04 18:17:15+00:00,,0,Saahitya/Reconfig-Project,195285055,Verilog,Reconfig-Project,6,0,2019-07-04 18:21:26+00:00,[],None
419,https://github.com/rum2mojito/NCTU-DCP3362.git,2019-07-10 03:43:25+00:00,NCTU DCP3362 Computer Organization,0,rum2mojito/NCTU-DCP3362,196126695,Verilog,NCTU-DCP3362,6834,0,2020-05-12 01:31:23+00:00,[],None
420,https://github.com/DomenicoDella/semaforo.git,2019-07-09 22:14:51+00:00,lol,0,DomenicoDella/semaforo,196091050,Verilog,semaforo,1,0,2019-07-09 22:15:39+00:00,[],None
421,https://github.com/JaLnYn/Hangman.git,2019-07-11 16:56:38+00:00,the final CSCB58 assignment,1,JaLnYn/Hangman,196433814,Verilog,Hangman,266,0,2019-08-04 03:13:52+00:00,[],None
422,https://github.com/cqiu2008/cnnram.git,2019-07-13 09:27:08+00:00,,0,cqiu2008/cnnram,196703328,Verilog,cnnram,53,0,2019-07-17 09:09:04+00:00,[],None
423,https://github.com/h123a456rr789y/Digital-Circuit_Design.git,2019-07-14 16:06:05+00:00,,0,h123a456rr789y/Digital-Circuit_Design,196856948,Verilog,Digital-Circuit_Design,5631,0,2019-07-14 16:09:42+00:00,[],None
424,https://github.com/lssclsdk/Verilog_to_uclid_converter.git,2019-07-15 10:07:08+00:00,,0,lssclsdk/Verilog_to_uclid_converter,196974116,Verilog,Verilog_to_uclid_converter,8,0,2019-07-15 10:25:22+00:00,[],None
425,https://github.com/hungx92/UART-SoC-chipspec.git,2019-06-10 22:58:01+00:00,UART protocol utilizing Nexys4 DDR FPGA and an 16-bit emulator processor of the 8-bit PicoBlaze processor.  ,0,hungx92/UART-SoC-chipspec,191256939,Verilog,UART-SoC-chipspec,24,0,2019-06-10 23:10:11+00:00,[],None
426,https://github.com/260248556/-RISC-.git,2019-06-11 09:25:18+00:00,超低功耗RISC内核,0,260248556/-RISC-,191337858,Verilog,-RISC-,93080,0,2019-10-27 05:51:05+00:00,[],https://api.github.com/licenses/apache-2.0
427,https://github.com/surendharkodaikal/comb_sequ_verilog.git,2019-06-18 23:50:34+00:00,,0,surendharkodaikal/comb_sequ_verilog,192627070,Verilog,comb_sequ_verilog,7,0,2019-06-18 23:53:31+00:00,[],None
428,https://github.com/Alex-Beng/Mips52Ins.git,2019-06-22 09:01:15+00:00,naive 52-ins mips cpu ,0,Alex-Beng/Mips52Ins,193213467,Verilog,Mips52Ins,1463,0,2020-07-21 10:31:02+00:00,[],None
429,https://github.com/wesfolz/mips-pipeline-processor.git,2019-06-16 18:33:49+00:00,,0,wesfolz/mips-pipeline-processor,192224259,Verilog,mips-pipeline-processor,508,0,2019-06-16 18:46:57+00:00,[],None
430,https://github.com/nakedtofu/CECS-440.git,2019-07-01 08:41:23+00:00,Verilog source code for CECS 440 Computer Architecture,0,nakedtofu/CECS-440,194634154,Verilog,CECS-440,1048,0,2019-07-01 09:07:18+00:00,[],None
431,https://github.com/rajdasadia/RTL-Mental-Math-challenge.git,2019-06-28 14:25:18+00:00,"Password protected, Player VS CPU mental binary math challenge! Check User manual and design document for detailed description",0,rajdasadia/RTL-Mental-Math-challenge,194286610,Verilog,RTL-Mental-Math-challenge,3562,0,2019-08-13 02:11:16+00:00,[],None
432,https://github.com/eslammedhat/GPU_PROJECT_X.git,2019-07-06 12:19:36+00:00,Get ready for Awesomeness.,0,eslammedhat/GPU_PROJECT_X,195536270,Verilog,GPU_PROJECT_X,136,0,2022-03-10 13:59:51+00:00,[],None
433,https://github.com/RaphaelRF/Processador-MIPS-Verilog.git,2019-07-04 14:50:51+00:00,,0,RaphaelRF/Processador-MIPS-Verilog,195260132,Verilog,Processador-MIPS-Verilog,52748,0,2019-07-04 14:57:40+00:00,[],None
434,https://github.com/mikey6616/BombermanCSCB58.git,2019-07-11 15:13:48+00:00,Github repository for the CSCB58 course project.,0,mikey6616/BombermanCSCB58,196418175,Verilog,BombermanCSCB58,80,0,2019-08-02 15:42:40+00:00,[],None
435,https://github.com/llwx593/LongXinCup-1.git,2019-07-15 09:04:29+00:00,,0,llwx593/LongXinCup-1,196963642,Verilog,LongXinCup-1,12616,0,2019-07-15 09:37:55+00:00,[],None
436,https://github.com/ling2zhu/First-lib.git,2019-07-15 11:19:20+00:00,第一个存储库,0,ling2zhu/First-lib,196984256,Verilog,First-lib,7,0,2019-07-15 12:30:42+00:00,[],None
437,https://github.com/xjfang12/Script.git,2019-07-14 02:30:08+00:00,,0,xjfang12/Script,196785327,Verilog,Script,4107,0,2019-07-18 03:44:33+00:00,[],None
438,https://github.com/BGGerard/SoundVerilog.git,2019-06-13 21:05:02+00:00,Piano 6 notas verilog,0,BGGerard/SoundVerilog,191833104,Verilog,SoundVerilog,5,0,2019-06-13 21:08:09+00:00,[],None
439,https://github.com/moisotico/Proyecto2-DigitalesII.git,2019-06-14 04:37:06+00:00,Capa de transacción PCIE adaptada y lógica de conmutación,1,moisotico/Proyecto2-DigitalesII,191876439,Verilog,Proyecto2-DigitalesII,2210,0,2019-07-13 18:55:18+00:00,[],None
440,https://github.com/jvmota/TP2.git,2019-06-13 23:16:06+00:00,TP2 OC2,0,jvmota/TP2,191845110,Verilog,TP2,29335,0,2019-06-23 19:32:16+00:00,[],None
441,https://github.com/BBwanaz/RISC-Machine.git,2019-06-14 14:01:43+00:00,Simple RISC Machine programmed in Verilog,0,BBwanaz/RISC-Machine,191952836,Verilog,RISC-Machine,12,0,2019-06-19 08:45:51+00:00,[],None
442,https://github.com/parkarsi/booth_algorithm.git,2019-06-25 00:31:18+00:00,,0,parkarsi/booth_algorithm,193602502,Verilog,booth_algorithm,4,0,2019-08-06 19:38:10+00:00,[],None
443,https://github.com/deebrown/SAP1.git,2019-07-14 06:51:46+00:00,Implementation of SAP1 computer,0,deebrown/SAP1,196804017,Verilog,SAP1,9,0,2019-07-14 08:26:43+00:00,[],None
444,https://github.com/manoj-rajagopalan/verilog.git,2019-07-15 05:13:02+00:00,Learning Verilog,0,manoj-rajagopalan/verilog,196928275,Verilog,verilog,0,0,2019-07-15 05:56:44+00:00,[],None
445,https://github.com/Trauland/PleasebeanA.git,2019-07-07 23:04:53+00:00,,0,Trauland/PleasebeanA,195705069,Verilog,PleasebeanA,26,0,2019-08-05 21:16:58+00:00,[],None
446,https://github.com/nooshin-taghavi/NOC.git,2019-07-06 09:59:45+00:00,,0,nooshin-taghavi/NOC,195524572,Verilog,NOC,18,0,2020-11-21 23:11:17+00:00,[],None
447,https://github.com/naeemgb/git.git,2019-07-01 13:47:48+00:00,just push some of my file ,0,naeemgb/git,194681394,Verilog,git,4372,0,2019-07-10 09:17:12+00:00,[],None
448,https://github.com/nakedtofu/CECS-301.git,2019-07-01 08:07:36+00:00,Verilog source code for CECS 301 Computer Logic Design II,0,nakedtofu/CECS-301,194628046,Verilog,CECS-301,1248,0,2019-07-01 08:19:25+00:00,[],None
449,https://github.com/Gilone/pipeline_cpu.git,2019-06-30 03:21:48+00:00,,0,Gilone/pipeline_cpu,194470305,Verilog,pipeline_cpu,11,0,2020-11-03 06:23:28+00:00,[],None
450,https://github.com/steshaw/v-playground.git,2019-07-06 21:37:46+00:00,,0,steshaw/v-playground,195585141,Verilog,v-playground,1,0,2023-05-05 04:13:36+00:00,[],None
451,https://github.com/masah1912/Sudoku.git,2019-07-08 01:26:10+00:00,,0,masah1912/Sudoku,195715335,Verilog,Sudoku,55,0,2019-07-15 05:57:35+00:00,[],None
452,https://github.com/haisens2008/100Hz-PWM-1ppm.git,2019-07-11 10:57:01+00:00,,0,haisens2008/100Hz-PWM-1ppm,196377227,Verilog,100Hz-PWM-1ppm,257,0,2019-07-11 11:56:10+00:00,[],None
453,https://github.com/LiangLouise/CSCB58_Project.git,2019-07-11 21:13:12+00:00,,0,LiangLouise/CSCB58_Project,196465850,Verilog,CSCB58_Project,269,0,2019-08-02 19:59:25+00:00,[],None
454,https://github.com/Crazy-Cao/test3.git,2019-07-11 08:11:41+00:00,,0,Crazy-Cao/test3,196349756,Verilog,test3,1,0,2019-07-11 08:17:36+00:00,[],None
455,https://github.com/Wicjpy/MIPS-CPU.git,2019-07-02 16:14:41+00:00,A 32bit CPU supporting MIPS instruction ,0,Wicjpy/MIPS-CPU,194896982,Verilog,MIPS-CPU,9,0,2019-07-02 16:22:30+00:00,[],None
456,https://github.com/osoman2/Miprimeravez.git,2019-07-02 05:32:06+00:00,,0,osoman2/Miprimeravez,194794343,Verilog,Miprimeravez,3,0,2019-07-02 05:40:25+00:00,[],None
457,https://github.com/kazkojima/tinytrng.git,2019-06-22 10:44:04+00:00,experiment to create a meta-stable output with FPGA,0,kazkojima/tinytrng,193222593,Verilog,tinytrng,123,0,2019-07-02 07:31:55+00:00,[],None
458,https://github.com/DiegoBenavidesL/DigitalPiano.git,2019-06-29 05:46:10+00:00,,0,DiegoBenavidesL/DigitalPiano,194369288,Verilog,DigitalPiano,7,0,2019-07-12 21:16:58+00:00,[],None
459,https://github.com/leonardoAnjos16/CPU.git,2019-06-29 01:03:09+00:00,A Verilog Project that describes a FSM capable of doing the operation ((A + C - D) * 2).,0,leonardoAnjos16/CPU,194349710,Verilog,CPU,8372,0,2019-07-13 02:06:54+00:00,[],None
460,https://github.com/gabuvns/processadorarm.git,2019-06-10 14:16:08+00:00,Processador ArmV8 Primeira geração,1,gabuvns/processadorarm,191181572,Verilog,processadorarm,50002,0,2019-07-31 14:41:43+00:00,[],None
461,https://github.com/abdullahcanakci/verilog_dump.git,2019-06-13 12:16:38+00:00,,0,abdullahcanakci/verilog_dump,191756969,Verilog,verilog_dump,3,0,2019-06-14 15:44:52+00:00,[],None
462,https://github.com/Xynnn007/Y86-64-Virtual-Machine.git,2019-06-17 10:31:33+00:00,RISC Vitual Machine with Python,1,Xynnn007/Y86-64-Virtual-Machine,192325816,Verilog,Y86-64-Virtual-Machine,63,0,2020-06-04 06:23:51+00:00,[],None
463,https://github.com/Grefinoko3/HDL_Bits.git,2019-06-17 12:39:10+00:00,HDLBitsの練習問題回答.,0,Grefinoko3/HDL_Bits,192344390,Verilog,HDL_Bits,3,0,2019-06-19 14:09:33+00:00,[],None
464,https://github.com/rsurya07/Geared-motor-control.git,2019-06-16 22:46:52+00:00,,0,rsurya07/Geared-motor-control,192243684,Verilog,Geared-motor-control,143093,0,2019-06-16 23:10:14+00:00,[],None
465,https://github.com/anton-voronko/chip.git,2019-06-16 09:03:09+00:00,,0,anton-voronko/chip,192170656,Verilog,chip,4,0,2019-06-16 10:10:34+00:00,[],None
466,https://github.com/JihadElhofy/UART_counter_loop_verification.git,2019-07-14 11:32:56+00:00,,0,JihadElhofy/UART_counter_loop_verification,196828621,Verilog,UART_counter_loop_verification,0,0,2019-07-14 11:38:35+00:00,[],None
467,https://github.com/ab207f/Verilog.git,2019-07-15 09:34:26+00:00,,0,ab207f/Verilog,196968776,Verilog,Verilog,12708,0,2019-08-05 06:56:56+00:00,[],None
468,https://github.com/lyuyangly/AltOR32_SOPC.git,2019-07-13 17:35:08+00:00,,0,lyuyangly/AltOR32_SOPC,196749181,Verilog,AltOR32_SOPC,1147,0,2019-08-13 14:30:51+00:00,[],None
469,https://github.com/LWSen/ttio_multithreading.git,2019-07-06 07:50:29+00:00,,0,LWSen/ttio_multithreading,195513065,Verilog,ttio_multithreading,649,0,2019-07-06 08:12:28+00:00,[],None
470,https://github.com/stanfordee108/lab4.git,2019-06-12 17:46:03+00:00,,0,stanfordee108/lab4,191618519,Verilog,lab4,62,0,2019-06-12 21:03:28+00:00,[],None
471,https://github.com/faraz2023/CSC258.git,2019-06-14 22:16:44+00:00,Projects for Coputer Organization,0,faraz2023/CSC258,192011278,Verilog,CSC258,7,0,2019-06-14 22:22:32+00:00,[],None
472,https://github.com/luizfabio/somador_subtrator_4bits.git,2019-06-12 12:07:00+00:00,,0,luizfabio/somador_subtrator_4bits,191563442,Verilog,somador_subtrator_4bits,8,0,2019-06-12 12:10:20+00:00,[],None
473,https://github.com/ByoungJoonIm/Verilog.git,2019-06-17 13:21:37+00:00,,0,ByoungJoonIm/Verilog,192351377,Verilog,Verilog,13,0,2019-06-24 04:12:00+00:00,[],None
474,https://github.com/DarshanDayashankar/BEHAVIORAL_MIPS32.git,2019-06-23 15:40:36+00:00,behavioral implementation of MIPS32 with pipeline,0,DarshanDayashankar/BEHAVIORAL_MIPS32,193365968,Verilog,BEHAVIORAL_MIPS32,5,0,2019-06-23 15:43:34+00:00,[],None
475,https://github.com/jyand/verilog.git,2019-06-20 01:32:12+00:00,,0,jyand/verilog,192827864,Verilog,verilog,350,0,2019-06-20 01:36:57+00:00,[],None
476,https://github.com/kevinjzheng/Computer-Architecture.git,2019-06-27 02:40:07+00:00,Computer Architecture Homework ,0,kevinjzheng/Computer-Architecture,194010239,Verilog,Computer-Architecture,249,0,2019-06-27 02:42:38+00:00,[],None
477,https://github.com/eejongyun/altera.git,2019-06-24 01:06:31+00:00,,0,eejongyun/altera,193411678,Verilog,altera,256090,0,2020-08-18 09:04:58+00:00,[],None
478,https://github.com/ghostyguo/I2C_DHT.git,2019-06-11 11:32:51+00:00,,0,ghostyguo/I2C_DHT,191358540,Verilog,I2C_DHT,4402,0,2019-06-11 11:40:25+00:00,[],None
479,https://github.com/AlefCS/SEDR_Projeto.git,2019-07-02 04:56:33+00:00,Trabalho final da disciplina de Sistemas Eletrônicos Digitais Reconfiguráveis (SEDR).,0,AlefCS/SEDR_Projeto,194790742,Verilog,SEDR_Projeto,191,0,2023-01-28 14:48:19+00:00,[],None
480,https://github.com/nllm/Altera-MAX-10-FPGA.git,2019-06-30 17:47:00+00:00,This repository has multiple programs created to run on the DE10-Lite Board,1,nllm/Altera-MAX-10-FPGA,194544637,Verilog,Altera-MAX-10-FPGA,37,0,2019-07-17 18:29:52+00:00,[],None
481,https://github.com/whtail/workspace.git,2019-07-04 10:27:33+00:00,,0,whtail/workspace,195220976,Verilog,workspace,4297,0,2020-05-12 12:18:53+00:00,[],None
482,https://github.com/priyadav21/DigitalAlarmClock-Verilog.git,2019-07-12 06:15:00+00:00,,0,priyadav21/DigitalAlarmClock-Verilog,196519706,Verilog,DigitalAlarmClock-Verilog,2,0,2019-07-12 06:16:26+00:00,[],None
483,https://github.com/OhMyBuggg/Computer-Arch.git,2019-07-03 11:08:38+00:00,Lab1~5,0,OhMyBuggg/Computer-Arch,195037702,Verilog,Computer-Arch,9673,0,2019-07-03 11:10:53+00:00,[],None
484,https://github.com/shirrning/multiplier.git,2019-07-08 04:14:03+00:00,,0,shirrning/multiplier,195735218,Verilog,multiplier,8,0,2019-07-08 04:26:01+00:00,[],None
485,https://github.com/ZhouHaojie/Verilog-HDLbits-Practice.git,2019-07-07 10:04:21+00:00,,0,ZhouHaojie/Verilog-HDLbits-Practice,195636226,Verilog,Verilog-HDLbits-Practice,4,0,2020-07-09 16:57:39+00:00,[],None
486,https://github.com/tanbour/sim_prj.git,2019-07-03 08:38:24+00:00,,0,tanbour/sim_prj,195013573,Verilog,sim_prj,33486,0,2019-07-08 12:14:24+00:00,[],None
487,https://github.com/kunj97/Machine_Code_Risc-V.git,2019-07-06 01:29:49+00:00,SC,0,kunj97/Machine_Code_Risc-V,195484655,Verilog,Machine_Code_Risc-V,15510,0,2019-07-06 01:30:02+00:00,[],None
488,https://github.com/SergioJJ/RISC-Matrix-Engine-16-bit.git,2019-07-05 22:58:27+00:00,Verilog HDL code to run a RISC arithmetic engine.,0,SergioJJ/RISC-Matrix-Engine-16-bit,195475416,Verilog,RISC-Matrix-Engine-16-bit,1981,0,2020-08-24 18:45:05+00:00,[],None
489,https://github.com/charlie8522/NTHU_Logic-design.git,2019-07-05 10:35:05+00:00,,0,charlie8522/NTHU_Logic-design,195391327,Verilog,NTHU_Logic-design,146,0,2019-07-05 10:51:26+00:00,[],None
490,https://github.com/dirkmo/dsbc.git,2019-07-05 18:55:00+00:00,W65C816 Homebrew Computer,0,dirkmo/dsbc,195454928,Verilog,dsbc,3699,0,2019-07-08 14:21:02+00:00,[],None
491,https://github.com/kaustubh77/Traffic-Signal-Controller.git,2019-07-11 04:47:05+00:00,Verilog code that simulates a traffic signal at the junction of a country road and a highway. I have also written a testbench to verify the proper working of the written verilog code,0,kaustubh77/Traffic-Signal-Controller,196321512,Verilog,Traffic-Signal-Controller,173,0,2019-08-04 08:46:25+00:00,[],None
492,https://github.com/oz-matt/CBLP-TB.git,2019-07-11 22:46:53+00:00,Testbench for CBLP project,0,oz-matt/CBLP-TB,196474025,Verilog,CBLP-TB,6952,0,2020-02-18 08:24:39+00:00,[],None
493,https://github.com/Tzuyuisbae/CSCB58-Final-Project.git,2019-07-09 22:47:09+00:00,Block Catcher,0,Tzuyuisbae/CSCB58-Final-Project,196094165,Verilog,CSCB58-Final-Project,83,0,2019-07-30 20:51:57+00:00,[],None
494,https://github.com/anil-adepu/Computure-Architecture-Lab.git,2019-06-27 12:08:43+00:00,,0,anil-adepu/Computure-Architecture-Lab,194088189,Verilog,Computure-Architecture-Lab,4116,0,2023-03-17 12:17:27+00:00,[],None
495,https://github.com/MilanConrad/Verilog-Sysarch.git,2019-06-27 21:36:31+00:00,,0,MilanConrad/Verilog-Sysarch,194166337,Verilog,Verilog-Sysarch,4121,0,2019-06-30 18:05:25+00:00,[],None
496,https://github.com/l846923484/all_connected_network-to-be-continue-.git,2019-07-14 13:13:26+00:00,a neutral network based on FPGA ,0,l846923484/all_connected_network-to-be-continue-,196838304,Verilog,all_connected_network-to-be-continue-,5842,0,2019-07-14 13:19:52+00:00,[],None
497,https://github.com/SolemnState/shift_register74194.git,2019-06-10 10:34:21+00:00,,0,SolemnState/shift_register74194,191147623,Verilog,shift_register74194,51,0,2019-06-10 10:53:03+00:00,[],None
498,https://github.com/lukasztyburski/digital_clock.git,2019-06-10 16:26:02+00:00,4 digit clock // verilog,0,lukasztyburski/digital_clock,191204842,Verilog,digital_clock,5,0,2019-06-10 16:30:10+00:00,[],None
499,https://github.com/andreluisv/ProjetoII-SD.git,2019-06-10 19:04:48+00:00,,0,andreluisv/ProjetoII-SD,191229406,Verilog,ProjetoII-SD,2036,0,2019-06-27 21:00:42+00:00,[],None
500,https://github.com/TiagoTozo/OC1-TP2.git,2019-06-12 12:32:34+00:00,,0,TiagoTozo/OC1-TP2,191567386,Verilog,OC1-TP2,27,0,2019-06-27 02:04:17+00:00,[],None
501,https://github.com/luizfabio/comp4bits.git,2019-06-12 13:08:25+00:00,,0,luizfabio/comp4bits,191573020,Verilog,comp4bits,9,0,2019-06-12 13:09:05+00:00,[],None
502,https://github.com/itsuki0313/verilog_HDL.git,2019-06-16 08:20:17+00:00,,0,itsuki0313/verilog_HDL,192167032,Verilog,verilog_HDL,29,0,2020-04-07 02:48:31+00:00,[],None
503,https://github.com/melodychn/Verilog-TicTacToe.git,2019-06-16 23:51:54+00:00,Verilog Implementation of 3x3 TicTacToe.,0,melodychn/Verilog-TicTacToe,192247554,Verilog,Verilog-TicTacToe,21,0,2019-06-17 23:27:39+00:00,[],None
504,https://github.com/jiyeoon/DE2_pong_game.git,2019-06-16 21:55:08+00:00,"Using FPGA DE2 board, developed ping pong game. (One player only)",0,jiyeoon/DE2_pong_game,192240341,Verilog,DE2_pong_game,4388,0,2019-06-21 08:26:02+00:00,[],None
505,https://github.com/Omarhatab/Ram-and-Rom.git,2019-06-17 20:51:25+00:00,,0,Omarhatab/Ram-and-Rom,192417097,Verilog,Ram-and-Rom,2,0,2019-06-18 00:31:46+00:00,[],None
506,https://github.com/Cesartarantula/Proyecto2.git,2019-06-19 20:52:46+00:00,Git para el Proyecto 2 del curso IE0523 Digitales 2  ,0,Cesartarantula/Proyecto2,192802890,Verilog,Proyecto2,9806,0,2019-07-10 23:51:05+00:00,[],None
507,https://github.com/gurmanstoor/Tic-Tac-Toe-Game.git,2019-06-24 02:05:54+00:00,Designed a Tic Tac Toe game on a De1-SoC in Verilog that can be output onto a Monitor through a VGA port,0,gurmanstoor/Tic-Tac-Toe-Game,193417574,Verilog,Tic-Tac-Toe-Game,20,0,2020-01-11 05:40:42+00:00,[],None
508,https://github.com/jxlee1214/CS145-SJTU.git,2019-06-29 07:14:14+00:00,,0,jxlee1214/CS145-SJTU,194376374,Verilog,CS145-SJTU,2226,0,2019-06-29 09:21:55+00:00,[],https://api.github.com/licenses/mit
509,https://github.com/daheige/hg-vlang.git,2019-06-22 12:27:00+00:00,vlang notes,0,daheige/hg-vlang,193231492,Verilog,hg-vlang,15,0,2019-06-27 14:24:20+00:00,[],None
510,https://github.com/TNKSoftware/PSoC-Examples.git,2019-06-21 07:42:03+00:00,Sample projects for PSoC 3/5LP,1,TNKSoftware/PSoC-Examples,193054270,Verilog,PSoC-Examples,221,0,2021-01-18 14:40:54+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/R4hu1M5/Cache_Storage-Verilog.git,2019-07-03 06:03:05+00:00,Creating a cache storage and lookup in Verilog,0,R4hu1M5/Cache_Storage-Verilog,194989372,Verilog,Cache_Storage-Verilog,41,0,2019-07-03 06:04:07+00:00,[],None
512,https://github.com/Ryushane/FIFO_verilog.git,2019-07-13 02:16:04+00:00,,0,Ryushane/FIFO_verilog,196668103,Verilog,FIFO_verilog,1,0,2019-07-13 02:16:12+00:00,[],None
513,https://github.com/kushpatel0703/GuitarZero.git,2019-07-12 16:02:01+00:00,Final Project for ECE385,1,kushpatel0703/GuitarZero,196607923,Verilog,GuitarZero,241967,0,2019-07-12 16:15:35+00:00,[],None
514,https://github.com/NargesHme/MIPS16Processor_Verilog.git,2019-07-08 17:12:59+00:00,16 mips processor- verilog,0,NargesHme/MIPS16Processor_Verilog,195855491,Verilog,MIPS16Processor_Verilog,529,0,2019-07-08 17:23:12+00:00,[],None
515,https://github.com/raminrasoulinezhad/MajorityNetVerilog.git,2019-07-09 08:06:37+00:00,,0,raminrasoulinezhad/MajorityNetVerilog,195962487,Verilog,MajorityNetVerilog,28,0,2020-04-06 07:26:34+00:00,[],None
516,https://github.com/samglau4/Computer-Architecture.git,2019-07-09 06:13:29+00:00,Computer Architecture and Design,0,samglau4/Computer-Architecture,195944185,Verilog,Computer-Architecture,59,0,2019-07-09 06:46:23+00:00,[],None
517,https://github.com/alysondantas/sd_pbl_dois.git,2019-07-11 14:40:14+00:00,,0,alysondantas/sd_pbl_dois,196412535,Verilog,sd_pbl_dois,14616,0,2019-08-12 16:06:15+00:00,[],None
518,https://github.com/nakedtofu/CECS-201.git,2019-07-01 07:56:58+00:00,Verilog source code for CECS 201 Computer Logic Design I,0,nakedtofu/CECS-201,194626300,Verilog,CECS-201,8,0,2019-07-01 08:03:58+00:00,[],None
519,https://github.com/nakedtofu/CECS-360.git,2019-07-01 08:29:05+00:00,Verilog source code for CECS 360 Integrated Circuit Design Software,0,nakedtofu/CECS-360,194632082,Verilog,CECS-360,52,0,2019-07-01 08:39:54+00:00,[],None
520,https://github.com/Xiaowoniumeiyouke/xilnet.git,2019-06-26 09:15:09+00:00,SP605 Networking Playground (Opencores),0,Xiaowoniumeiyouke/xilnet,193871042,Verilog,xilnet,2548,0,2020-07-25 19:42:36+00:00,[],None
521,https://github.com/aldlfkahs/Portfolio.git,2019-07-05 11:14:28+00:00,포트폴리오,0,aldlfkahs/Portfolio,195396447,Verilog,Portfolio,3729,0,2021-06-08 16:42:45+00:00,[],None
522,https://github.com/answerie-github/ALU16.git,2019-07-04 09:12:13+00:00,定点运算器，可以输入16位二进制原码进行各种运算,0,answerie-github/ALU16,195208638,Verilog,ALU16,12071,0,2019-07-04 09:44:36+00:00,[],None
523,https://github.com/Ryushane/ADDA_verilog.git,2019-07-14 09:49:57+00:00,,0,Ryushane/ADDA_verilog,196819567,Verilog,ADDA_verilog,81489,0,2019-08-01 11:53:08+00:00,[],None
524,https://github.com/emirkaragoz/Single-Cycle-MIPS-with-Structural-Verilog.git,2019-06-10 19:10:42+00:00,Final Project of Computer Organization,0,emirkaragoz/Single-Cycle-MIPS-with-Structural-Verilog,191230251,Verilog,Single-Cycle-MIPS-with-Structural-Verilog,2012,0,2023-07-03 10:24:44+00:00,[],None
525,https://github.com/cbkathir/shakti_intern.git,2019-06-14 06:22:11+00:00,,0,cbkathir/shakti_intern,191887180,Verilog,shakti_intern,76,0,2020-09-23 03:42:32+00:00,[],None
526,https://github.com/sanjaytharagesh31/Computer-Organization-and-Architecture.git,2019-06-17 14:10:01+00:00,Verilog codes developed as a part of COA lab course,1,sanjaytharagesh31/Computer-Organization-and-Architecture,192359399,Verilog,Computer-Organization-and-Architecture,99,0,2020-02-01 08:41:08+00:00,"['verilog', 'pipelines-as-code', 'mips-simulator', 'boolean-logic', 'digital-circuit-design', 'iverilog']",None
527,https://github.com/lingfengts/ts.git,2019-06-14 09:32:31+00:00,,0,lingfengts/ts,191915902,Verilog,ts,902,0,2019-06-15 03:23:40+00:00,[],None
528,https://github.com/doganakad/CSC258.git,2019-06-19 01:53:23+00:00,,0,doganakad/CSC258,192639554,Verilog,CSC258,8971,0,2019-06-19 01:53:59+00:00,[],None
529,https://github.com/stompercito/InstruccionesMIPS.git,2019-06-20 12:08:15+00:00,Implement instructions of a MIPS processor to run a Hanoi program.,0,stompercito/InstruccionesMIPS,192913258,Verilog,InstruccionesMIPS,118,0,2021-07-22 22:28:50+00:00,[],None
530,https://github.com/fernandofranco07/Tarea-8.git,2019-06-22 21:42:45+00:00,Esta es la tarea de Equipos ,0,fernandofranco07/Tarea-8,193281738,Verilog,Tarea-8,49,0,2019-06-23 23:37:40+00:00,[],None
531,https://github.com/DarshanDayashankar/RTL_MIPS32_PROCESSOR.git,2019-06-23 15:06:02+00:00,RTL design implementation for MIPS32 processor with pipeline and Hazard detection.,1,DarshanDayashankar/RTL_MIPS32_PROCESSOR,193362136,Verilog,RTL_MIPS32_PROCESSOR,38,0,2019-06-23 15:27:31+00:00,[],None
532,https://github.com/Himson/Project2.git,2019-06-25 07:38:12+00:00,,0,Himson/Project2,193658830,Verilog,Project2,107,0,2019-07-10 13:42:58+00:00,[],None
533,https://github.com/doriasu/PFNtask2019.git,2019-06-25 13:09:00+00:00,,0,doriasu/PFNtask2019,193709817,Verilog,PFNtask2019,2,0,2019-06-25 13:12:11+00:00,[],None
534,https://github.com/TomasBoboi/vumeter.git,2019-07-15 06:55:24+00:00,EtherGate Vumeter,0,TomasBoboi/vumeter,196941863,Verilog,vumeter,99,0,2019-08-19 19:27:34+00:00,[],None
535,https://github.com/ZhouHaojie/DDS19.git,2019-07-09 13:47:16+00:00,Lab,0,ZhouHaojie/DDS19,196017631,Verilog,DDS19,1352,0,2019-07-09 13:49:14+00:00,[],None
536,https://github.com/sterngerlach/vlsi-final-assignment.git,2019-07-02 10:49:00+00:00,5 stage pipeline implementation for TinyMIPS,0,sterngerlach/vlsi-final-assignment,194844844,Verilog,vlsi-final-assignment,295,0,2019-07-30 14:02:46+00:00,[],None
537,https://github.com/dongri/vlang.git,2019-06-25 00:01:32+00:00,,0,dongri/vlang,193599114,Verilog,vlang,0,0,2019-06-25 00:01:49+00:00,[],None
538,https://github.com/ooyamatakehisa/CPU-on-FPGA.git,2019-07-12 07:41:18+00:00,,0,ooyamatakehisa/CPU-on-FPGA,196532852,Verilog,CPU-on-FPGA,177412,0,2019-07-19 11:28:55+00:00,[],None
539,https://github.com/noritan/Design363.git,2019-06-30 13:32:49+00:00,"FIFO and DMA combination study - ""CY8C5888AXI-LP096"" on ""FreeSoC2""",0,noritan/Design363,194519557,Verilog,Design363,919,0,2020-06-18 06:28:20+00:00,"['psoc5lp', 'datapath', 'cy8ckit-059', 'dma', 'fifo', 'uart']",None
540,https://github.com/mattfel1/scratch.git,2019-06-10 23:39:41+00:00,,0,mattfel1/scratch,191260369,Verilog,scratch,6687,0,2019-10-25 20:41:34+00:00,[],None
541,https://github.com/zaqc/sprut_v6.git,2019-06-14 14:46:50+00:00,,0,zaqc/sprut_v6,191959709,Verilog,sprut_v6,6,0,2019-06-18 17:03:01+00:00,[],None
542,https://github.com/cfrantz/learning-fpga.git,2019-06-16 22:15:54+00:00,Learning FPGA,0,cfrantz/learning-fpga,192241759,Verilog,learning-fpga,467,0,2019-09-15 19:53:46+00:00,[],None
543,https://github.com/nsluhrs/WS2812b_Verilog.git,2019-06-18 02:20:39+00:00,,0,nsluhrs/WS2812b_Verilog,192449736,Verilog,WS2812b_Verilog,12,0,2019-07-17 20:58:38+00:00,[],https://api.github.com/licenses/mit
544,https://github.com/bornhorst/HR_Monitor.git,2019-06-20 21:48:13+00:00,,0,bornhorst/HR_Monitor,192991382,Verilog,HR_Monitor,12306,0,2019-06-20 21:52:53+00:00,[],None
545,https://github.com/aliasadi78/CAP2019.git,2019-06-19 09:55:08+00:00,,0,aliasadi78/CAP2019,192706042,Verilog,CAP2019,639,0,2019-07-15 15:09:06+00:00,[],None
546,https://github.com/lukewilliamson98/Virtual-Arithmetic-Logic-Unit.git,2019-06-22 06:17:00+00:00,A Virtual Arithmetic Logic Unit written in Verilog,0,lukewilliamson98/Virtual-Arithmetic-Logic-Unit,193198951,Verilog,Virtual-Arithmetic-Logic-Unit,4,0,2019-06-22 06:31:29+00:00,[],None
547,https://github.com/bill-ahmed/Motion-Pong.git,2019-06-26 18:36:08+00:00,A game of Pong that provides a new layer of immersion with the player.,0,bill-ahmed/Motion-Pong,193958947,Verilog,Motion-Pong,5485,0,2022-01-04 19:00:44+00:00,[],None
548,https://github.com/evalldojunior/Projeto2-SD.git,2019-06-28 14:13:04+00:00,Projeto 2 para a disciplina de Sistemas Digitais do Centro de Informática - UFPE.,0,evalldojunior/Projeto2-SD,194284872,Verilog,Projeto2-SD,447,0,2021-09-29 16:02:07+00:00,[],None
549,https://github.com/mousavi889/ARM8-Processor.git,2019-06-28 21:24:51+00:00,,0,mousavi889/ARM8-Processor,194335468,Verilog,ARM8-Processor,3,0,2019-06-28 21:25:56+00:00,[],None
550,https://github.com/einhov/fpga_tunnel.git,2019-06-25 13:52:45+00:00,,0,einhov/fpga_tunnel,193717433,Verilog,fpga_tunnel,417,0,2019-06-25 13:53:12+00:00,[],None
551,https://github.com/gurmanstoor/CPU-RISC-Machine-.git,2019-06-24 01:50:54+00:00,Verilog. Designed a working CPU that can handle ARMv7 instructions. Reads and writes to and from memory using registers.,0,gurmanstoor/CPU-RISC-Machine-,193415975,Verilog,CPU-RISC-Machine-,19,0,2020-01-11 05:41:05+00:00,[],None
552,https://github.com/dirkmo/vga.git,2019-06-17 13:06:40+00:00,Simple VGA framebuffer,0,dirkmo/vga,192348881,Verilog,vga,12,0,2019-06-20 14:21:59+00:00,[],None
553,https://github.com/doganakad/CSC258-labs.git,2019-06-19 01:56:12+00:00,,0,doganakad/CSC258-labs,192639947,Verilog,CSC258-labs,10,0,2019-06-19 01:56:39+00:00,[],None
554,https://github.com/surendharkodaikal/verilog_projects.git,2019-06-18 23:57:30+00:00,,0,surendharkodaikal/verilog_projects,192627624,Verilog,verilog_projects,7,0,2019-06-19 19:24:29+00:00,[],None
555,https://github.com/kocourOggy/Simple-MIPS32-processor.git,2019-06-18 13:51:36+00:00,This is a school project where I implemented single cycle CPU based on MIPS32 architecture. I also created a simple program for finding maximum in array that can be executed on the processor.,0,kocourOggy/Simple-MIPS32-processor,192549706,Verilog,Simple-MIPS32-processor,356,0,2019-06-18 17:46:31+00:00,[],None
556,https://github.com/aledavila98/examen-repo-dld.git,2019-06-19 00:42:36+00:00,,0,aledavila98/examen-repo-dld,192631412,Verilog,examen-repo-dld,4,0,2019-06-19 15:02:46+00:00,[],None
557,https://github.com/pratzss/CMPEN-331-CPU-Pipeline.git,2019-06-12 20:17:20+00:00,Implemented a pipeline CPU using the Xilinx design package for FPGAs,0,pratzss/CMPEN-331-CPU-Pipeline,191638444,Verilog,CMPEN-331-CPU-Pipeline,1038,0,2022-09-25 14:40:07+00:00,[],https://api.github.com/licenses/apache-2.0
558,https://github.com/bamfman22/DaVinci-Gate-Level.git,2019-06-24 23:02:59+00:00,Da vinci computer system written using gate level modeling. ,0,bamfman22/DaVinci-Gate-Level,193592848,Verilog,DaVinci-Gate-Level,5599,0,2019-06-24 23:20:18+00:00,[],None
559,https://github.com/indiandennis/CS-M152a-Final-Project.git,2019-06-20 16:43:17+00:00,Our final project for the digital design lab course at UCLA. ,0,indiandennis/CS-M152a-Final-Project,192955635,Verilog,CS-M152a-Final-Project,1802,0,2019-06-20 16:52:17+00:00,[],None
560,https://github.com/swarupsrini/J.O.S.H.-Jump.git,2019-07-06 00:06:24+00:00,"A CSCB58 project, Summer 2019.",2,swarupsrini/J.O.S.H.-Jump,195479355,Verilog,J.O.S.H.-Jump,108,0,2023-05-11 23:14:01+00:00,[],None
561,https://github.com/GreenSpy/COD.git,2019-07-11 04:57:32+00:00,,0,GreenSpy/COD,196322449,Verilog,COD,44,0,2021-12-25 09:49:13+00:00,[],None
562,https://github.com/JihadElhofy/UART_reciever.git,2019-07-14 11:16:02+00:00,,0,JihadElhofy/UART_reciever,196827129,Verilog,UART_reciever,3,0,2019-07-14 11:31:08+00:00,[],None
563,https://github.com/magener4597/Verilog-Project.git,2019-06-23 22:25:37+00:00,,0,magener4597/Verilog-Project,193401139,Verilog,Verilog-Project,5,0,2019-06-23 22:39:02+00:00,[],None
564,https://github.com/chpriyal/Project_Processor.git,2019-06-24 06:32:56+00:00,4 staged MIPS verilog processor,1,chpriyal/Project_Processor,193447722,Verilog,Project_Processor,5,0,2020-05-17 10:14:52+00:00,"['processor', 'processor-architecture', 'verilog', 'datapath', 'controlpath', 'bits-pilani', 'bits-goa']",None
565,https://github.com/iszff/Air-cleaner.git,2019-06-30 14:22:06+00:00,Design air purifer in FPGA with Verilog,0,iszff/Air-cleaner,194524636,Verilog,Air-cleaner,6,0,2019-07-05 08:22:27+00:00,[],None
566,https://github.com/pverghese/benchmarkgames.git,2019-07-06 13:26:09+00:00,Benchmark-games programs for V,0,pverghese/benchmarkgames,195542308,Verilog,benchmarkgames,3,0,2019-07-16 12:47:29+00:00,[],None
