module wideexpr_00724(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed($unsigned(((ctrl[4]?(($signed(((s7)>>>(s0))-($signed(s6))))<<<(1'sb0))<<<({-(s4),$unsigned(((ctrl[0]?3'sb100:5'sb01111))+((ctrl[7]?s7:4'sb0011))),(s7)<<(4'sb0100),u0}):(s1)>>>($unsigned($signed(-(s4))))))==(s7)));
  assign y1 = 6'b001011;
  assign y2 = {3{(ctrl[3]?1'sb1:~^({4{$signed((1'sb1)>>>((3'b011)-($signed($signed(s5)))))}}))}};
  assign y3 = (+(($signed(6'sb111100))<((+($signed((ctrl[2]?(s6)>>(s3):$signed((s7)>>>(s2))))))|(u6))))+($signed((ctrl[0]?{(((3'sb110)>(s0))<<<(|({4{s3}})))<=(|((~&((ctrl[4]?s1:6'sb100010)))+((-(s1))>>>((1'sb0)<<(u3))))),(ctrl[2]?(ctrl[7]?+(($unsigned(3'sb011))^((ctrl[0]?s7:4'sb0010))):(((ctrl[3]?5'sb10111:3'sb110))>>($unsigned(5'sb01001)))^(5'sb01100)):$signed(({(ctrl[5]?s2:s1)})>({(u1)^(s6),+(1'b0),-(s0),$signed(3'sb100)})))}:(({1{$signed((s3)-(-(6'sb011010)))}})-(((s1)>=(s7))^($unsigned(4'sb1111))))+(((-(((1'sb0)^(s2))<((4'sb1101)&(6'sb010000))))>=(3'sb101))>>(s0)))));
  assign y4 = $signed(s7);
  assign y5 = 2'sb00;
  assign y6 = s5;
  assign y7 = 2'sb00;
endmodule
