0.6
2018.2
Jun 14 2018
20:41:02
D:/gyx_uni/2_spring/cod/lab/lab3/lab3_3/lab3_3.sim/sim_1/synth/func/xsim/FIFO_tb_func_synth.v,1554452013,verilog,,D:/gyx_uni/2_spring/cod/lab/lab3/lab3_3/lab3_3.srcs/sim_1/new/FIFO_tb.v,,FIFO;Reg_File;clk_wiz_0;clock_500hz;glbl,,,../../../../../lab3_3.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/gyx_uni/2_spring/cod/lab/lab3/lab3_3/lab3_3.srcs/sim_1/new/FIFO_tb.v,1554451634,verilog,,,,FIFO_tb,,,../../../../../lab3_3.srcs/sources_1/ip/clk_wiz_0,,,,,
