##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 24
Clock: CapSense_SampleClk       | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SampleClk(FFB)  | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SenseClk        | N/A                   | Target: 0.19 MHz   | 
Clock: CapSense_SenseClk(FFB)   | N/A                   | Target: 0.19 MHz   | 
Clock: Clk_Counter              | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_Counter(FFB)         | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_I2S/q                | Frequency: 48.82 MHz  | Target: 6.14 MHz   | 
Clock: CodecI2CM_SCBCLK         | N/A                   | Target: 8.00 MHz   | 
Clock: CodecI2CM_SCBCLK(FFB)    | N/A                   | Target: 8.00 MHz   | 
Clock: CyECO                    | N/A                   | Target: 17.20 MHz  | 
Clock: CyHFCLK                  | Frequency: 55.72 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyPLL0                   | N/A                   | Target: 24.58 MHz  | 
Clock: CyPLL1                   | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted1                | N/A                   | Target: 48.00 MHz  | 
Clock: CyRouted2                | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted3                | N/A                   | Target: 24.58 MHz  | 
Clock: CySYSCLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                    | N/A                   | Target: 0.03 MHz   | 
Clock: Net_3641/q               | N/A                   | Target: 12.29 MHz  | 
Clock: UART_SCBCLK              | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)         | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           142276      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2887        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -6502         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_BCLK(0)_PAD    44115         Clk_I2S/q:R       
Codec_DACDAT(0)_PAD  44811         Clk_I2S/q:R       
Codec_LRC(0)_PAD     45545         Clk_I2S/q:R       
Codec_MCLK(0)_PAD    33828         Net_3641/q:R      
Codec_MCLK(0)_PAD    33828         Net_3641/q:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 48.82 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142276p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184084

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                       20484
-------------------------------------   ----- 
End-of-path arrival time (ps)           41808
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  30604  142276  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell1      2290  32893  142276  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell1      3350  36243  142276  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5565  41808  142276  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         3180  21324  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.72 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142276p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184084

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                       20484
-------------------------------------   ----- 
End-of-path arrival time (ps)           41808
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  30604  142276  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell1      2290  32893  142276  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell1      3350  36243  142276  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5565  41808  142276  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         3180  21324  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4123p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4123  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2610   5190   4123  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12692
-------------------------------------   ----- 
End-of-path arrival time (ps)           12692
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell3      2595   6445   6571  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell3      3350   9795   6571  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2897  12692   6571  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 13407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  13407  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   3846   5326  13407  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 13587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  13587  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   3667   5147  13587  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 14335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  13407  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   2919   4399  14335  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142276p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184084

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                       20484
-------------------------------------   ----- 
End-of-path arrival time (ps)           41808
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  30604  142276  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell1      2290  32893  142276  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell1      3350  36243  142276  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5565  41808  142276  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         3180  21324  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 143350p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187711

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                       20684
-------------------------------------   ----- 
End-of-path arrival time (ps)           44361
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32957  143350  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2303  35260  143350  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  38610  143350  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    5751  44361  143350  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         6807  24951  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147667p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           35260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32957  143350  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2303  35260  147667  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5534  23677  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147681p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           32893
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  30604  142276  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2290  32893  147681  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149119p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177114

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7529
-------------------------------------   ----- 
End-of-path arrival time (ps)           27995
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  21716  148577  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   6279  27995  149119  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 149128p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     179886

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        6330
-------------------------------------   ----- 
End-of-path arrival time (ps)           30758
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             6285  24428  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25908  149128  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    4850  30758  149128  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 149431p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9820
-------------------------------------   ----- 
End-of-path arrival time (ps)           30286
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21716  148577  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   8570  30286  149431  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 149431p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9820
-------------------------------------   ----- 
End-of-path arrival time (ps)           30286
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21716  148577  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   8570  30286  149431  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150018p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9232
-------------------------------------   ----- 
End-of-path arrival time (ps)           29698
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21716  148577  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   7982  29698  150018  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150028p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           33651
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  30014  150028  RISE       1
Net_4031_0/main_6                    macrocell18     3637  33651  150028  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150320p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        7128
-------------------------------------   ----- 
End-of-path arrival time (ps)           30254
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4983  23127  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  24607  150320  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   5648  30254  150320  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 150645p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        7331
-------------------------------------   ----- 
End-of-path arrival time (ps)           32282
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26201  150645  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   6081  32282  150645  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5534  23677  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 150645p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        7331
-------------------------------------   ----- 
End-of-path arrival time (ps)           32282
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26201  150645  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   6081  32282  150645  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5534  23677  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150758p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        5387
-------------------------------------   ----- 
End-of-path arrival time (ps)           29816
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             6285  24428  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25908  149128  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   3907  29816  150758  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 150969p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183267

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        7348
-------------------------------------   ----- 
End-of-path arrival time (ps)           32298
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  26201  150645  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   6098  32298  150969  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151154p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        8096
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  22574  151154  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   6846  29420  151154  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151214p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        7179
-------------------------------------   ----- 
End-of-path arrival time (ps)           28502
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  22574  151154  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   5929  28502  151214  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 151222p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        7170
-------------------------------------   ----- 
End-of-path arrival time (ps)           28494
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  22574  151154  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   5920  28494  151222  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 151222p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        7170
-------------------------------------   ----- 
End-of-path arrival time (ps)           28494
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  22574  151154  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   5920  28494  151222  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 151343p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177114

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5305
-------------------------------------   ----- 
End-of-path arrival time (ps)           25771
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  21716  149396  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   4055  25771  151343  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151549p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        6844
-------------------------------------   ----- 
End-of-path arrival time (ps)           28167
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  22574  151549  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   5594  28167  151549  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 151725p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     177114

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4924
-------------------------------------   ----- 
End-of-path arrival time (ps)           25389
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  21716  149775  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   3674  25389  151725  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151884p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        5564
-------------------------------------   ----- 
End-of-path arrival time (ps)           28690
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4983  23127  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  24607  150320  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   4084  28690  151884  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152097p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        6295
-------------------------------------   ----- 
End-of-path arrival time (ps)           27619
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  22574  151549  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   5045  27619  152097  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152097p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        6295
-------------------------------------   ----- 
End-of-path arrival time (ps)           27619
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  22574  151549  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   5045  27619  152097  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152218p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        5759
-------------------------------------   ----- 
End-of-path arrival time (ps)           30710
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26201  152218  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   4509  30710  152218  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5534  23677  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152218p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        5759
-------------------------------------   ----- 
End-of-path arrival time (ps)           30710
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26201  152218  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   4509  30710  152218  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5534  23677  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152448p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183267

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        5868
-------------------------------------   ----- 
End-of-path arrival time (ps)           30819
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  26201  152448  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   4618  30819  152448  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152529p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     183267

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        5787
-------------------------------------   ----- 
End-of-path arrival time (ps)           30738
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  26201  152218  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   4537  30738  152529  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152684p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        5292
-------------------------------------   ----- 
End-of-path arrival time (ps)           30243
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  26201  152448  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   4042  30243  152684  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5534  23677  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152684p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        5292
-------------------------------------   ----- 
End-of-path arrival time (ps)           30243
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  26201  152448  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   4042  30243  152684  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5534  23677  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152728p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7380
-------------------------------------   ----- 
End-of-path arrival time (ps)           27846
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  22576  152728  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   5270  27846  152728  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153281p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6828
-------------------------------------   ----- 
End-of-path arrival time (ps)           27293
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22576  152728  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   4718  27293  153281  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153458p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4491
-------------------------------------   ----- 
End-of-path arrival time (ps)           28919
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             6285  24428  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25908  149128  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   3011  28919  153458  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 153468p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4481
-------------------------------------   ----- 
End-of-path arrival time (ps)           28909
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             6285  24428  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25908  149128  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    3001  28909  153468  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4983  23127  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153478p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5773
-------------------------------------   ----- 
End-of-path arrival time (ps)           26238
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21716  149396  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   4523  26238  153478  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153478p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5773
-------------------------------------   ----- 
End-of-path arrival time (ps)           26238
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21716  149396  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   4523  26238  153478  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153692p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9521
-------------------------------------   ----- 
End-of-path arrival time (ps)           29987
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
Net_4031_0/main_0              macrocell18   7411  29987  153692  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 153794p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     182787

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4565
-------------------------------------   ----- 
End-of-path arrival time (ps)           28993
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  25678  153794  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   3315  28993  153794  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153820p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        5430
-------------------------------------   ----- 
End-of-path arrival time (ps)           26754
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  22574  151549  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   4180  26754  153820  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153923p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6186
-------------------------------------   ----- 
End-of-path arrival time (ps)           26651
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   4076  26651  153923  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153962p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9251
-------------------------------------   ----- 
End-of-path arrival time (ps)           29716
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
Net_4031_0/main_4              macrocell18   7141  29716  153962  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153982p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6127
-------------------------------------   ----- 
End-of-path arrival time (ps)           26592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  21716  148577  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   4877  26592  153982  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153982p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6127
-------------------------------------   ----- 
End-of-path arrival time (ps)           26592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  21716  148577  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   4877  26592  153982  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 153982p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6127
-------------------------------------   ----- 
End-of-path arrival time (ps)           26592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  21716  148577  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   4877  26592  153982  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3180  21324  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153991p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5259
-------------------------------------   ----- 
End-of-path arrival time (ps)           25725
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   3149  25725  153991  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154009p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5242
-------------------------------------   ----- 
End-of-path arrival time (ps)           25708
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   3132  25708  154009  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154009p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5242
-------------------------------------   ----- 
End-of-path arrival time (ps)           25708
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   3132  25708  154009  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154032p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5218
-------------------------------------   ----- 
End-of-path arrival time (ps)           25684
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21716  149396  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   3968  25684  154032  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154159p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9054
-------------------------------------   ----- 
End-of-path arrival time (ps)           29520
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
Net_4031_0/main_1              macrocell18   6944  29520  154159  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9524
-------------------------------------   ----- 
End-of-path arrival time (ps)           29990
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   7414  29990  154211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        9524
-------------------------------------   ----- 
End-of-path arrival time (ps)           29990
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   7414  29990  154211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154243p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5865
-------------------------------------   ----- 
End-of-path arrival time (ps)           26331
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   3755  26331  154243  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154253p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5855
-------------------------------------   ----- 
End-of-path arrival time (ps)           26321
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   3745  26321  154253  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154313p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4937
-------------------------------------   ----- 
End-of-path arrival time (ps)           25403
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   2827  25403  154313  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154318p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4932
-------------------------------------   ----- 
End-of-path arrival time (ps)           25398
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22576  152728  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   2822  25398  154318  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154321p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           25395
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   2819  25395  154321  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154328p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4922
-------------------------------------   ----- 
End-of-path arrival time (ps)           25388
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   2812  25388  154328  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154328p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4922
-------------------------------------   ----- 
End-of-path arrival time (ps)           25388
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   2812  25388  154328  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154344p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4906
-------------------------------------   ----- 
End-of-path arrival time (ps)           25372
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   2796  25372  154344  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154344p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4906
-------------------------------------   ----- 
End-of-path arrival time (ps)           25372
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   2796  25372  154344  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154356p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8857
-------------------------------------   ----- 
End-of-path arrival time (ps)           29323
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   6747  29323  154356  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154358p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4892
-------------------------------------   ----- 
End-of-path arrival time (ps)           25358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22576  152728  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   2782  25358  154358  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154358p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4892
-------------------------------------   ----- 
End-of-path arrival time (ps)           25358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22576  152728  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   2782  25358  154358  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154384p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        4866
-------------------------------------   ----- 
End-of-path arrival time (ps)           26190
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  22574  151549  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   3616  26190  154384  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154409p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4842
-------------------------------------   ----- 
End-of-path arrival time (ps)           29270
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         6285  24428  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  27008  154409  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell8     2262  29270  154409  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell8           6285  24428  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 154414p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4837
-------------------------------------   ----- 
End-of-path arrival time (ps)           29265
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         6285  24428  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  27008  154414  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell5     2257  29265  154414  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell5           6285  24428  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154415p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7497
-------------------------------------   ----- 
End-of-path arrival time (ps)           27962
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22576  152728  RISE       1
I2S_LRCLK/main_1               macrocell10   5387  27962  154415  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4983  23127  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154416p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5692
-------------------------------------   ----- 
End-of-path arrival time (ps)           26158
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   3582  26158  154416  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154421p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4829
-------------------------------------   ----- 
End-of-path arrival time (ps)           29257
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         6285  24428  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  27008  154421  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell7     2249  29257  154421  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell7           6285  24428  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154428p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7483
-------------------------------------   ----- 
End-of-path arrival time (ps)           27949
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22576  152728  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   5373  27949  154428  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154449p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5660
-------------------------------------   ----- 
End-of-path arrival time (ps)           26126
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   3550  26126  154449  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154486p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4764
-------------------------------------   ----- 
End-of-path arrival time (ps)           25230
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   2654  25230  154486  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154487p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8726
-------------------------------------   ----- 
End-of-path arrival time (ps)           29192
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   6616  29192  154487  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154499p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4752
-------------------------------------   ----- 
End-of-path arrival time (ps)           25217
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   2642  25217  154499  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154499p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4752
-------------------------------------   ----- 
End-of-path arrival time (ps)           25217
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   2642  25217  154499  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154515p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4735
-------------------------------------   ----- 
End-of-path arrival time (ps)           25201
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   2625  25201  154515  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154532p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4718
-------------------------------------   ----- 
End-of-path arrival time (ps)           25184
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   2608  25184  154532  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154532p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4718
-------------------------------------   ----- 
End-of-path arrival time (ps)           25184
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   2608  25184  154532  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154599p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        4652
-------------------------------------   ----- 
End-of-path arrival time (ps)           29080
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  25678  154599  RISE       1
Net_4031_0/main_7  macrocell18   3402  29080  154599  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154683p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8530
-------------------------------------   ----- 
End-of-path arrival time (ps)           28996
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   6420  28996  154683  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 154800p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5308
-------------------------------------   ----- 
End-of-path arrival time (ps)           25774
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  21716  149396  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   4058  25774  154800  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154800p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5308
-------------------------------------   ----- 
End-of-path arrival time (ps)           25774
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  21716  149396  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   4058  25774  154800  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 154800p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5308
-------------------------------------   ----- 
End-of-path arrival time (ps)           25774
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  21716  149396  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   4058  25774  154800  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3180  21324  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154837p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                        3863
-------------------------------------   ----- 
End-of-path arrival time (ps)           27540
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5534  23677  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  24927  154837  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   2613  27540  154837  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154941p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           29260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26201  152218  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   3060  29260  154941  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154941p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           29260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26201  152218  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   3060  29260  154941  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154941p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           29260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  26201  152218  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   3060  29260  154941  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5049
-------------------------------------   ----- 
End-of-path arrival time (ps)           25515
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  22576  155059  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   2939  25515  155059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155131p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6780
-------------------------------------   ----- 
End-of-path arrival time (ps)           27246
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   4670  27246  155131  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155139p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6773
-------------------------------------   ----- 
End-of-path arrival time (ps)           27238
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22576  153692  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   4663  27238  155139  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155142p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        4108
-------------------------------------   ----- 
End-of-path arrival time (ps)           27235
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4983  23127  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  24607  155142  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   2628  27235  155142  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           25395
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  21716  149775  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   3679  25395  155179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           25395
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  21716  149775  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   3679  25395  155179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3180  21324  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           25395
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  21716  149775  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   3679  25395  155179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3180  21324  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155216p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           27712
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5534  23677  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  24927  150898  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   2785  27712  155216  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5534  23677  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155304p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6608
-------------------------------------   ----- 
End-of-path arrival time (ps)           27073
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   4498  27073  155304  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6589
-------------------------------------   ----- 
End-of-path arrival time (ps)           27055
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   4479  27055  155322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155339p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        6572
-------------------------------------   ----- 
End-of-path arrival time (ps)           27038
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   4462  27038  155339  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155358p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        3892
-------------------------------------   ----- 
End-of-path arrival time (ps)           27019
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  24377  155358  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2642  27019  155358  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155358p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7855
-------------------------------------   ----- 
End-of-path arrival time (ps)           28321
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
Net_4031_0/main_3              macrocell18   5745  28321  155358  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7839
-------------------------------------   ----- 
End-of-path arrival time (ps)           28305
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   5729  28305  155374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                        3859
-------------------------------------   ----- 
End-of-path arrival time (ps)           27536
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5534  23677  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  24927  154837  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2609  27536  155391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5534  23677  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155393p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7820
-------------------------------------   ----- 
End-of-path arrival time (ps)           28286
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
Net_4031_0/main_2              macrocell18   5710  28286  155393  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155399p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        3851
-------------------------------------   ----- 
End-of-path arrival time (ps)           25175
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  22574  155399  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2601  25175  155399  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180574

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        3850
-------------------------------------   ----- 
End-of-path arrival time (ps)           25173
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3180  21324  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  22574  155399  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   2600  25173  155401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3180  21324  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8334
-------------------------------------   ----- 
End-of-path arrival time (ps)           28800
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   6224  28800  155401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8334
-------------------------------------   ----- 
End-of-path arrival time (ps)           28800
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   6224  28800  155401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8334
-------------------------------------   ----- 
End-of-path arrival time (ps)           28800
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22576  153962  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   6224  28800  155401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155407p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           24309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21716  149775  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   2593  24309  155407  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          2323  20466  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155408p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           24309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21716  149775  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   2593  24309  155408  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155408p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20466
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179716

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        3843
-------------------------------------   ----- 
End-of-path arrival time (ps)           24309
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2323  20466  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21716  149775  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   2593  24309  155408  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2323  20466  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155415p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7798
-------------------------------------   ----- 
End-of-path arrival time (ps)           28264
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   5688  28264  155415  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155468p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      24428
+ Data path delay                        3782
-------------------------------------   ----- 
End-of-path arrival time (ps)           28211
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  25678  153794  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2532  28211  155468  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155472p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        3778
-------------------------------------   ----- 
End-of-path arrival time (ps)           28729
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26201  150645  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   2528  28729  155472  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155472p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        3778
-------------------------------------   ----- 
End-of-path arrival time (ps)           28729
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26201  150645  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   2528  28729  155472  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155472p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        3778
-------------------------------------   ----- 
End-of-path arrival time (ps)           28729
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  26201  150645  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   2528  28729  155472  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155548p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7665
-------------------------------------   ----- 
End-of-path arrival time (ps)           28131
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  22576  155059  RISE       1
Net_4031_0/main_5              macrocell18   5555  28131  155548  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6285  24428  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155557p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24428
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183679

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7656
-------------------------------------   ----- 
End-of-path arrival time (ps)           28122
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  22576  155059  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   5546  28122  155557  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6285  24428  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155590p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8145
-------------------------------------   ----- 
End-of-path arrival time (ps)           28611
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   6035  28611  155590  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155590p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        8145
-------------------------------------   ----- 
End-of-path arrival time (ps)           28611
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22576  154159  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   6035  28611  155590  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155687p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182927

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        4113
-------------------------------------   ----- 
End-of-path arrival time (ps)           27240
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4983  23127  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  24607  155142  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   2633  27240  155687  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          5534  23677  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 155713p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        3538
-------------------------------------   ----- 
End-of-path arrival time (ps)           26664
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4983  23127  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  24377  155713  RISE       1
I2S_LRCLK/main_0    macrocell10   2288  26664  155713  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4983  23127  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155761p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        3489
-------------------------------------   ----- 
End-of-path arrival time (ps)           28440
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  26201  152448  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   2239  28440  155761  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155761p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        3489
-------------------------------------   ----- 
End-of-path arrival time (ps)           28440
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  26201  152448  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   2239  28440  155761  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155761p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      24951
+ Data path delay                        3489
-------------------------------------   ----- 
End-of-path arrival time (ps)           28440
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  26201  152448  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   2239  28440  155761  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155888p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28314
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   5738  28314  155888  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155888p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28314
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   5738  28314  155888  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155888p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28314
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22576  154416  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   5738  28314  155888  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155916p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7819
-------------------------------------   ----- 
End-of-path arrival time (ps)           28285
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   5709  28285  155916  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155916p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7819
-------------------------------------   ----- 
End-of-path arrival time (ps)           28285
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   5709  28285  155916  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155916p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        7819
-------------------------------------   ----- 
End-of-path arrival time (ps)           28285
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22576  154449  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   5709  28285  155916  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155948p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182377

Launch Clock Arrival Time                       0
+ Clock path delay                      20466
+ Data path delay                        5963
-------------------------------------   ----- 
End-of-path arrival time (ps)           26429
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20466  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  22576  155059  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   3853  26429  155948  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 156431p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        4643
-------------------------------------   ----- 
End-of-path arrival time (ps)           27770
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  24377  155358  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   3393  27770  156431  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          6807  24951  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 156431p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        4643
-------------------------------------   ----- 
End-of-path arrival time (ps)           27770
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  24377  155358  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   3393  27770  156431  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          6807  24951  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 156431p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24951
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184201

Launch Clock Arrival Time                       0
+ Clock path delay                      23127
+ Data path delay                        4643
-------------------------------------   ----- 
End-of-path arrival time (ps)           27770
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4983  23127  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  24377  155358  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   3393  27770  156431  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          6807  24951  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157328p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186437

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                        5433
-------------------------------------   ----- 
End-of-path arrival time (ps)           29110
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5534  23677  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  24927  157328  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   4183  29110  157328  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158710p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23677
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186437

Launch Clock Arrival Time                       0
+ Clock path delay                      23677
+ Data path delay                        4051
-------------------------------------   ----- 
End-of-path arrival time (ps)           27728
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5534  23677  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  24927  150898  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2801  27728  158710  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5534  23677  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 159204p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21324
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184084

Launch Clock Arrival Time                       0
+ Clock path delay                      21324
+ Data path delay                        3557
-------------------------------------   ----- 
End-of-path arrival time (ps)           24880
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3180  21324  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  22574  159204  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2307  24880  159204  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           6098   6098  RISE       1
Net_3651/q                                               macrocell4           3350   9448  RISE       1
Net_3641/clock_0                                         macrocell28          2317  11765  RISE       1
Net_3641/q                                               macrocell28          1250  13015  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  13015  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          3879  16893  RISE       1
Clk_I2S/q                                                macrocell27          1250  18143  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  18143  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        3180  21324  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

