Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e297ba015e944cc7b0f310a1d0dd5d43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gtwizard_prbs_gen_behav xil_defaultlib.tb_gtwizard_prbs_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DATA_IN' [C:/Work/Codes/Realtime/gtwizard_tx_demo/sim/tb_gtwizard_prbs_gen.sv:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [C:/Work/Codes/Realtime/gtwizard_tx_demo/sim/tb_gtwizard_prbs_gen.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gtwizard_sync_prbs_prbs_any(POLY...
Compiling module xil_defaultlib.tb_gtwizard_prbs_gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gtwizard_prbs_gen_behav
