Magic 271485
Revision Verdi_S-2021.09-SP2-9

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 1280 278 100 65

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/52.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 7145.520972 7346.770972
cursor 7230.000000
marker 0.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 1
; marker line index
markerPos 8

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "G1"
activeDirFile "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/52.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/clk
addSignal -h 15 -holdScope n_rst
addSignal -h 15 -holdScope PCSrc[1:0]
addSignal -h 15 -holdScope PC[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/Instr[31:0]
addSignal -h 15 -holdScope InstrD[31:0]
addSignal -h 15 -UNSIGNED -HEX /cpu_tb/CPU/icpu/u_controller/opcode[6:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/ALUResultM[31:0]
addSignal -h 15 /cpu_tb/CPU/imem/data_out1[31:0]
addSignal -h 15 -holdScope data_out2[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/ReadDataW[31:0]
addSignal -h 15 -holdScope BE_RD[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/u_be_logic/addr_last2[1:0]
addSignal -h 15 -holdScope addr_last2_d[1:0]
addSignal -h 15 -holdScope Byte_Enable[3:0]
addSignal -h 15 /cpu_tb/CPU/icpu/Instr_d1[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/RegWriteW
addSignal -h 15 -holdScope FlushD
addSignal -h 15 -holdScope FlushE
addSignal -h 15 -holdScope Result[31:0]
addSignal -h 15 -holdScope ALUResultW[31:0]
addSignal -h 15 -holdScope InstrE[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/rf/wd[31:0]
addSignal -h 15 /cpu_tb/CPU/icpu/i_datapath/u_hazard_unit/StallD
addSignal -h 15 -holdScope StallF
addGroup "G2"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm
activeDirFile "" "/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/52.RV32I_Integrated_Test/sim/func_sim/wave.fsdb"

GETSIGNALFORM_SCOPE_HIERARCHY_BEGIN
getSignalForm close

"/ASYNC_RAM_DP_WBE"
"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/iDecoder"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/i_datapath"
"/cpu_tb/CPU/icpu/i_datapath/rf"
"/cpu_tb/CPU/icpu/i_datapath/u_be_logic"
"/cpu_tb/CPU/icpu/i_datapath/u_hazard_unit"
"/cpu_tb/CPU/icpu/u_controller"
"/cpu_tb/CPU/imem"

SCOPE_LIST_BEGIN
"/ASYNC_RAM_DP_WBE"
"/cpu_tb"
"/cpu_tb/CPU"
"/cpu_tb/CPU/iDecoder"
"/cpu_tb/CPU/icpu"
"/cpu_tb/CPU/icpu/i_datapath"
"/cpu_tb/CPU/icpu/i_datapath/rf"
"/cpu_tb/CPU/icpu/i_datapath/u_hazard_unit"
"/cpu_tb/CPU/imem"
"/cpu_tb/CPU/icpu/i_datapath/u_be_logic"
SCOPE_LIST_END

GETSIGNALFORM_SCOPE_HIERARCHY_END


