-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:41:51 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
PgrfTA/kh4HtLV/iY1P25AGvhfzEYlSPcn8S0XXUIjTh4FR068EXZGZEm/+3UZfXwgTSB6W7Od6y
XU6o0sLrqw78HsDInGxwhqk0rskNxLyCu4O5zt67rVbh7lYCPrrIuEZDBmwQg7KjDWEYkQlj9OmG
/tlHoPrnz5LfIhdj0uiC5/lZTmdMSng6sLCUuJUYoXuAar7qpM23CIKf3HNrslQyquVVMuqBnekU
m4QvTmbgttKB9N76uPP3aAPcxya6nPSQSYyGYvMH8uu4xB9EKrbGJBEjmj7Q6EE1iUhifPDAtMsa
RtLE3AdENUcgCit5SpI6xswvXBZWC1p3U239E+arSN3Dx/R5KHcSpLAr7mDzFsiWMrScA7AvFtaC
g2js+TyHqqHp6eoJk4wxrJlikXTpu8I3Sp6qEjpOxVx4tU5WxT6Gj3smA0WcvIr6JBQxGjKlnBis
R4L3gcW61KIBufm9IxSCzD0pqdrP9wCuYKUGFIanHQO/G1Kx7Ef1Nm3xBS8+sulw4rpDiTdn4jwm
VeIRa4W6bImJ5CZJA+VEOpv2KLtGfbsN6FU1o7IhbNQA1u2egTc6JT3bnZf39MN++hmjQCTvzchr
pH2ervgFwrYZpgGVdVx3Q3YV22SATpn/sVfzOLaAoOV0YwZGMjbq6hCThmgTQ0CJgEHM30GAXXnR
UmNSZyElQGCgS1FDClyN6bK7xHZl1K85ks2C01q8Wxh2PRbq6biQmCsgwxTvNvfP4UR6HmwU5VZL
ZJnmWdaRq4QLX9ZNrmOVm/VfzQOR35TQUDQHALhD8HK4C/tzDg/VEmB1/mLfgs9T6MNyXtjD5/Vr
BY20SKfZoO7LzxjS4YqsHjIQT8kwFTsrlvXjKRAFBzrtDFrV+RFrsR+sWAzlc1pdrKY0ZwKma9Na
1e72gjK/c2Bn5DgMxiy8ArCN9Cw9BmGZNcsPjcaeSDq4VgZY+vT7lPvdTwEJPDHWJBU6DWu/A2uE
H/ti2+/+XJZCh2hIKGp8Ad1Jx1aDvSGdBBCtTLmSkIcyPX8ONvNNgcJpZgzMLgZrWEVJFyivAlkd
t1Zu3rxYLK7owTnTeckPe8Uoo2lLVK2kZlmBlRxjPpMFTjwPUj6uZhaYMDX89hc6RMZJfyITqnkK
gG+L88iQ6mstSI2wzYx3mEPNnWRvIy0kM+K897vzBo0MvV9sM3OBmuBdYDkVKVv3YN+fT1HtDGPE
3/aJ5J7wTtYWuHmU5VnE1z6vf7hWOKfPqVZxgGAeRjsfO6MuuhxLeTj/8qtzlJFnuh9Ggp72CJ/k
ftzLt3XIP4THm0ZNowxLj/35aZBAs5ygo4f6BEPHgdLsz0tiqeX6JBOe2AAZhPcvKuM76V5P3L9+
W4VT3gR2vgZ0/CDaU0kUwq78gDLN9OmLOvT4SeGxaQUxjGPESjJkZdfDCB5DxKG7Uvt6OteTrMzb
jOn7Dor0P+sjPY+/Zf5UbaPHZZXMWO9SevehJGPdZJtgvKoBfYsthflzCn1MskPNkReKrgqHCj2v
iINBwLSFjrlPE1GK7ilwuRe1Ac+TkvtfBsKLcaSGlOEO7qv03BQ38vnGWoCsagVM2M7C7hqzcMgP
3Qqv
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_0_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_0_0 : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_0_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_0_0;

architecture STRUCTURE of design_1_dlconstant_gpio_0_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_0_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
