

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Thu Apr  8 02:15:54 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.667 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        4| 10.000 ns | 40.000 ns |    1|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                     |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |               Instance              |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ret_i_leading_ones_32_s_fu_340  |leading_ones_32_s     |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |grp_leading_ones_brutefo_fu_346      |leading_ones_brutefo  |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
        |grp_leading_ones_fu_352              |leading_ones          |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        +-------------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 4 5 8 
2 --> 8 
3 --> 8 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_7_V), !map !138"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_6_V), !map !144"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_5_V), !map !150"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_4_V), !map !156"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_3_V), !map !162"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_2_V), !map !168"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_1_V), !map !174"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_0_V), !map !180"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_7), !map !186"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_6), !map !190"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_5), !map !194"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_4), !map !198"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_3), !map !202"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_2), !map !206"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_1), !map !210"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_0), !map !214"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %leadone_in_V), !map !218"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %leadone_out_V), !map !224"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %leadone_ret), !map !228"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %mux_sel_onehot_V), !map !232"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %mux_sel0_V), !map !238"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %mux_sel1_V), !map !242"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mux_s), !map !246"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_ret_V), !map !250"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_out), !map !254"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !258"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mode)" [Multiplexor/top.cpp:3]   --->   Operation 36 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_s_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mux_s)" [Multiplexor/top.cpp:3]   --->   Operation 37 'read' 'mux_s_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_sel1_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %mux_sel1_V)" [Multiplexor/top.cpp:3]   --->   Operation 38 'read' 'mux_sel1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_sel0_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %mux_sel0_V)" [Multiplexor/top.cpp:3]   --->   Operation 39 'read' 'mux_sel0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_sel_onehot_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mux_sel_onehot_V)" [Multiplexor/top.cpp:3]   --->   Operation 40 'read' 'mux_sel_onehot_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%din_tmp_V = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %leadone_in_V)" [Multiplexor/top.cpp:21]   --->   Operation 41 'read' 'din_tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %din_tmp_V to i16" [Multiplexor/top.cpp:37]   --->   Operation 42 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:37]   --->   Operation 43 'read' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:37]   --->   Operation 44 'read' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 45 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 46 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 47 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 48 'read' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 49 'read' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 50 'read' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.36ns)   --->   "switch i32 %mode_read, label %10 [
    i32 0, label %1
    i32 1, label %2
    i32 2, label %3
    i32 3, label %4
    i32 4, label %5
    i32 5, label %6
    i32 6, label %_ifconv
    i32 7, label %7
    i32 8, label %_ifconv16
    i32 9, label %8
    i32 10, label %9
  ]" [Multiplexor/top.cpp:19]   --->   Operation 51 'switch' <Predicate = true> <Delay = 1.36>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m0 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_0)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 52 'read' 'm0' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%m1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_1)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 53 'read' 'm1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln8 = icmp sgt i32 %m0, %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 54 'icmp' 'icmp_ln8' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.69ns)   --->   "%m0_1 = select i1 %icmp_ln8, i32 %m0, i32 %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 55 'select' 'm0_1' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m0_2 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_2)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 56 'read' 'm0_2' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m1_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_3)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 57 'read' 'm1_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln8_1 = icmp sgt i32 %m0_2, %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln8_1' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.69ns)   --->   "%m1_2 = select i1 %icmp_ln8_1, i32 %m0_2, i32 %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 59 'select' 'm1_2' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln8_2 = icmp sgt i32 %m0_1, %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 60 'icmp' 'icmp_ln8_2' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%m0_3 = select i1 %icmp_ln8_2, i32 %m0_1, i32 %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 61 'select' 'm0_3' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%m0_4 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_4)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 62 'read' 'm0_4' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%m1_3 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_5)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 63 'read' 'm1_3' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln8_3 = icmp sgt i32 %m0_4, %m1_3" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 64 'icmp' 'icmp_ln8_3' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.69ns)   --->   "%m0_5 = select i1 %icmp_ln8_3, i32 %m0_4, i32 %m1_3" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 65 'select' 'm0_5' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%m0_6 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_6)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 66 'read' 'm0_6' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%m1_4 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_7)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 67 'read' 'm1_4' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln8_4 = icmp sgt i32 %m0_6, %m1_4" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 68 'icmp' 'icmp_ln8_4' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.69ns)   --->   "%m1_5 = select i1 %icmp_ln8_4, i32 %m0_6, i32 %m1_4" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 69 'select' 'm1_5' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln8_5 = icmp sgt i32 %m0_5, %m1_5" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 70 'icmp' 'icmp_ln8_5' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.69ns)   --->   "%m1_6 = select i1 %icmp_ln8_5, i32 %m0_5, i32 %m1_5" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 71 'select' 'm1_6' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.98ns)   --->   "%select_ln8 = select i1 %mux_s_read, i3 %mux_sel0_V_read, i3 %mux_sel1_V_read" [Multiplexor/mux_binary_opt.cpp:8->Multiplexor/top.cpp:57]   --->   Operation 72 'select' 'select_ln8' <Predicate = (mode_read == 9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (2.47ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %select_ln8)" [Multiplexor/mux_binary_opt.cpp:11->Multiplexor/top.cpp:57]   --->   Operation 73 'mux' 'tmp_8' <Predicate = (mode_read == 9)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %tmp_8)" [Multiplexor/top.cpp:57]   --->   Operation 74 'write' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:58]   --->   Operation 75 'br' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.47ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %mux_sel0_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:8->Multiplexor/top.cpp:53]   --->   Operation 76 'mux' 'tmp_6' <Predicate = (mode_read == 8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %mux_sel1_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:10->Multiplexor/top.cpp:53]   --->   Operation 77 'mux' 'tmp_7' <Predicate = (mode_read == 8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.24ns)   --->   "%tmp_V = select i1 %mux_s_read, i8 %tmp_6, i8 %tmp_7" [Multiplexor/mux_binary_opt.cpp:3->Multiplexor/top.cpp:57]   --->   Operation 78 'select' 'tmp_V' <Predicate = (mode_read == 8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %tmp_V)" [Multiplexor/top.cpp:53]   --->   Operation 79 'write' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:54]   --->   Operation 80 'br' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln879 = icmp eq i8 %mux_sel_onehot_V_rea, 1" [Multiplexor/mux_onehot_if.cpp:6->Multiplexor/top.cpp:49]   --->   Operation 81 'icmp' 'icmp_ln879' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln879_1 = icmp eq i8 %mux_sel_onehot_V_rea, 2" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 82 'icmp' 'icmp_ln879_1' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln879_2 = icmp eq i8 %mux_sel_onehot_V_rea, 4" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 83 'icmp' 'icmp_ln879_2' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln879_3 = icmp eq i8 %mux_sel_onehot_V_rea, 8" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 84 'icmp' 'icmp_ln879_3' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.55ns)   --->   "%icmp_ln879_4 = icmp eq i8 %mux_sel_onehot_V_rea, 16" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 85 'icmp' 'icmp_ln879_4' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln879_5 = icmp eq i8 %mux_sel_onehot_V_rea, 32" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 86 'icmp' 'icmp_ln879_5' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln879_6 = icmp eq i8 %mux_sel_onehot_V_rea, 64" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 87 'icmp' 'icmp_ln879_6' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln879_7 = icmp eq i8 %mux_sel_onehot_V_rea, -128" [Multiplexor/mux_onehot_if.cpp:20->Multiplexor/top.cpp:49]   --->   Operation 88 'icmp' 'icmp_ln879_7' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_7)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [Multiplexor/mux_onehot_if.cpp:6->Multiplexor/top.cpp:49]   --->   Operation 89 'xor' 'xor_ln879' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_7)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %xor_ln879" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 90 'and' 'and_ln879' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln879 = or i1 %icmp_ln879, %icmp_ln879_1" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 91 'or' 'or_ln879' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%xor_ln879_1 = xor i1 %or_ln879, true" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 92 'xor' 'xor_ln879_1' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %icmp_ln879_2, %xor_ln879_1" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 93 'and' 'and_ln879_1' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln879_1 = or i1 %or_ln879, %icmp_ln879_2" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 94 'or' 'or_ln879_1' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_9)   --->   "%xor_ln879_2 = xor i1 %or_ln879_1, true" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 95 'xor' 'xor_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_9)   --->   "%and_ln879_2 = and i1 %icmp_ln879_3, %xor_ln879_2" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 96 'and' 'and_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln879_2 = or i1 %or_ln879_1, %icmp_ln879_3" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 97 'or' 'or_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_3)   --->   "%xor_ln879_3 = xor i1 %or_ln879_2, true" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 98 'xor' 'xor_ln879_3' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_3 = and i1 %icmp_ln879_4, %xor_ln879_3" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 99 'and' 'and_ln879_3' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln879_3 = or i1 %or_ln879_2, %icmp_ln879_4" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 100 'or' 'or_ln879_3' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_5)   --->   "%xor_ln879_4 = xor i1 %or_ln879_3, true" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 101 'xor' 'xor_ln879_4' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_5)   --->   "%and_ln879_4 = and i1 %icmp_ln879_5, %xor_ln879_4" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 102 'and' 'and_ln879_4' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_5)   --->   "%or_ln879_4 = or i1 %or_ln879_3, %icmp_ln879_5" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 103 'or' 'or_ln879_4' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_5)   --->   "%xor_ln879_5 = xor i1 %or_ln879_4, true" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 104 'xor' 'xor_ln879_5' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_5 = and i1 %icmp_ln879_6, %xor_ln879_5" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 105 'and' 'and_ln879_5' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_4)   --->   "%select_ln879 = select i1 %and_ln879_5, i8 %tmp_V_7, i8 %tmp_V_6" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 106 'select' 'select_ln879' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_5 = or i1 %and_ln879_5, %and_ln879_4" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 107 'or' 'or_ln879_5' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %and_ln879_3, i8 %tmp_V_5, i8 %tmp_V_4" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 108 'select' 'select_ln879_1' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_9)   --->   "%or_ln879_6 = or i1 %and_ln879_3, %and_ln879_2" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 109 'or' 'or_ln879_6' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%select_ln879_2 = select i1 %and_ln879_1, i8 %tmp_V_3, i8 %tmp_V_2" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 110 'select' 'select_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_7 = or i1 %and_ln879_1, %and_ln879" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 111 'or' 'or_ln879_7' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_3 = select i1 %icmp_ln879, i8 %tmp_V_1, i8 %tmp_V_8" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 112 'select' 'select_ln879_3' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_4 = select i1 %or_ln879_5, i8 %select_ln879, i8 %select_ln879_1" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 113 'select' 'select_ln879_4' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_9 = or i1 %or_ln879_5, %or_ln879_6" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 114 'or' 'or_ln879_9' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_5 = select i1 %or_ln879_7, i8 %select_ln879_2, i8 %select_ln879_3" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 115 'select' 'select_ln879_5' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.55ns)   --->   "%icmp_ln6 = icmp eq i8 %mux_sel_onehot_V_rea, -128" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 116 'icmp' 'icmp_ln6' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.55ns)   --->   "%icmp_ln6_1 = icmp eq i8 %mux_sel_onehot_V_rea, 64" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 117 'icmp' 'icmp_ln6_1' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln6_2 = icmp eq i8 %mux_sel_onehot_V_rea, 32" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 118 'icmp' 'icmp_ln6_2' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.55ns)   --->   "%icmp_ln6_3 = icmp eq i8 %mux_sel_onehot_V_rea, 16" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 119 'icmp' 'icmp_ln6_3' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.55ns)   --->   "%icmp_ln6_4 = icmp eq i8 %mux_sel_onehot_V_rea, 8" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 120 'icmp' 'icmp_ln6_4' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln6_5 = icmp eq i8 %mux_sel_onehot_V_rea, 4" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 121 'icmp' 'icmp_ln6_5' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln6_6 = icmp eq i8 %mux_sel_onehot_V_rea, 2" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 122 'icmp' 'icmp_ln6_6' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln6_7 = icmp eq i8 %mux_sel_onehot_V_rea, 1" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 123 'icmp' 'icmp_ln6_7' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_4)   --->   "%select_ln6 = select i1 %icmp_ln6_7, i8 %tmp_V_1, i8 %tmp_V_2" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 124 'select' 'select_ln6' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln6 = or i1 %icmp_ln6_7, %icmp_ln6_6" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 125 'or' 'or_ln6' <Predicate = (mode_read == 6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_1 = select i1 %icmp_ln6_5, i8 %tmp_V_3, i8 %tmp_V_4" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 126 'select' 'select_ln6_1' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln6_4)   --->   "%or_ln6_1 = or i1 %icmp_ln6_5, %icmp_ln6_4" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 127 'or' 'or_ln6_1' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_5)   --->   "%select_ln6_2 = select i1 %icmp_ln6_3, i8 %tmp_V_5, i8 %tmp_V_6" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 128 'select' 'select_ln6_2' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln6_2 = or i1 %icmp_ln6_3, %icmp_ln6_2" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 129 'or' 'or_ln6_2' <Predicate = (mode_read == 6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_3 = select i1 %icmp_ln6_1, i8 %tmp_V_7, i8 %tmp_V_8" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 130 'select' 'select_ln6_3' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_7)   --->   "%or_ln6_3 = or i1 %icmp_ln6_1, %icmp_ln6" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 131 'or' 'or_ln6_3' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_4 = select i1 %or_ln6, i8 %select_ln6, i8 %select_ln6_1" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 132 'select' 'select_ln6_4' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln6_4 = or i1 %or_ln6, %or_ln6_1" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 133 'or' 'or_ln6_4' <Predicate = (mode_read == 6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_5 = select i1 %or_ln6_2, i8 %select_ln6_2, i8 %select_ln6_3" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 134 'select' 'select_ln6_5' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_7)   --->   "%or_ln6_5 = or i1 %or_ln6_2, %or_ln6_3" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 135 'or' 'or_ln6_5' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_6 = select i1 %or_ln6_4, i8 %select_ln6_4, i8 %select_ln6_5" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 136 'select' 'select_ln6_6' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_7)   --->   "%or_ln6_6 = or i1 %or_ln6_4, %or_ln6_5" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 137 'or' 'or_ln6_6' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_7 = select i1 %or_ln6_6, i8 %select_ln6_6, i8 0" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 138 'select' 'select_ln6_7' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %select_ln6_7)" [Multiplexor/top.cpp:45]   --->   Operation 139 'write' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:46]   --->   Operation 140 'br' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (2.47ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %mux_sel0_V_read)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 141 'mux' 'tmp_5' <Predicate = (mode_read == 5)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %tmp_5)" [Multiplexor/top.cpp:41]   --->   Operation 142 'write' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:42]   --->   Operation 143 'br' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.24ns)   --->   "%select_ln5 = select i1 %mux_s_read, i8 %tmp_V_2, i8 %tmp_V_1" [Multiplexor/mux_2to1.cpp:5->Multiplexor/top.cpp:37]   --->   Operation 144 'select' 'select_ln5' <Predicate = (mode_read == 4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %select_ln5)" [Multiplexor/top.cpp:37]   --->   Operation 145 'write' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:38]   --->   Operation 146 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (6.48ns)   --->   "%call_ret_i = call fastcc { i1, i5 } @"leading_ones<32>"(i32 %din_tmp_V)" [Multiplexor/leading_ones_template.cpp:7->Multiplexor/top.cpp:33]   --->   Operation 147 'call' 'call_ret_i' <Predicate = (mode_read == 3)> <Delay = 6.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue { i1, i5 } %call_ret_i, 0" [Multiplexor/top.cpp:33]   --->   Operation 148 'extractvalue' 'tmp_3' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%leadone_out_V_ret5 = extractvalue { i1, i5 } %call_ret_i, 1" [Multiplexor/top.cpp:33]   --->   Operation 149 'extractvalue' 'leadone_out_V_ret5' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret5)" [Multiplexor/top.cpp:33]   --->   Operation 150 'write' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_3)" [Multiplexor/top.cpp:33]   --->   Operation 151 'write' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:34]   --->   Operation 152 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.47ns)   --->   "%flag = icmp ne i32 %din_tmp_V, 0" [Multiplexor/leading_ones_log2.cpp:16->Multiplexor/top.cpp:29]   --->   Operation 153 'icmp' 'flag' <Predicate = (mode_read == 2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %din_tmp_V, i32 16, i32 31)" [Multiplexor/leading_ones_log2.cpp:22->Multiplexor/top.cpp:29]   --->   Operation 154 'partselect' 'trunc_ln1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (2.42ns)   --->   "%icmp_ln883 = icmp eq i16 %trunc_ln1, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 155 'icmp' 'icmp_ln883' <Predicate = (mode_read == 2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.80ns)   --->   "%select_ln24 = select i1 %icmp_ln883, i16 %trunc_ln37, i16 %trunc_ln1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 156 'select' 'select_ln24' <Predicate = (mode_read == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %select_ln24 to i8" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 157 'trunc' 'trunc_ln24' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln24, i32 8, i32 15)" [Multiplexor/leading_ones_log2.cpp:21->Multiplexor/top.cpp:29]   --->   Operation 158 'partselect' 'trunc_ln3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln883_1 = icmp eq i8 %trunc_ln3, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 159 'icmp' 'icmp_ln883_1' <Predicate = (mode_read == 2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (1.24ns)   --->   "%select_ln24_2 = select i1 %icmp_ln883_1, i8 %trunc_ln24, i8 %trunc_ln3" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 160 'select' 'select_ln24_2' <Predicate = (mode_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i8 %select_ln24_2 to i4" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 161 'trunc' 'trunc_ln24_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln24_2, i32 4, i32 7)" [Multiplexor/leading_ones_log2.cpp:21->Multiplexor/top.cpp:29]   --->   Operation 162 'partselect' 'trunc_ln1503_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %flag)" [Multiplexor/top.cpp:29]   --->   Operation 163 'write' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (3.41ns)   --->   "%call_ret3 = call fastcc { i1, i5 } @leading_ones_brutefo(i32 %din_tmp_V)" [Multiplexor/top.cpp:25]   --->   Operation 164 'call' 'call_ret3' <Predicate = (mode_read == 1)> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 165 [2/2] (3.67ns)   --->   "%call_ret4 = call fastcc { i1, i5 } @leading_ones(i32 %din_tmp_V)" [Multiplexor/top.cpp:21]   --->   Operation 165 'call' 'call_ret4' <Predicate = (mode_read == 0)> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%max_in_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_0)" [Multiplexor/top.cpp:65]   --->   Operation 166 'read' 'max_in_0_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%max_in_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_1)" [Multiplexor/top.cpp:65]   --->   Operation 167 'read' 'max_in_1_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%max_in_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_2)" [Multiplexor/top.cpp:65]   --->   Operation 168 'read' 'max_in_2_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp sgt i32 %max_in_1_read, %max_in_0_read" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 169 'icmp' 'icmp_ln14' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln14_1)   --->   "%select_ln14 = select i1 %icmp_ln14, i32 %max_in_1_read, i32 %max_in_0_read" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 170 'select' 'select_ln14' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln14_1 = icmp sgt i32 %max_in_2_read, %select_ln14" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 171 'icmp' 'icmp_ln14_1' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i1 %icmp_ln14 to i2" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 172 'zext' 'zext_ln14' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.99ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14_1, i2 -2, i2 %zext_ln14" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 173 'select' 'select_ln14_1' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln8_6 = icmp sgt i32 %m0_3, %m1_6" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 174 'icmp' 'icmp_ln8_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.69ns)   --->   "%select_ln8_7 = select i1 %icmp_ln8_6, i32 %m0_3, i32 %m1_6" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 175 'select' 'select_ln8_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_out, i32 %select_ln8_7)" [Multiplexor/top.cpp:61]   --->   Operation 176 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:62]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 2.49>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_7)   --->   "%or_ln879_8 = or i1 %icmp_ln879, %icmp_ln879_7" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 178 'or' 'or_ln879_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_7)   --->   "%or_ln879_10 = or i1 %or_ln879_7, %or_ln879_8" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 179 'or' 'or_ln879_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_6 = select i1 %or_ln879_9, i8 %select_ln879_4, i8 %select_ln879_5" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 180 'select' 'select_ln879_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_7)   --->   "%or_ln879_11 = or i1 %or_ln879_9, %or_ln879_10" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 181 'or' 'or_ln879_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_7 = select i1 %or_ln879_11, i8 %select_ln879_6, i8 0" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 182 'select' 'select_ln879_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %select_ln879_7)" [Multiplexor/top.cpp:49]   --->   Operation 183 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:50]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.49>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%select_ln24_1 = select i1 %icmp_ln883, i5 0, i5 -16" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 185 'select' 'select_ln24_1' <Predicate = (mode_read == 2 & icmp_ln883_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%select_ln25 = select i1 %icmp_ln883, i5 8, i5 -8" [Multiplexor/leading_ones_log2.cpp:25->Multiplexor/top.cpp:29]   --->   Operation 186 'select' 'select_ln25' <Predicate = (mode_read == 2 & !icmp_ln883_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_3 = select i1 %icmp_ln883_1, i5 %select_ln24_1, i5 %select_ln25" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 187 'select' 'select_ln24_3' <Predicate = (mode_read == 2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (1.30ns)   --->   "%icmp_ln883_2 = icmp eq i4 %trunc_ln1503_1, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 188 'icmp' 'icmp_ln883_2' <Predicate = (mode_read == 2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.02ns)   --->   "%select_ln24_4 = select i1 %icmp_ln883_2, i4 %trunc_ln24_1, i4 %trunc_ln1503_1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 189 'select' 'select_ln24_4' <Predicate = (mode_read == 2)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_5)   --->   "%or_ln24 = or i5 %select_ln24_3, 4" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 190 'or' 'or_ln24' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_5 = select i1 %icmp_ln883_2, i5 %select_ln24_3, i5 %or_ln24" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 191 'select' 'select_ln24_5' <Predicate = (mode_read == 2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln24_4, i32 2, i32 3)" [Multiplexor/leading_ones_log2.cpp:21->Multiplexor/top.cpp:29]   --->   Operation 192 'partselect' 'trunc_ln1503_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.95ns)   --->   "%icmp_ln883_3 = icmp eq i2 %trunc_ln1503_2, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln883_3' <Predicate = (mode_read == 2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_6)   --->   "%or_ln24_1 = or i5 %select_ln24_5, 2" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 194 'or' 'or_ln24_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_6 = select i1 %icmp_ln883_3, i5 %select_ln24_5, i5 %or_ln24_1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 195 'select' 'select_ln24_6' <Predicate = (mode_read == 2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln24_4, i32 1)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 196 'bitselect' 'tmp_4' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln24_4, i32 3)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 197 'bitselect' 'tmp_9' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%select_ln24_7 = select i1 %icmp_ln883_3, i1 %tmp_4, i1 %tmp_9" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 198 'select' 'select_ln24_7' <Predicate = (mode_read == 2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%trunc_ln24_2 = trunc i5 %select_ln24_6 to i1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 199 'trunc' 'trunc_ln24_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_2 = or i1 %trunc_ln24_2, %select_ln24_7" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 200 'or' 'or_ln24_2' <Predicate = (mode_read == 2)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln24_6, i32 1, i32 4)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 201 'partselect' 'tmp_10' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_10, i1 %or_ln24_2)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 202 'bitconcatenate' 'ssdm_int_V_write_ass' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %ssdm_int_V_write_ass)" [Multiplexor/top.cpp:29]   --->   Operation 203 'write' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:30]   --->   Operation 204 'br' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (1.21ns)   --->   "%call_ret3 = call fastcc { i1, i5 } @leading_ones_brutefo(i32 %din_tmp_V)" [Multiplexor/top.cpp:25]   --->   Operation 205 'call' 'call_ret3' <Predicate = (mode_read == 1)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue { i1, i5 } %call_ret3, 0" [Multiplexor/top.cpp:25]   --->   Operation 206 'extractvalue' 'tmp_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%leadone_out_V_ret2 = extractvalue { i1, i5 } %call_ret3, 1" [Multiplexor/top.cpp:25]   --->   Operation 207 'extractvalue' 'leadone_out_V_ret2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret2)" [Multiplexor/top.cpp:25]   --->   Operation 208 'write' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_1)" [Multiplexor/top.cpp:25]   --->   Operation 209 'write' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:26]   --->   Operation 210 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 211 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i1, i5 } @leading_ones(i32 %din_tmp_V)" [Multiplexor/top.cpp:21]   --->   Operation 211 'call' 'call_ret4' <Predicate = (mode_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = extractvalue { i1, i5 } %call_ret4, 0" [Multiplexor/top.cpp:21]   --->   Operation 212 'extractvalue' 'tmp' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%leadone_out_V_ret4 = extractvalue { i1, i5 } %call_ret4, 1" [Multiplexor/top.cpp:21]   --->   Operation 213 'extractvalue' 'leadone_out_V_ret4' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret4)" [Multiplexor/top.cpp:21]   --->   Operation 214 'write' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp)" [Multiplexor/top.cpp:21]   --->   Operation 215 'write' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:22]   --->   Operation 216 'br' <Predicate = (mode_read == 0)> <Delay = 0.00>

State 5 <SV = 1> <Delay = 8.42>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%max_in_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_3)" [Multiplexor/top.cpp:65]   --->   Operation 217 'read' 'max_in_3_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i2 %select_ln14_1 to i3" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 218 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (2.47ns)   --->   "%phi_ln14_1_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i3 %zext_ln14_1)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 219 'mux' 'phi_ln14_1_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (2.47ns)   --->   "%icmp_ln14_2 = icmp sgt i32 %max_in_3_read, %phi_ln14_1_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 220 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.99ns)   --->   "%select_ln14_2 = select i1 %icmp_ln14_2, i2 -1, i2 %select_ln14_1" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 221 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i2 %select_ln14_2 to i3" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 222 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (2.47ns)   --->   "%phi_ln14_2_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_3_read, i32 %max_in_3_read, i32 %max_in_3_read, i32 %max_in_3_read, i3 %zext_ln14_2)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 223 'mux' 'phi_ln14_2_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 8.40>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%max_in_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_4)" [Multiplexor/top.cpp:65]   --->   Operation 224 'read' 'max_in_4_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%max_in_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_5)" [Multiplexor/top.cpp:65]   --->   Operation 225 'read' 'max_in_5_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (2.47ns)   --->   "%icmp_ln14_3 = icmp sgt i32 %max_in_4_read, %phi_ln14_2_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 226 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.98ns)   --->   "%select_ln13 = select i1 %icmp_ln14_3, i3 -4, i3 %zext_ln14_2" [Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65]   --->   Operation 227 'select' 'select_ln13' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (2.47ns)   --->   "%phi_ln14_3_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_4_read, i32 %max_in_4_read, i32 %max_in_4_read, i3 %select_ln13)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 228 'mux' 'phi_ln14_3_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln14_4 = icmp sgt i32 %max_in_5_read, %phi_ln14_3_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 229 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 3> <Delay = 6.91>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%max_in_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_6)" [Multiplexor/top.cpp:65]   --->   Operation 230 'read' 'max_in_6_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.98ns)   --->   "%select_ln13_1 = select i1 %icmp_ln14_4, i3 -3, i3 %select_ln13" [Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65]   --->   Operation 231 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (2.47ns)   --->   "%phi_ln14_4_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_5_read, i32 %max_in_5_read, i3 %select_ln13_1)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 232 'mux' 'phi_ln14_4_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (2.47ns)   --->   "%icmp_ln14_5 = icmp sgt i32 %max_in_6_read, %phi_ln14_4_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 233 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.98ns)   --->   "%select_ln14_3 = select i1 %icmp_ln14_5, i3 -2, i3 %select_ln13_1" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 234 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 8.41>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%max_in_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_7)" [Multiplexor/top.cpp:65]   --->   Operation 235 'read' 'max_in_7_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (2.47ns)   --->   "%phi_ln14_5_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_6_read, i32 %max_in_6_read, i3 %select_ln14_3)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 236 'mux' 'phi_ln14_5_i' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (2.47ns)   --->   "%icmp_ln14_6 = icmp sgt i32 %max_in_7_read, %phi_ln14_5_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 237 'icmp' 'icmp_ln14_6' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.98ns)   --->   "%select_ln13_2 = select i1 %icmp_ln14_6, i3 -1, i3 %select_ln14_3" [Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65]   --->   Operation 238 'select' 'select_ln13_2' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (2.47ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_6_read, i32 %max_in_7_read, i3 %select_ln13_2)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 239 'mux' 'tmp_2' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_out, i32 %tmp_2)" [Multiplexor/top.cpp:65]   --->   Operation 240 'write' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:66]   --->   Operation 241 'br' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "ret void" [Multiplexor/top.cpp:68]   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ leadone_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leadone_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ leadone_ret]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux_in_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_in_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_sel_onehot_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_sel0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_sel1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_ret_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_in_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_in_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000]
spectopmodule_ln0    (spectopmodule ) [ 000000000]
mode_read            (read          ) [ 011111111]
mux_s_read           (read          ) [ 000000000]
mux_sel1_V_read      (read          ) [ 000000000]
mux_sel0_V_read      (read          ) [ 000000000]
mux_sel_onehot_V_rea (read          ) [ 000000000]
din_tmp_V            (read          ) [ 000010000]
trunc_ln37           (trunc         ) [ 000000000]
tmp_V_1              (read          ) [ 000000000]
tmp_V_2              (read          ) [ 000000000]
tmp_V_3              (read          ) [ 000000000]
tmp_V_4              (read          ) [ 000000000]
tmp_V_5              (read          ) [ 000000000]
tmp_V_6              (read          ) [ 000000000]
tmp_V_7              (read          ) [ 000000000]
tmp_V_8              (read          ) [ 000000000]
switch_ln19          (switch        ) [ 000000000]
m0                   (read          ) [ 000000000]
m1                   (read          ) [ 000000000]
icmp_ln8             (icmp          ) [ 000000000]
m0_1                 (select        ) [ 000000000]
m0_2                 (read          ) [ 000000000]
m1_1                 (read          ) [ 000000000]
icmp_ln8_1           (icmp          ) [ 000000000]
m1_2                 (select        ) [ 000000000]
icmp_ln8_2           (icmp          ) [ 000000000]
m0_3                 (select        ) [ 001000000]
m0_4                 (read          ) [ 000000000]
m1_3                 (read          ) [ 000000000]
icmp_ln8_3           (icmp          ) [ 000000000]
m0_5                 (select        ) [ 000000000]
m0_6                 (read          ) [ 000000000]
m1_4                 (read          ) [ 000000000]
icmp_ln8_4           (icmp          ) [ 000000000]
m1_5                 (select        ) [ 000000000]
icmp_ln8_5           (icmp          ) [ 000000000]
m1_6                 (select        ) [ 001000000]
select_ln8           (select        ) [ 000000000]
tmp_8                (mux           ) [ 000000000]
write_ln57           (write         ) [ 000000000]
br_ln58              (br            ) [ 000000000]
tmp_6                (mux           ) [ 000000000]
tmp_7                (mux           ) [ 000000000]
tmp_V                (select        ) [ 000000000]
write_ln53           (write         ) [ 000000000]
br_ln54              (br            ) [ 000000000]
icmp_ln879           (icmp          ) [ 000100000]
icmp_ln879_1         (icmp          ) [ 000000000]
icmp_ln879_2         (icmp          ) [ 000000000]
icmp_ln879_3         (icmp          ) [ 000000000]
icmp_ln879_4         (icmp          ) [ 000000000]
icmp_ln879_5         (icmp          ) [ 000000000]
icmp_ln879_6         (icmp          ) [ 000000000]
icmp_ln879_7         (icmp          ) [ 000100000]
xor_ln879            (xor           ) [ 000000000]
and_ln879            (and           ) [ 000000000]
or_ln879             (or            ) [ 000000000]
xor_ln879_1          (xor           ) [ 000000000]
and_ln879_1          (and           ) [ 000000000]
or_ln879_1           (or            ) [ 000000000]
xor_ln879_2          (xor           ) [ 000000000]
and_ln879_2          (and           ) [ 000000000]
or_ln879_2           (or            ) [ 000000000]
xor_ln879_3          (xor           ) [ 000000000]
and_ln879_3          (and           ) [ 000000000]
or_ln879_3           (or            ) [ 000000000]
xor_ln879_4          (xor           ) [ 000000000]
and_ln879_4          (and           ) [ 000000000]
or_ln879_4           (or            ) [ 000000000]
xor_ln879_5          (xor           ) [ 000000000]
and_ln879_5          (and           ) [ 000000000]
select_ln879         (select        ) [ 000000000]
or_ln879_5           (or            ) [ 000000000]
select_ln879_1       (select        ) [ 000000000]
or_ln879_6           (or            ) [ 000000000]
select_ln879_2       (select        ) [ 000000000]
or_ln879_7           (or            ) [ 000100000]
select_ln879_3       (select        ) [ 000000000]
select_ln879_4       (select        ) [ 000100000]
or_ln879_9           (or            ) [ 000100000]
select_ln879_5       (select        ) [ 000100000]
icmp_ln6             (icmp          ) [ 000000000]
icmp_ln6_1           (icmp          ) [ 000000000]
icmp_ln6_2           (icmp          ) [ 000000000]
icmp_ln6_3           (icmp          ) [ 000000000]
icmp_ln6_4           (icmp          ) [ 000000000]
icmp_ln6_5           (icmp          ) [ 000000000]
icmp_ln6_6           (icmp          ) [ 000000000]
icmp_ln6_7           (icmp          ) [ 000000000]
select_ln6           (select        ) [ 000000000]
or_ln6               (or            ) [ 000000000]
select_ln6_1         (select        ) [ 000000000]
or_ln6_1             (or            ) [ 000000000]
select_ln6_2         (select        ) [ 000000000]
or_ln6_2             (or            ) [ 000000000]
select_ln6_3         (select        ) [ 000000000]
or_ln6_3             (or            ) [ 000000000]
select_ln6_4         (select        ) [ 000000000]
or_ln6_4             (or            ) [ 000000000]
select_ln6_5         (select        ) [ 000000000]
or_ln6_5             (or            ) [ 000000000]
select_ln6_6         (select        ) [ 000000000]
or_ln6_6             (or            ) [ 000000000]
select_ln6_7         (select        ) [ 000000000]
write_ln45           (write         ) [ 000000000]
br_ln46              (br            ) [ 000000000]
tmp_5                (mux           ) [ 000000000]
write_ln41           (write         ) [ 000000000]
br_ln42              (br            ) [ 000000000]
select_ln5           (select        ) [ 000000000]
write_ln37           (write         ) [ 000000000]
br_ln38              (br            ) [ 000000000]
call_ret_i           (call          ) [ 000000000]
tmp_3                (extractvalue  ) [ 000000000]
leadone_out_V_ret5   (extractvalue  ) [ 000000000]
write_ln33           (write         ) [ 000000000]
write_ln33           (write         ) [ 000000000]
br_ln34              (br            ) [ 000000000]
flag                 (icmp          ) [ 000000000]
trunc_ln1            (partselect    ) [ 000000000]
icmp_ln883           (icmp          ) [ 000010000]
select_ln24          (select        ) [ 000000000]
trunc_ln24           (trunc         ) [ 000000000]
trunc_ln3            (partselect    ) [ 000000000]
icmp_ln883_1         (icmp          ) [ 000010000]
select_ln24_2        (select        ) [ 000000000]
trunc_ln24_1         (trunc         ) [ 000010000]
trunc_ln1503_1       (partselect    ) [ 000010000]
write_ln29           (write         ) [ 000000000]
max_in_0_read        (read          ) [ 001111111]
max_in_1_read        (read          ) [ 001111111]
max_in_2_read        (read          ) [ 001111111]
icmp_ln14            (icmp          ) [ 000000000]
select_ln14          (select        ) [ 000000000]
icmp_ln14_1          (icmp          ) [ 000000000]
zext_ln14            (zext          ) [ 000000000]
select_ln14_1        (select        ) [ 000001000]
icmp_ln8_6           (icmp          ) [ 000000000]
select_ln8_7         (select        ) [ 000000000]
write_ln61           (write         ) [ 000000000]
br_ln62              (br            ) [ 000000000]
or_ln879_8           (or            ) [ 000000000]
or_ln879_10          (or            ) [ 000000000]
select_ln879_6       (select        ) [ 000000000]
or_ln879_11          (or            ) [ 000000000]
select_ln879_7       (select        ) [ 000000000]
write_ln49           (write         ) [ 000000000]
br_ln50              (br            ) [ 000000000]
select_ln24_1        (select        ) [ 000000000]
select_ln25          (select        ) [ 000000000]
select_ln24_3        (select        ) [ 000000000]
icmp_ln883_2         (icmp          ) [ 000000000]
select_ln24_4        (select        ) [ 000000000]
or_ln24              (or            ) [ 000000000]
select_ln24_5        (select        ) [ 000000000]
trunc_ln1503_2       (partselect    ) [ 000000000]
icmp_ln883_3         (icmp          ) [ 000000000]
or_ln24_1            (or            ) [ 000000000]
select_ln24_6        (select        ) [ 000000000]
tmp_4                (bitselect     ) [ 000000000]
tmp_9                (bitselect     ) [ 000000000]
select_ln24_7        (select        ) [ 000000000]
trunc_ln24_2         (trunc         ) [ 000000000]
or_ln24_2            (or            ) [ 000000000]
tmp_10               (partselect    ) [ 000000000]
ssdm_int_V_write_ass (bitconcatenate) [ 000000000]
write_ln29           (write         ) [ 000000000]
br_ln30              (br            ) [ 000000000]
call_ret3            (call          ) [ 000000000]
tmp_1                (extractvalue  ) [ 000000000]
leadone_out_V_ret2   (extractvalue  ) [ 000000000]
write_ln25           (write         ) [ 000000000]
write_ln25           (write         ) [ 000000000]
br_ln26              (br            ) [ 000000000]
call_ret4            (call          ) [ 000000000]
tmp                  (extractvalue  ) [ 000000000]
leadone_out_V_ret4   (extractvalue  ) [ 000000000]
write_ln21           (write         ) [ 000000000]
write_ln21           (write         ) [ 000000000]
br_ln22              (br            ) [ 000000000]
max_in_3_read        (read          ) [ 000000111]
zext_ln14_1          (zext          ) [ 000000000]
phi_ln14_1_i         (mux           ) [ 000000000]
icmp_ln14_2          (icmp          ) [ 000000000]
select_ln14_2        (select        ) [ 000000000]
zext_ln14_2          (zext          ) [ 000000100]
phi_ln14_2_i         (mux           ) [ 000000100]
max_in_4_read        (read          ) [ 000000011]
max_in_5_read        (read          ) [ 000000011]
icmp_ln14_3          (icmp          ) [ 000000000]
select_ln13          (select        ) [ 000000010]
phi_ln14_3_i         (mux           ) [ 000000000]
icmp_ln14_4          (icmp          ) [ 000000010]
max_in_6_read        (read          ) [ 000000001]
select_ln13_1        (select        ) [ 000000000]
phi_ln14_4_i         (mux           ) [ 000000000]
icmp_ln14_5          (icmp          ) [ 000000000]
select_ln14_3        (select        ) [ 000000001]
max_in_7_read        (read          ) [ 000000000]
phi_ln14_5_i         (mux           ) [ 000000000]
icmp_ln14_6          (icmp          ) [ 000000000]
select_ln13_2        (select        ) [ 000000000]
tmp_2                (mux           ) [ 000000000]
write_ln65           (write         ) [ 000000000]
br_ln66              (br            ) [ 000000000]
ret_ln68             (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="leadone_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leadone_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="leadone_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leadone_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="leadone_ret">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leadone_ret"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mux_in_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mux_in_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mux_in_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mux_in_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mux_in_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mux_in_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mux_in_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_in_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_in_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_sel_onehot_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_sel_onehot_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_sel0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_sel0_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mux_sel1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_sel1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mux_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mux_ret_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_ret_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_in_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_in_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="max_in_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="max_in_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_in_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="max_in_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="max_in_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="max_in_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_in_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="max_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mode">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones<32>"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones_brutefo"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leading_ones"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="mode_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mux_s_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_s_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mux_sel1_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_sel1_V_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mux_sel0_V_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_sel0_V_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mux_sel_onehot_V_rea_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_sel_onehot_V_rea/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="din_tmp_V_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_tmp_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_1_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_V_2_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_V_3_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_V_4_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_V_5_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_V_6_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_V_7_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_7/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_V_8_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_8/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0/1 max_in_0_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1/1 max_in_1_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_2/1 max_in_2_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_1/1 max_in_3_read/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_4/1 max_in_4_read/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_3/1 max_in_5_read/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_6/1 max_in_6_read/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_4/1 max_in_7_read/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 write_ln53/1 write_ln45/1 write_ln41/1 write_ln37/1 write_ln49/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_write_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/1 write_ln29/4 write_ln25/4 write_ln21/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/1 write_ln29/1 write_ln25/4 write_ln21/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_write_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/2 write_ln65/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="call_ret_i_leading_ones_32_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_leading_ones_brutefo_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_leading_ones_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="0" index="3" bw="8" slack="0"/>
<pin id="363" dir="0" index="4" bw="8" slack="0"/>
<pin id="364" dir="0" index="5" bw="8" slack="0"/>
<pin id="365" dir="0" index="6" bw="8" slack="0"/>
<pin id="366" dir="0" index="7" bw="8" slack="0"/>
<pin id="367" dir="0" index="8" bw="8" slack="0"/>
<pin id="368" dir="0" index="9" bw="3" slack="0"/>
<pin id="369" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 tmp_5/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 icmp_ln6_7/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 icmp_ln6_6/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 icmp_ln6_5/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/1 icmp_ln6_4/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/1 icmp_ln6_3/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_5/1 icmp_ln6_2/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_6/1 icmp_ln6_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_7/1 icmp_ln6/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/1 or_ln6/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln37_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln8_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="m0_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m0_1/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln8_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_1/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="m1_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_2/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln8_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_2/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="m0_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m0_3/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln8_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_3/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="m0_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m0_5/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln8_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_4/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="m1_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_5/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln8_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_5/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="m1_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_6/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="0" index="2" bw="3" slack="0"/>
<pin id="527" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="0" index="3" bw="8" slack="0"/>
<pin id="536" dir="0" index="4" bw="8" slack="0"/>
<pin id="537" dir="0" index="5" bw="8" slack="0"/>
<pin id="538" dir="0" index="6" bw="8" slack="0"/>
<pin id="539" dir="0" index="7" bw="8" slack="0"/>
<pin id="540" dir="0" index="8" bw="8" slack="0"/>
<pin id="541" dir="0" index="9" bw="3" slack="0"/>
<pin id="542" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="0" index="3" bw="8" slack="0"/>
<pin id="559" dir="0" index="4" bw="8" slack="0"/>
<pin id="560" dir="0" index="5" bw="8" slack="0"/>
<pin id="561" dir="0" index="6" bw="8" slack="0"/>
<pin id="562" dir="0" index="7" bw="8" slack="0"/>
<pin id="563" dir="0" index="8" bw="8" slack="0"/>
<pin id="564" dir="0" index="9" bw="3" slack="0"/>
<pin id="565" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln879_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="and_ln879_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="xor_ln879_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="and_ln879_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln879_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_1/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln879_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_2/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln879_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_2/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln879_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_2/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="xor_ln879_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_3/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln879_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_3/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="or_ln879_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_3/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln879_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_4/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln879_4_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_4/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="or_ln879_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_4/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln879_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_5/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln879_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_5/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln879_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="0"/>
<pin id="685" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln879_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_5/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln879_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="8" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_1/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="or_ln879_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_6/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="select_ln879_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="0" index="2" bw="8" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_2/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln879_7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_7/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln879_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="0" index="2" bw="8" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_3/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln879_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="8" slack="0"/>
<pin id="735" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_4/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_ln879_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_9/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln879_5_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="8" slack="0"/>
<pin id="749" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_5/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="0" index="2" bw="8" slack="0"/>
<pin id="757" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln6_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_1/1 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_ln6_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_1/1 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln6_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="0" index="2" bw="8" slack="0"/>
<pin id="779" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_2/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln6_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_2/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln6_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="0" index="2" bw="8" slack="0"/>
<pin id="793" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_3/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln6_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_3/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln6_4_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="0"/>
<pin id="806" dir="0" index="2" bw="8" slack="0"/>
<pin id="807" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_4/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="or_ln6_4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_4/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln6_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="0"/>
<pin id="820" dir="0" index="2" bw="8" slack="0"/>
<pin id="821" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_5/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln6_5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_5/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln6_6_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_6/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="or_ln6_6_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6_6/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln6_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_7/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="select_ln5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="6" slack="0"/>
<pin id="865" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="868" class="1004" name="leadone_out_V_ret5_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="0"/>
<pin id="870" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret5/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="flag_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="flag/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="0" index="2" bw="6" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln883_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln24_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="0"/>
<pin id="899" dir="0" index="2" bw="16" slack="0"/>
<pin id="900" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="trunc_ln24_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="trunc_ln3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="0" index="3" bw="5" slack="0"/>
<pin id="913" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln883_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883_1/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln24_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="8" slack="0"/>
<pin id="928" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="trunc_ln24_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="trunc_ln1503_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="0"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="0" index="2" bw="4" slack="0"/>
<pin id="940" dir="0" index="3" bw="4" slack="0"/>
<pin id="941" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_1/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln14_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="select_ln14_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="icmp_ln14_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln14_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="970" class="1004" name="select_ln14_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="2" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/1 "/>
</bind>
</comp>

<comp id="978" class="1004" name="icmp_ln8_6_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="0" index="1" bw="32" slack="1"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_6/2 "/>
</bind>
</comp>

<comp id="982" class="1004" name="select_ln8_7_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="32" slack="1"/>
<pin id="985" dir="0" index="2" bw="32" slack="1"/>
<pin id="986" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_7/2 "/>
</bind>
</comp>

<comp id="989" class="1004" name="or_ln879_8_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="0" index="1" bw="1" slack="1"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_8/3 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_ln879_10_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_10/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="select_ln879_6_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="0" index="1" bw="8" slack="1"/>
<pin id="1001" dir="0" index="2" bw="8" slack="1"/>
<pin id="1002" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_6/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="or_ln879_11_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_11/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="select_ln879_7_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="8" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_7/3 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="select_ln24_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="0" index="2" bw="5" slack="0"/>
<pin id="1021" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/4 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="select_ln25_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="0" index="1" bw="5" slack="0"/>
<pin id="1027" dir="0" index="2" bw="4" slack="0"/>
<pin id="1028" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/4 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln24_3_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="0" index="1" bw="5" slack="0"/>
<pin id="1034" dir="0" index="2" bw="5" slack="0"/>
<pin id="1035" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/4 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="icmp_ln883_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="1"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883_2/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="select_ln24_4_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="4" slack="1"/>
<pin id="1046" dir="0" index="2" bw="4" slack="1"/>
<pin id="1047" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_4/4 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="or_ln24_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="0"/>
<pin id="1051" dir="0" index="1" bw="4" slack="0"/>
<pin id="1052" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="select_ln24_5_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="5" slack="0"/>
<pin id="1058" dir="0" index="2" bw="5" slack="0"/>
<pin id="1059" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_5/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="trunc_ln1503_2_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="0"/>
<pin id="1065" dir="0" index="1" bw="4" slack="0"/>
<pin id="1066" dir="0" index="2" bw="3" slack="0"/>
<pin id="1067" dir="0" index="3" bw="3" slack="0"/>
<pin id="1068" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_2/4 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="icmp_ln883_3_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883_3/4 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="or_ln24_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="5" slack="0"/>
<pin id="1081" dir="0" index="1" bw="3" slack="0"/>
<pin id="1082" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/4 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln24_6_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="5" slack="0"/>
<pin id="1088" dir="0" index="2" bw="5" slack="0"/>
<pin id="1089" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/4 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_4_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="4" slack="0"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_9_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="4" slack="0"/>
<pin id="1104" dir="0" index="2" bw="3" slack="0"/>
<pin id="1105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="select_ln24_7_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="0" index="2" bw="1" slack="0"/>
<pin id="1113" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/4 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln24_2_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/4 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="or_ln24_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_2/4 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_10_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="4" slack="0"/>
<pin id="1129" dir="0" index="1" bw="5" slack="0"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="0" index="3" bw="4" slack="0"/>
<pin id="1132" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="ssdm_int_V_write_ass_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="5" slack="0"/>
<pin id="1139" dir="0" index="1" bw="4" slack="0"/>
<pin id="1140" dir="0" index="2" bw="1" slack="0"/>
<pin id="1141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ssdm_int_V_write_ass/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_1_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="0"/>
<pin id="1148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="leadone_out_V_ret2_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="0"/>
<pin id="1153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret2/4 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="6" slack="0"/>
<pin id="1158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="leadone_out_V_ret4_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="6" slack="0"/>
<pin id="1163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="leadone_out_V_ret4/4 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln14_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="2" slack="1"/>
<pin id="1168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="phi_ln14_1_i_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="1"/>
<pin id="1172" dir="0" index="2" bw="32" slack="1"/>
<pin id="1173" dir="0" index="3" bw="32" slack="1"/>
<pin id="1174" dir="0" index="4" bw="32" slack="1"/>
<pin id="1175" dir="0" index="5" bw="32" slack="1"/>
<pin id="1176" dir="0" index="6" bw="32" slack="1"/>
<pin id="1177" dir="0" index="7" bw="32" slack="1"/>
<pin id="1178" dir="0" index="8" bw="32" slack="1"/>
<pin id="1179" dir="0" index="9" bw="2" slack="0"/>
<pin id="1180" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln14_1_i/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="icmp_ln14_2_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="0"/>
<pin id="1185" dir="0" index="1" bw="32" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_2/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="select_ln14_2_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="0" index="2" bw="2" slack="1"/>
<pin id="1193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/5 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="zext_ln14_2_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="2" slack="0"/>
<pin id="1198" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/5 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="phi_ln14_2_i_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="0"/>
<pin id="1202" dir="0" index="1" bw="32" slack="1"/>
<pin id="1203" dir="0" index="2" bw="32" slack="1"/>
<pin id="1204" dir="0" index="3" bw="32" slack="1"/>
<pin id="1205" dir="0" index="4" bw="32" slack="0"/>
<pin id="1206" dir="0" index="5" bw="32" slack="0"/>
<pin id="1207" dir="0" index="6" bw="32" slack="0"/>
<pin id="1208" dir="0" index="7" bw="32" slack="0"/>
<pin id="1209" dir="0" index="8" bw="32" slack="0"/>
<pin id="1210" dir="0" index="9" bw="2" slack="0"/>
<pin id="1211" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln14_2_i/5 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="icmp_ln14_3_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="0"/>
<pin id="1221" dir="0" index="1" bw="32" slack="1"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_3/6 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="select_ln13_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="3" slack="0"/>
<pin id="1227" dir="0" index="2" bw="2" slack="1"/>
<pin id="1228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="phi_ln14_3_i_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="0" index="1" bw="32" slack="2"/>
<pin id="1234" dir="0" index="2" bw="32" slack="2"/>
<pin id="1235" dir="0" index="3" bw="32" slack="2"/>
<pin id="1236" dir="0" index="4" bw="32" slack="1"/>
<pin id="1237" dir="0" index="5" bw="32" slack="0"/>
<pin id="1238" dir="0" index="6" bw="32" slack="0"/>
<pin id="1239" dir="0" index="7" bw="32" slack="0"/>
<pin id="1240" dir="0" index="8" bw="32" slack="0"/>
<pin id="1241" dir="0" index="9" bw="3" slack="0"/>
<pin id="1242" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln14_3_i/6 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="icmp_ln14_4_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="0"/>
<pin id="1251" dir="0" index="1" bw="32" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_4/6 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="select_ln13_1_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="0" index="1" bw="3" slack="0"/>
<pin id="1258" dir="0" index="2" bw="3" slack="1"/>
<pin id="1259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/7 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="phi_ln14_4_i_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="3"/>
<pin id="1264" dir="0" index="2" bw="32" slack="3"/>
<pin id="1265" dir="0" index="3" bw="32" slack="3"/>
<pin id="1266" dir="0" index="4" bw="32" slack="2"/>
<pin id="1267" dir="0" index="5" bw="32" slack="1"/>
<pin id="1268" dir="0" index="6" bw="32" slack="1"/>
<pin id="1269" dir="0" index="7" bw="32" slack="1"/>
<pin id="1270" dir="0" index="8" bw="32" slack="1"/>
<pin id="1271" dir="0" index="9" bw="3" slack="0"/>
<pin id="1272" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln14_4_i/7 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="icmp_ln14_5_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_5/7 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="select_ln14_3_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="2" slack="0"/>
<pin id="1284" dir="0" index="2" bw="3" slack="0"/>
<pin id="1285" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_3/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="phi_ln14_5_i_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="0"/>
<pin id="1291" dir="0" index="1" bw="32" slack="4"/>
<pin id="1292" dir="0" index="2" bw="32" slack="4"/>
<pin id="1293" dir="0" index="3" bw="32" slack="4"/>
<pin id="1294" dir="0" index="4" bw="32" slack="3"/>
<pin id="1295" dir="0" index="5" bw="32" slack="2"/>
<pin id="1296" dir="0" index="6" bw="32" slack="2"/>
<pin id="1297" dir="0" index="7" bw="32" slack="1"/>
<pin id="1298" dir="0" index="8" bw="32" slack="1"/>
<pin id="1299" dir="0" index="9" bw="3" slack="1"/>
<pin id="1300" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln14_5_i/8 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="icmp_ln14_6_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="0"/>
<pin id="1304" dir="0" index="1" bw="32" slack="0"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_6/8 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="select_ln13_2_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="1" slack="0"/>
<pin id="1311" dir="0" index="2" bw="3" slack="1"/>
<pin id="1312" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/8 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="tmp_2_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="0"/>
<pin id="1317" dir="0" index="1" bw="32" slack="4"/>
<pin id="1318" dir="0" index="2" bw="32" slack="4"/>
<pin id="1319" dir="0" index="3" bw="32" slack="4"/>
<pin id="1320" dir="0" index="4" bw="32" slack="3"/>
<pin id="1321" dir="0" index="5" bw="32" slack="2"/>
<pin id="1322" dir="0" index="6" bw="32" slack="2"/>
<pin id="1323" dir="0" index="7" bw="32" slack="1"/>
<pin id="1324" dir="0" index="8" bw="32" slack="0"/>
<pin id="1325" dir="0" index="9" bw="3" slack="0"/>
<pin id="1326" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="mode_read_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="1335" class="1005" name="din_tmp_V_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="din_tmp_V "/>
</bind>
</comp>

<comp id="1341" class="1005" name="m0_3_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m0_3 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="m1_6_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m1_6 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="icmp_ln879_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="icmp_ln879_7_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_7 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="or_ln879_7_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln879_7 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="select_ln879_4_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="8" slack="1"/>
<pin id="1370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln879_4 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="or_ln879_9_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln879_9 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="select_ln879_5_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="1"/>
<pin id="1381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln879_5 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="icmp_ln883_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="icmp_ln883_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln883_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="trunc_ln24_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="4" slack="1"/>
<pin id="1397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="trunc_ln1503_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="4" slack="1"/>
<pin id="1402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1503_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="max_in_0_read_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_0_read "/>
</bind>
</comp>

<comp id="1416" class="1005" name="max_in_1_read_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="1"/>
<pin id="1418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_1_read "/>
</bind>
</comp>

<comp id="1426" class="1005" name="max_in_2_read_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="1"/>
<pin id="1428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_2_read "/>
</bind>
</comp>

<comp id="1441" class="1005" name="select_ln14_1_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="2" slack="1"/>
<pin id="1443" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="max_in_3_read_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="1"/>
<pin id="1449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_3_read "/>
</bind>
</comp>

<comp id="1455" class="1005" name="zext_ln14_2_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="3" slack="1"/>
<pin id="1457" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_2 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="phi_ln14_2_i_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="32" slack="1"/>
<pin id="1462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln14_2_i "/>
</bind>
</comp>

<comp id="1465" class="1005" name="max_in_4_read_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="1"/>
<pin id="1467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_4_read "/>
</bind>
</comp>

<comp id="1472" class="1005" name="max_in_5_read_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_5_read "/>
</bind>
</comp>

<comp id="1481" class="1005" name="select_ln13_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="3" slack="1"/>
<pin id="1483" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="icmp_ln14_4_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln14_4 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="max_in_6_read_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_in_6_read "/>
</bind>
</comp>

<comp id="1498" class="1005" name="select_ln14_3_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="3" slack="1"/>
<pin id="1500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="184"><net_src comp="58" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="94" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="118" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="120" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="142" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="116" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="210" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="136" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="210" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="138" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="210" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="371"><net_src comp="216" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="372"><net_src comp="222" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="373"><net_src comp="228" pin="2"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="234" pin="2"/><net_sink comp="358" pin=4"/></net>

<net id="375"><net_src comp="240" pin="2"/><net_sink comp="358" pin=5"/></net>

<net id="376"><net_src comp="246" pin="2"/><net_sink comp="358" pin=6"/></net>

<net id="377"><net_src comp="252" pin="2"/><net_sink comp="358" pin=7"/></net>

<net id="378"><net_src comp="258" pin="2"/><net_sink comp="358" pin=8"/></net>

<net id="379"><net_src comp="198" pin="2"/><net_sink comp="358" pin=9"/></net>

<net id="380"><net_src comp="358" pin="10"/><net_sink comp="312" pin=2"/></net>

<net id="385"><net_src comp="204" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="96" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="204" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="98" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="204" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="204" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="102" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="204" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="104" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="204" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="106" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="204" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="108" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="204" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="110" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="381" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="387" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="210" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="264" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="270" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="264" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="270" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="276" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="282" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="276" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="282" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="445" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="445" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="459" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="288" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="294" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="288" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="294" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="300" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="306" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="300" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="306" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="487" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="501" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="487" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="501" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="186" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="198" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="192" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="543"><net_src comp="92" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="544"><net_src comp="216" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="545"><net_src comp="222" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="546"><net_src comp="228" pin="2"/><net_sink comp="531" pin=3"/></net>

<net id="547"><net_src comp="234" pin="2"/><net_sink comp="531" pin=4"/></net>

<net id="548"><net_src comp="240" pin="2"/><net_sink comp="531" pin=5"/></net>

<net id="549"><net_src comp="246" pin="2"/><net_sink comp="531" pin=6"/></net>

<net id="550"><net_src comp="252" pin="2"/><net_sink comp="531" pin=7"/></net>

<net id="551"><net_src comp="258" pin="2"/><net_sink comp="531" pin=8"/></net>

<net id="552"><net_src comp="523" pin="3"/><net_sink comp="531" pin=9"/></net>

<net id="553"><net_src comp="531" pin="10"/><net_sink comp="312" pin=2"/></net>

<net id="566"><net_src comp="92" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="567"><net_src comp="216" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="568"><net_src comp="222" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="569"><net_src comp="228" pin="2"/><net_sink comp="554" pin=3"/></net>

<net id="570"><net_src comp="234" pin="2"/><net_sink comp="554" pin=4"/></net>

<net id="571"><net_src comp="240" pin="2"/><net_sink comp="554" pin=5"/></net>

<net id="572"><net_src comp="246" pin="2"/><net_sink comp="554" pin=6"/></net>

<net id="573"><net_src comp="252" pin="2"/><net_sink comp="554" pin=7"/></net>

<net id="574"><net_src comp="258" pin="2"/><net_sink comp="554" pin=8"/></net>

<net id="575"><net_src comp="192" pin="2"/><net_sink comp="554" pin=9"/></net>

<net id="581"><net_src comp="186" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="358" pin="10"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="554" pin="10"/><net_sink comp="576" pin=2"/></net>

<net id="584"><net_src comp="576" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="589"><net_src comp="381" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="112" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="387" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="429" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="112" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="393" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="429" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="393" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="112" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="399" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="609" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="399" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="112" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="405" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="627" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="405" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="112" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="411" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="645" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="411" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="112" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="417" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="252" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="246" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="675" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="657" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="639" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="240" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="234" pin="2"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="639" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="621" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="603" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="228" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="222" pin="2"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="603" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="591" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="381" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="216" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="258" pin="2"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="689" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="681" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="695" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="689" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="703" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="717" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="709" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="723" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="381" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="216" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="222" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="393" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="228" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="234" pin="2"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="393" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="399" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="405" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="240" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="246" pin="2"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="405" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="411" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="417" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="252" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="258" pin="2"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="417" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="423" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="429" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="753" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="761" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="429" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="769" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="783" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="775" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="789" pin="3"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="783" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="797" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="811" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="803" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="817" pin="3"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="811" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="825" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="831" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="114" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="853"><net_src comp="845" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="859"><net_src comp="186" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="222" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="216" pin="2"/><net_sink comp="854" pin=2"/></net>

<net id="862"><net_src comp="854" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="866"><net_src comp="340" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="871"><net_src comp="340" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="877"><net_src comp="210" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="70" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="873" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="886"><net_src comp="122" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="210" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="124" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="126" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="894"><net_src comp="880" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="128" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="435" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="880" pin="4"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="896" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="914"><net_src comp="130" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="896" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="86" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="132" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="922"><net_src comp="908" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="114" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="904" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="908" pin="4"/><net_sink comp="924" pin=2"/></net>

<net id="935"><net_src comp="924" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="942"><net_src comp="134" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="924" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="78" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="945"><net_src comp="84" pin="0"/><net_sink comp="936" pin=3"/></net>

<net id="950"><net_src comp="270" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="264" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="270" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="264" pin="2"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="276" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="952" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="946" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="960" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="140" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="966" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="987"><net_src comp="978" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="982" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="997"><net_src comp="989" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1007"><net_src comp="993" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="998" pin="3"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="114" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1016"><net_src comp="1008" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="1022"><net_src comp="144" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1023"><net_src comp="146" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1029"><net_src comp="148" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1030"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1036"><net_src comp="1017" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1037"><net_src comp="1024" pin="3"/><net_sink comp="1031" pin=2"/></net>

<net id="1042"><net_src comp="152" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="1038" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1053"><net_src comp="1031" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="154" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1060"><net_src comp="1038" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="1031" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=2"/></net>

<net id="1069"><net_src comp="156" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="1043" pin="3"/><net_sink comp="1063" pin=1"/></net>

<net id="1071"><net_src comp="74" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1072"><net_src comp="76" pin="0"/><net_sink comp="1063" pin=3"/></net>

<net id="1077"><net_src comp="1063" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="158" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1055" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="160" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1090"><net_src comp="1073" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1055" pin="3"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=2"/></net>

<net id="1098"><net_src comp="162" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1043" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="72" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1106"><net_src comp="162" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1043" pin="3"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="76" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1114"><net_src comp="1073" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="1093" pin="3"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="1101" pin="3"/><net_sink comp="1109" pin=2"/></net>

<net id="1120"><net_src comp="1085" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1109" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1133"><net_src comp="164" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="1085" pin="3"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="72" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1136"><net_src comp="78" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1142"><net_src comp="166" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1127" pin="4"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="1121" pin="2"/><net_sink comp="1137" pin=2"/></net>

<net id="1145"><net_src comp="1137" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="1149"><net_src comp="346" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1154"><net_src comp="346" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1159"><net_src comp="352" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1164"><net_src comp="352" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1181"><net_src comp="168" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1182"><net_src comp="1166" pin="1"/><net_sink comp="1169" pin=9"/></net>

<net id="1187"><net_src comp="282" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1169" pin="10"/><net_sink comp="1183" pin=1"/></net>

<net id="1194"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="170" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1189" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1212"><net_src comp="168" pin="0"/><net_sink comp="1200" pin=0"/></net>

<net id="1213"><net_src comp="282" pin="2"/><net_sink comp="1200" pin=4"/></net>

<net id="1214"><net_src comp="282" pin="2"/><net_sink comp="1200" pin=5"/></net>

<net id="1215"><net_src comp="282" pin="2"/><net_sink comp="1200" pin=6"/></net>

<net id="1216"><net_src comp="282" pin="2"/><net_sink comp="1200" pin=7"/></net>

<net id="1217"><net_src comp="282" pin="2"/><net_sink comp="1200" pin=8"/></net>

<net id="1218"><net_src comp="1196" pin="1"/><net_sink comp="1200" pin=9"/></net>

<net id="1223"><net_src comp="288" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1229"><net_src comp="1219" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="172" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1243"><net_src comp="168" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1244"><net_src comp="288" pin="2"/><net_sink comp="1231" pin=5"/></net>

<net id="1245"><net_src comp="288" pin="2"/><net_sink comp="1231" pin=6"/></net>

<net id="1246"><net_src comp="288" pin="2"/><net_sink comp="1231" pin=7"/></net>

<net id="1247"><net_src comp="288" pin="2"/><net_sink comp="1231" pin=8"/></net>

<net id="1248"><net_src comp="1224" pin="3"/><net_sink comp="1231" pin=9"/></net>

<net id="1253"><net_src comp="294" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1231" pin="10"/><net_sink comp="1249" pin=1"/></net>

<net id="1260"><net_src comp="174" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1273"><net_src comp="168" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1274"><net_src comp="1255" pin="3"/><net_sink comp="1261" pin=9"/></net>

<net id="1279"><net_src comp="300" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="1261" pin="10"/><net_sink comp="1275" pin=1"/></net>

<net id="1286"><net_src comp="1275" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="176" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1288"><net_src comp="1255" pin="3"/><net_sink comp="1281" pin=2"/></net>

<net id="1301"><net_src comp="168" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1306"><net_src comp="306" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1289" pin="10"/><net_sink comp="1302" pin=1"/></net>

<net id="1313"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="178" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1327"><net_src comp="168" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1328"><net_src comp="306" pin="2"/><net_sink comp="1315" pin=8"/></net>

<net id="1329"><net_src comp="1308" pin="3"/><net_sink comp="1315" pin=9"/></net>

<net id="1330"><net_src comp="1315" pin="10"/><net_sink comp="333" pin=2"/></net>

<net id="1334"><net_src comp="180" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="210" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1344"><net_src comp="473" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1350"><net_src comp="515" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="1356"><net_src comp="381" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1361"><net_src comp="423" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1366"><net_src comp="717" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1371"><net_src comp="731" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1376"><net_src comp="739" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1382"><net_src comp="745" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1387"><net_src comp="890" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1393"><net_src comp="918" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1398"><net_src comp="932" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1403"><net_src comp="936" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1043" pin=2"/></net>

<net id="1409"><net_src comp="264" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1412"><net_src comp="1406" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1413"><net_src comp="1406" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1414"><net_src comp="1406" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1415"><net_src comp="1406" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1419"><net_src comp="270" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1169" pin=2"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="1200" pin=2"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="1231" pin=2"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="1424"><net_src comp="1416" pin="1"/><net_sink comp="1289" pin=2"/></net>

<net id="1425"><net_src comp="1416" pin="1"/><net_sink comp="1315" pin=2"/></net>

<net id="1429"><net_src comp="276" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1169" pin=3"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1169" pin=4"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="1169" pin=5"/></net>

<net id="1433"><net_src comp="1426" pin="1"/><net_sink comp="1169" pin=6"/></net>

<net id="1434"><net_src comp="1426" pin="1"/><net_sink comp="1169" pin=7"/></net>

<net id="1435"><net_src comp="1426" pin="1"/><net_sink comp="1169" pin=8"/></net>

<net id="1436"><net_src comp="1426" pin="1"/><net_sink comp="1200" pin=3"/></net>

<net id="1437"><net_src comp="1426" pin="1"/><net_sink comp="1231" pin=3"/></net>

<net id="1438"><net_src comp="1426" pin="1"/><net_sink comp="1261" pin=3"/></net>

<net id="1439"><net_src comp="1426" pin="1"/><net_sink comp="1289" pin=3"/></net>

<net id="1440"><net_src comp="1426" pin="1"/><net_sink comp="1315" pin=3"/></net>

<net id="1444"><net_src comp="970" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="1189" pin=2"/></net>

<net id="1450"><net_src comp="282" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1231" pin=4"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="1261" pin=4"/></net>

<net id="1453"><net_src comp="1447" pin="1"/><net_sink comp="1289" pin=4"/></net>

<net id="1454"><net_src comp="1447" pin="1"/><net_sink comp="1315" pin=4"/></net>

<net id="1458"><net_src comp="1196" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1224" pin=2"/></net>

<net id="1463"><net_src comp="1200" pin="10"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1468"><net_src comp="288" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1261" pin=5"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1289" pin=5"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="1315" pin=5"/></net>

<net id="1475"><net_src comp="294" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1261" pin=6"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="1261" pin=7"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="1261" pin=8"/></net>

<net id="1479"><net_src comp="1472" pin="1"/><net_sink comp="1289" pin=6"/></net>

<net id="1480"><net_src comp="1472" pin="1"/><net_sink comp="1315" pin=6"/></net>

<net id="1484"><net_src comp="1224" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="1489"><net_src comp="1249" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1494"><net_src comp="300" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1289" pin=7"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="1289" pin=8"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="1315" pin=7"/></net>

<net id="1501"><net_src comp="1281" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1289" pin=9"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="1308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: leadone_out_V | {1 4 }
	Port: leadone_ret | {1 4 }
	Port: mux_ret_V | {1 3 }
	Port: max_out | {2 8 }
 - Input state : 
	Port: top : leadone_in_V | {1 }
	Port: top : mux_in_0_V | {1 }
	Port: top : mux_in_1_V | {1 }
	Port: top : mux_in_2_V | {1 }
	Port: top : mux_in_3_V | {1 }
	Port: top : mux_in_4_V | {1 }
	Port: top : mux_in_5_V | {1 }
	Port: top : mux_in_6_V | {1 }
	Port: top : mux_in_7_V | {1 }
	Port: top : mux_sel_onehot_V | {1 }
	Port: top : mux_sel0_V | {1 }
	Port: top : mux_sel1_V | {1 }
	Port: top : mux_s | {1 }
	Port: top : max_in_0 | {1 }
	Port: top : max_in_1 | {1 }
	Port: top : max_in_2 | {1 }
	Port: top : max_in_3 | {1 5 }
	Port: top : max_in_4 | {1 6 }
	Port: top : max_in_5 | {1 6 }
	Port: top : max_in_6 | {1 7 }
	Port: top : max_in_7 | {1 8 }
	Port: top : mode | {1 }
  - Chain level:
	State 1
		m0_1 : 1
		m1_2 : 1
		icmp_ln8_2 : 2
		m0_3 : 3
		m0_5 : 1
		m1_5 : 1
		icmp_ln8_5 : 2
		m1_6 : 3
		tmp_8 : 1
		write_ln57 : 2
		tmp_V : 1
		write_ln53 : 2
		xor_ln879 : 1
		and_ln879 : 1
		or_ln879 : 1
		xor_ln879_1 : 1
		and_ln879_1 : 1
		or_ln879_1 : 1
		xor_ln879_2 : 1
		and_ln879_2 : 1
		or_ln879_2 : 1
		xor_ln879_3 : 1
		and_ln879_3 : 1
		or_ln879_3 : 1
		xor_ln879_4 : 1
		and_ln879_4 : 1
		or_ln879_4 : 1
		xor_ln879_5 : 1
		and_ln879_5 : 1
		select_ln879 : 1
		or_ln879_5 : 1
		select_ln879_1 : 1
		or_ln879_6 : 1
		select_ln879_2 : 1
		or_ln879_7 : 1
		select_ln879_3 : 1
		select_ln879_4 : 1
		or_ln879_9 : 1
		select_ln879_5 : 1
		select_ln6 : 1
		or_ln6 : 1
		select_ln6_1 : 1
		or_ln6_1 : 1
		select_ln6_2 : 1
		or_ln6_2 : 1
		select_ln6_3 : 1
		or_ln6_3 : 1
		select_ln6_4 : 1
		or_ln6_4 : 1
		select_ln6_5 : 1
		or_ln6_5 : 1
		select_ln6_6 : 1
		or_ln6_6 : 1
		select_ln6_7 : 1
		write_ln45 : 2
		write_ln41 : 1
		write_ln37 : 1
		tmp_3 : 1
		leadone_out_V_ret5 : 1
		write_ln33 : 2
		write_ln33 : 2
		icmp_ln883 : 1
		select_ln24 : 2
		trunc_ln24 : 3
		trunc_ln3 : 3
		icmp_ln883_1 : 4
		select_ln24_2 : 5
		trunc_ln24_1 : 6
		trunc_ln1503_1 : 6
		write_ln29 : 1
		select_ln14 : 1
		icmp_ln14_1 : 2
		zext_ln14 : 1
		select_ln14_1 : 3
	State 2
		select_ln8_7 : 1
		write_ln61 : 2
	State 3
		write_ln49 : 1
	State 4
		select_ln24_3 : 1
		select_ln24_4 : 1
		or_ln24 : 2
		select_ln24_5 : 2
		trunc_ln1503_2 : 2
		icmp_ln883_3 : 3
		or_ln24_1 : 3
		select_ln24_6 : 3
		tmp_4 : 2
		tmp_9 : 2
		select_ln24_7 : 4
		trunc_ln24_2 : 4
		or_ln24_2 : 5
		tmp_10 : 4
		ssdm_int_V_write_ass : 5
		write_ln29 : 6
		tmp_1 : 1
		leadone_out_V_ret2 : 1
		write_ln25 : 2
		write_ln25 : 2
		tmp : 1
		leadone_out_V_ret4 : 1
		write_ln21 : 2
		write_ln21 : 2
	State 5
		phi_ln14_1_i : 1
		icmp_ln14_2 : 2
		select_ln14_2 : 3
		zext_ln14_2 : 4
		phi_ln14_2_i : 5
	State 6
		select_ln13 : 1
		phi_ln14_3_i : 2
		icmp_ln14_4 : 3
	State 7
		phi_ln14_4_i : 1
		icmp_ln14_5 : 2
		select_ln14_3 : 3
	State 8
		icmp_ln14_6 : 1
		select_ln13_2 : 2
		tmp_2 : 3
		write_ln65 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |             m0_1_fu_445             |    0    |    0    |    32   |
|          |             m1_2_fu_459             |    0    |    0    |    32   |
|          |             m0_3_fu_473             |    0    |    0    |    32   |
|          |             m0_5_fu_487             |    0    |    0    |    32   |
|          |             m1_5_fu_501             |    0    |    0    |    32   |
|          |             m1_6_fu_515             |    0    |    0    |    32   |
|          |          select_ln8_fu_523          |    0    |    0    |    3    |
|          |             tmp_V_fu_576            |    0    |    0    |    8    |
|          |         select_ln879_fu_681         |    0    |    0    |    8    |
|          |        select_ln879_1_fu_695        |    0    |    0    |    8    |
|          |        select_ln879_2_fu_709        |    0    |    0    |    8    |
|          |        select_ln879_3_fu_723        |    0    |    0    |    8    |
|          |        select_ln879_4_fu_731        |    0    |    0    |    8    |
|          |        select_ln879_5_fu_745        |    0    |    0    |    8    |
|          |          select_ln6_fu_753          |    0    |    0    |    8    |
|          |         select_ln6_1_fu_761         |    0    |    0    |    8    |
|          |         select_ln6_2_fu_775         |    0    |    0    |    8    |
|          |         select_ln6_3_fu_789         |    0    |    0    |    8    |
|          |         select_ln6_4_fu_803         |    0    |    0    |    8    |
|          |         select_ln6_5_fu_817         |    0    |    0    |    8    |
|  select  |         select_ln6_6_fu_831         |    0    |    0    |    8    |
|          |         select_ln6_7_fu_845         |    0    |    0    |    8    |
|          |          select_ln5_fu_854          |    0    |    0    |    8    |
|          |          select_ln24_fu_896         |    0    |    0    |    16   |
|          |         select_ln24_2_fu_924        |    0    |    0    |    8    |
|          |          select_ln14_fu_952         |    0    |    0    |    32   |
|          |         select_ln14_1_fu_970        |    0    |    0    |    2    |
|          |         select_ln8_7_fu_982         |    0    |    0    |    32   |
|          |        select_ln879_6_fu_998        |    0    |    0    |    8    |
|          |        select_ln879_7_fu_1008       |    0    |    0    |    8    |
|          |        select_ln24_1_fu_1017        |    0    |    0    |    5    |
|          |         select_ln25_fu_1024         |    0    |    0    |    5    |
|          |        select_ln24_3_fu_1031        |    0    |    0    |    5    |
|          |        select_ln24_4_fu_1043        |    0    |    0    |    4    |
|          |        select_ln24_5_fu_1055        |    0    |    0    |    5    |
|          |        select_ln24_6_fu_1085        |    0    |    0    |    5    |
|          |        select_ln24_7_fu_1109        |    0    |    0    |    2    |
|          |        select_ln14_2_fu_1189        |    0    |    0    |    2    |
|          |         select_ln13_fu_1224         |    0    |    0    |    3    |
|          |        select_ln13_1_fu_1255        |    0    |    0    |    3    |
|          |        select_ln14_3_fu_1281        |    0    |    0    |    3    |
|          |        select_ln13_2_fu_1308        |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_358             |    0    |    0    |    45   |
|          |             tmp_8_fu_531            |    0    |    0    |    45   |
|          |             tmp_7_fu_554            |    0    |    0    |    45   |
|          |         phi_ln14_1_i_fu_1169        |    0    |    0    |    45   |
|    mux   |         phi_ln14_2_i_fu_1200        |    0    |    0    |    45   |
|          |         phi_ln14_3_i_fu_1231        |    0    |    0    |    45   |
|          |         phi_ln14_4_i_fu_1261        |    0    |    0    |    45   |
|          |         phi_ln14_5_i_fu_1289        |    0    |    0    |    45   |
|          |            tmp_2_fu_1315            |    0    |    0    |    45   |
|----------|-------------------------------------|---------|---------|---------|
|          | call_ret_i_leading_ones_32_s_fu_340 |    0    |    13   |   181   |
|   call   |   grp_leading_ones_brutefo_fu_346   |  6.1176 |    54   |    83   |
|          |       grp_leading_ones_fu_352       |  2.668  |    12   |    49   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_381             |    0    |    0    |    11   |
|          |              grp_fu_387             |    0    |    0    |    11   |
|          |              grp_fu_393             |    0    |    0    |    11   |
|          |              grp_fu_399             |    0    |    0    |    11   |
|          |              grp_fu_405             |    0    |    0    |    11   |
|          |              grp_fu_411             |    0    |    0    |    11   |
|          |              grp_fu_417             |    0    |    0    |    11   |
|          |              grp_fu_423             |    0    |    0    |    11   |
|          |           icmp_ln8_fu_439           |    0    |    0    |    18   |
|          |          icmp_ln8_1_fu_453          |    0    |    0    |    18   |
|          |          icmp_ln8_2_fu_467          |    0    |    0    |    18   |
|          |          icmp_ln8_3_fu_481          |    0    |    0    |    18   |
|          |          icmp_ln8_4_fu_495          |    0    |    0    |    18   |
|   icmp   |          icmp_ln8_5_fu_509          |    0    |    0    |    18   |
|          |             flag_fu_873             |    0    |    0    |    18   |
|          |          icmp_ln883_fu_890          |    0    |    0    |    13   |
|          |         icmp_ln883_1_fu_918         |    0    |    0    |    11   |
|          |           icmp_ln14_fu_946          |    0    |    0    |    18   |
|          |          icmp_ln14_1_fu_960         |    0    |    0    |    18   |
|          |          icmp_ln8_6_fu_978          |    0    |    0    |    18   |
|          |         icmp_ln883_2_fu_1038        |    0    |    0    |    9    |
|          |         icmp_ln883_3_fu_1073        |    0    |    0    |    8    |
|          |         icmp_ln14_2_fu_1183         |    0    |    0    |    18   |
|          |         icmp_ln14_3_fu_1219         |    0    |    0    |    18   |
|          |         icmp_ln14_4_fu_1249         |    0    |    0    |    18   |
|          |         icmp_ln14_5_fu_1275         |    0    |    0    |    18   |
|          |         icmp_ln14_6_fu_1302         |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_429             |    0    |    0    |    2    |
|          |          or_ln879_1_fu_609          |    0    |    0    |    2    |
|          |          or_ln879_2_fu_627          |    0    |    0    |    2    |
|          |          or_ln879_3_fu_645          |    0    |    0    |    2    |
|          |          or_ln879_4_fu_663          |    0    |    0    |    2    |
|          |          or_ln879_5_fu_689          |    0    |    0    |    2    |
|          |          or_ln879_6_fu_703          |    0    |    0    |    2    |
|          |          or_ln879_7_fu_717          |    0    |    0    |    2    |
|          |          or_ln879_9_fu_739          |    0    |    0    |    2    |
|          |           or_ln6_1_fu_769           |    0    |    0    |    2    |
|    or    |           or_ln6_2_fu_783           |    0    |    0    |    2    |
|          |           or_ln6_3_fu_797           |    0    |    0    |    2    |
|          |           or_ln6_4_fu_811           |    0    |    0    |    2    |
|          |           or_ln6_5_fu_825           |    0    |    0    |    2    |
|          |           or_ln6_6_fu_839           |    0    |    0    |    2    |
|          |          or_ln879_8_fu_989          |    0    |    0    |    2    |
|          |          or_ln879_10_fu_993         |    0    |    0    |    2    |
|          |         or_ln879_11_fu_1003         |    0    |    0    |    2    |
|          |           or_ln24_fu_1049           |    0    |    0    |    0    |
|          |          or_ln24_1_fu_1079          |    0    |    0    |    0    |
|          |          or_ln24_2_fu_1121          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |           xor_ln879_fu_585          |    0    |    0    |    2    |
|          |          xor_ln879_1_fu_597         |    0    |    0    |    2    |
|    xor   |          xor_ln879_2_fu_615         |    0    |    0    |    2    |
|          |          xor_ln879_3_fu_633         |    0    |    0    |    2    |
|          |          xor_ln879_4_fu_651         |    0    |    0    |    2    |
|          |          xor_ln879_5_fu_669         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |           and_ln879_fu_591          |    0    |    0    |    2    |
|          |          and_ln879_1_fu_603         |    0    |    0    |    2    |
|    and   |          and_ln879_2_fu_621         |    0    |    0    |    2    |
|          |          and_ln879_3_fu_639         |    0    |    0    |    2    |
|          |          and_ln879_4_fu_657         |    0    |    0    |    2    |
|          |          and_ln879_5_fu_675         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |        mode_read_read_fu_180        |    0    |    0    |    0    |
|          |        mux_s_read_read_fu_186       |    0    |    0    |    0    |
|          |     mux_sel1_V_read_read_fu_192     |    0    |    0    |    0    |
|          |     mux_sel0_V_read_read_fu_198     |    0    |    0    |    0    |
|          |   mux_sel_onehot_V_rea_read_fu_204  |    0    |    0    |    0    |
|          |        din_tmp_V_read_fu_210        |    0    |    0    |    0    |
|          |         tmp_V_1_read_fu_216         |    0    |    0    |    0    |
|          |         tmp_V_2_read_fu_222         |    0    |    0    |    0    |
|          |         tmp_V_3_read_fu_228         |    0    |    0    |    0    |
|          |         tmp_V_4_read_fu_234         |    0    |    0    |    0    |
|   read   |         tmp_V_5_read_fu_240         |    0    |    0    |    0    |
|          |         tmp_V_6_read_fu_246         |    0    |    0    |    0    |
|          |         tmp_V_7_read_fu_252         |    0    |    0    |    0    |
|          |         tmp_V_8_read_fu_258         |    0    |    0    |    0    |
|          |           grp_read_fu_264           |    0    |    0    |    0    |
|          |           grp_read_fu_270           |    0    |    0    |    0    |
|          |           grp_read_fu_276           |    0    |    0    |    0    |
|          |           grp_read_fu_282           |    0    |    0    |    0    |
|          |           grp_read_fu_288           |    0    |    0    |    0    |
|          |           grp_read_fu_294           |    0    |    0    |    0    |
|          |           grp_read_fu_300           |    0    |    0    |    0    |
|          |           grp_read_fu_306           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           grp_write_fu_312          |    0    |    0    |    0    |
|   write  |           grp_write_fu_319          |    0    |    0    |    0    |
|          |           grp_write_fu_326          |    0    |    0    |    0    |
|          |           grp_write_fu_333          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln37_fu_435          |    0    |    0    |    0    |
|   trunc  |          trunc_ln24_fu_904          |    0    |    0    |    0    |
|          |         trunc_ln24_1_fu_932         |    0    |    0    |    0    |
|          |         trunc_ln24_2_fu_1117        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_3_fu_863            |    0    |    0    |    0    |
|          |      leadone_out_V_ret5_fu_868      |    0    |    0    |    0    |
|extractvalue|            tmp_1_fu_1146            |    0    |    0    |    0    |
|          |      leadone_out_V_ret2_fu_1151     |    0    |    0    |    0    |
|          |             tmp_fu_1156             |    0    |    0    |    0    |
|          |      leadone_out_V_ret4_fu_1161     |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           trunc_ln1_fu_880          |    0    |    0    |    0    |
|          |           trunc_ln3_fu_908          |    0    |    0    |    0    |
|partselect|        trunc_ln1503_1_fu_936        |    0    |    0    |    0    |
|          |        trunc_ln1503_2_fu_1063       |    0    |    0    |    0    |
|          |            tmp_10_fu_1127           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           zext_ln14_fu_966          |    0    |    0    |    0    |
|   zext   |         zext_ln14_1_fu_1166         |    0    |    0    |    0    |
|          |         zext_ln14_2_fu_1196         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| bitselect|            tmp_4_fu_1093            |    0    |    0    |    0    |
|          |            tmp_9_fu_1101            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|     ssdm_int_V_write_ass_fu_1137    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |  8.7856 |    79   |   1653  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   din_tmp_V_reg_1335  |   32   |
|  icmp_ln14_4_reg_1486 |    1   |
| icmp_ln879_7_reg_1358 |    1   |
|  icmp_ln879_reg_1353  |    1   |
| icmp_ln883_1_reg_1390 |    1   |
|  icmp_ln883_reg_1384  |    1   |
|     m0_3_reg_1341     |   32   |
|     m1_6_reg_1347     |   32   |
| max_in_0_read_reg_1406|   32   |
| max_in_1_read_reg_1416|   32   |
| max_in_2_read_reg_1426|   32   |
| max_in_3_read_reg_1447|   32   |
| max_in_4_read_reg_1465|   32   |
| max_in_5_read_reg_1472|   32   |
| max_in_6_read_reg_1491|   32   |
|   mode_read_reg_1331  |   32   |
|  or_ln879_7_reg_1363  |    1   |
|  or_ln879_9_reg_1373  |    1   |
| phi_ln14_2_i_reg_1460 |   32   |
|  select_ln13_reg_1481 |    3   |
| select_ln14_1_reg_1441|    2   |
| select_ln14_3_reg_1498|    3   |
|select_ln879_4_reg_1368|    8   |
|select_ln879_5_reg_1379|    8   |
|trunc_ln1503_1_reg_1400|    4   |
| trunc_ln24_1_reg_1395 |    4   |
|  zext_ln14_2_reg_1455 |    3   |
+-----------------------+--------+
|         Total         |   426  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_312        |  p2  |   6  |   8  |   48   ||    33   |
|         grp_write_fu_319        |  p2  |   4  |   5  |   20   ||    21   |
|         grp_write_fu_326        |  p2  |   4  |   1  |    4   ||    21   |
|         grp_write_fu_333        |  p2  |   2  |  32  |   64   ||    9    |
| grp_leading_ones_brutefo_fu_346 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_leading_ones_fu_352     |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   264  ||  10.98  ||   102   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |   79   |  1653  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   102  |
|  Register |    -   |   426  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   505  |  1755  |
+-----------+--------+--------+--------+
