Added Component: Designator=C17(1608[0603])
Add component (AddParameter): Name = "LatestRevisionDate"; Value = "29-May-2009"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "LatestRevisionNote"; Value = "IPC-7351 Footprint Added."; VariantName = "[No Variations]"
Add component (AddParameter): Name = "PackageDescription"; Value = "Chip Capacitor"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "PackageReference"; Value = "C1206"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "Published"; Value = "8-Jun-2000"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "Publisher"; Value = "Altium Limited"; VariantName = "[No Variations]"
Add component (AddParameter): Name = "Value"; Value = "1uF"; VariantName = "[No Variations]"
Added Pin To Net: NetName=GND Pin=C17-1
Added Pin To Net: NetName=VDD33_FPGA_0 Pin=C17-2
Added Pin To Net: NetName=GND Pin=C43-1
Added Pin To Net: NetName=VDD12_0 Pin=C43-2
Added Pin To Net: NetName=DIG0_V33_0 Pin=H9-1
Added Pin To Net: NetName=DIG1_V33_0 Pin=H9-2
Added Pin To Net: NetName=DIG2_V33_0 Pin=H9-3
Added Pin To Net: NetName=DIG3_V33_0 Pin=H9-4
Added Pin To Net: NetName=GND Pin=H9-5
Added Pin To Net: NetName=VDD33_FPGA_0 Pin=H9-6
Added Pin To Net: NetName=DIG4_V33_0 Pin=H9-7
Added Pin To Net: NetName=DIG5_V33_0 Pin=H9-8
Added Pin To Net: NetName=GND Pin=H9-11
Added Pin To Net: NetName=VDD33_FPGA_0 Pin=H9-12
Added Pin To Net: NetName=VDD12_0 Pin=H11-1
Added Pin To Net: NetName=EN_LVL_0 Pin=H11-2
Added Pin To Net: NetName=GND Pin=H11-3
Added Pin To Net: NetName=EN_LVL_0 Pin=H11-4
Added Pin To Net: NetName=GND Pin=H15-1
Added Pin To Net: NetName=GND Pin=H15-2
Added Pin To Net: NetName=GND Pin=H15-3
Added Pin To Net: NetName=VDD12_0 Pin=H15-4
Added Pin To Net: NetName=VDD12_0 Pin=H15-5
Added Pin To Net: NetName=VDD12_0 Pin=H15-6
Added Pin To Net: NetName=DIG0_0 Pin=H15-7
Added Pin To Net: NetName=DIG1_0 Pin=H15-8
Added Pin To Net: NetName=DIG2_0 Pin=H15-9
Added Pin To Net: NetName=DIG3_0 Pin=H15-10
Added Pin To Net: NetName=DIG4_0 Pin=H15-11
Added Pin To Net: NetName=DIG5_0 Pin=H15-12
Added Pin To Net: NetName=DIG0_0 Pin=U5-1
Added Pin To Net: NetName=DIG1_0 Pin=U5-2
Added Pin To Net: NetName=DIG2_0 Pin=U5-3
Added Pin To Net: NetName=VDD12_0 Pin=U5-4
Added Pin To Net: NetName=EN_LVL_0 Pin=U5-5
Added Pin To Net: NetName=DIG3_0 Pin=U5-6
Added Pin To Net: NetName=DIG4_0 Pin=U5-7
Added Pin To Net: NetName=DIG5_0 Pin=U5-8
Added Pin To Net: NetName=DIG5_V33_0 Pin=U5-9
Added Pin To Net: NetName=DIG4_V33_0 Pin=U5-10
Added Pin To Net: NetName=DIG3_V33_0 Pin=U5-11
Added Pin To Net: NetName=GND Pin=U5-12
Added Pin To Net: NetName=VDD33_FPGA_0 Pin=U5-13
Added Pin To Net: NetName=DIG2_V33_0 Pin=U5-14
Added Pin To Net: NetName=DIG1_V33_0 Pin=U5-15
Added Pin To Net: NetName=DIG0_V33_0 Pin=U5-16
Added Member To Class: ClassName=PWR_PCB Member=Component C17 Cap Semi
Added Member To Class: ClassName=PWR_PCB Member=Component C43 Cap Semi
Added Member To Class: ClassName=PWR_PCB Member=Component H9 HEADER_2X6_SMT
Added Member To Class: ClassName=PWR_PCB Member=Component H11 HEADER_2X2_SMT
Added Member To Class: ClassName=PWR_PCB Member=Component H15 HEADER_2X6_SMT
Added Member To Class: ClassName=PWR_PCB Member=Component U5 MAX13003
Added Room: Name=PWR_PCB
