module Registers(
  input wire clk,
  input wire [31:0] x,
  input wire [31:0] y,
  output wire [31:0] out
);
  logic [31:0] a;
  logic [31:0] b;
  always_ff @ (posedge clk) begin
    a <= x + y;
    b <= y;
  end
  assign out = a + b;
endmodule
