

================================================================
== Vitis HLS Report for 'FFT_stage'
================================================================
* Date:           Sat Apr 27 16:46:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        32pt_fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.619 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_loop1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|    162|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_135_p2   |         +|   0|  0|  13|           5|           1|
    |data_OUT_M_imag_d1   |         +|   0|  0|  23|          16|          16|
    |data_OUT_M_real_d1   |         +|   0|  0|  23|          16|          16|
    |data_OUT_M_imag_d0   |         -|   0|  0|  23|          16|          16|
    |data_OUT_M_real_d0   |         -|   0|  0|  23|          16|          16|
    |icmp_ln22_fu_129_p2  |      icmp|   0|  0|  14|           5|           6|
    |or_ln27_fu_152_p2    |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 126|          80|          74|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_block_num_1  |   9|          2|    5|         10|
    |block_num_fu_42               |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  36|          8|   12|         24|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |block_num_fu_42          |  5|   0|    5|          0|
    |zext_ln26_reg_234        |  4|   0|   64|         60|
    |zext_ln27_reg_245        |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|  136|        120|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|        FFT_stage|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|        FFT_stage|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|        FFT_stage|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|        FFT_stage|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|        FFT_stage|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|        FFT_stage|  return value|
|data_OUT_address0         |  out|    5|   ap_memory|         data_OUT|         array|
|data_OUT_ce0              |  out|    1|   ap_memory|         data_OUT|         array|
|data_OUT_q0               |   in|   32|   ap_memory|         data_OUT|         array|
|data_OUT_address1         |  out|    5|   ap_memory|         data_OUT|         array|
|data_OUT_ce1              |  out|    1|   ap_memory|         data_OUT|         array|
|data_OUT_q1               |   in|   32|   ap_memory|         data_OUT|         array|
|data_OUT_M_real_address0  |  out|    5|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_ce0       |  out|    1|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_we0       |  out|    1|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_d0        |  out|   16|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_address1  |  out|    5|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_ce1       |  out|    1|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_we1       |  out|    1|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_real_d1        |  out|   16|   ap_memory|  data_OUT_M_real|         array|
|data_OUT_M_imag_address0  |  out|    5|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_ce0       |  out|    1|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_we0       |  out|    1|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_d0        |  out|   16|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_address1  |  out|    5|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_ce1       |  out|    1|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_we1       |  out|    1|   ap_memory|  data_OUT_M_imag|         array|
|data_OUT_M_imag_d1        |  out|   16|   ap_memory|  data_OUT_M_imag|         array|
+--------------------------+-----+-----+------------+-----------------+--------------+

