<stg><name>streaming_bitmap_constructor</name>


<trans_list>

<trans id="1065" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="15" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="30" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="34" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="41" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="45" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %input_voxel_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:3 %p_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:4 %p_read_2 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:5 %L2_bitmap_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %L2_bitmap_read

]]></Node>
<StgValue><ssdm name="L2_bitmap_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:6 %p_read_3 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="132" op_0_bw="64">
<![CDATA[
newFuncRoot:7 %retained_blocks_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="retained_blocks_stream"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="132" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i132 %retained_blocks_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="125" op_0_bw="64">
<![CDATA[
newFuncRoot:9 %early_trigger_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="early_trigger_stream"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="125" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i125 %early_trigger_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln98 = specmemcore void @_ssdm_op_SpecMemCore, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln98"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln98 = specmemcore void @_ssdm_op_SpecMemCore, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln98"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln99"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:14 %initialized_load = load i1 %initialized

]]></Node>
<StgValue><ssdm name="initialized_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %l2_write_pos_load = load i32 %l2_write_pos

]]></Node>
<StgValue><ssdm name="l2_write_pos_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln103 = br i1 %initialized_load, void %if.then.i, void %VOXEL_PROCESSING.i

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32">
<![CDATA[
if.then.i:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
if.then.i:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32">
<![CDATA[
if.then.i:3 %z = alloca i32 1

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:4 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i:5 %store_ln105 = store i10 0, i10 %voxel_count

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %store_ln106 = store i32 0, i32 %retained_block_count

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:7 %store_ln107 = store i32 0, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:8 %store_ln108 = store i32 0, i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i:9 %store_ln0 = store i8 0, i8 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then.i:10 %store_ln111 = store i2 0, i2 %z

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i:11 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.i:12 %store_ln112 = store i4 0, i4 %y

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.i:13 %store_ln113 = store i4 0, i4 %x

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:14 %br_ln111 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:1 %indvar_flatten13_load = load i8 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:2 %icmp_ln111 = icmp_eq  i8 %indvar_flatten13_load, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:3 %add_ln111_1 = add i8 %indvar_flatten13_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln111 = br i1 %icmp_ln111, void %for.inc39.i, void %for.inc64.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc39.i:2 %z_load = load i2 %z

]]></Node>
<StgValue><ssdm name="z_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc39.i:3 %add_ln111 = add i2 %z_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc39.i:6 %icmp_ln112 = icmp_eq  i8 %indvar_flatten_load, i8 64

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc39.i:11 %select_ln111_1 = select i1 %icmp_ln112, i2 %add_ln111, i2 %z_load

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc39.i:17 %cond388_i = icmp_eq  i2 %select_ln111_1, i2 0

]]></Node>
<StgValue><ssdm name="cond388_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc39.i:25 %br_ln114 = br i1 %cond388_i, void %arrayidx3515.case.1.i, void %arrayidx3515.case.0.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx3515.exit.i:1 %add_ln112_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3515.exit.i:2 %select_ln112_1 = select i1 %icmp_ln112, i8 1, i8 %add_ln112_1

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3515.exit.i:3 %store_ln111 = store i8 %add_ln111_1, i8 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3515.exit.i:4 %store_ln111 = store i2 %select_ln111_1, i2 %z

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3515.exit.i:5 %store_ln112 = store i8 %select_ln112_1, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc39.i:0 %x_load = load i4 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc39.i:1 %y_load = load i4 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc39.i:7 %select_ln111 = select i1 %icmp_ln112, i4 0, i4 %y_load

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39.i:8 %xor_ln111 = xor i1 %icmp_ln112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39.i:9 %icmp_ln113 = icmp_eq  i4 %x_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39.i:10 %and_ln111 = and i1 %icmp_ln113, i1 %xor_ln111

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39.i:12 %add_ln112 = add i4 %select_ln111, i4 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39.i:13 %empty = or i1 %and_ln111, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc39.i:14 %x_mid2 = select i1 %empty, i4 0, i4 %x_load

]]></Node>
<StgValue><ssdm name="x_mid2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc39.i:15 %select_ln112 = select i1 %and_ln111, i4 %add_ln112, i4 %select_ln111

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="4">
<![CDATA[
for.inc39.i:16 %empty_81 = trunc i4 %select_ln112

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc39.i:18 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_81, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="4">
<![CDATA[
for.inc39.i:19 %zext_ln114 = zext i4 %x_mid2

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc39.i:20 %add_ln114 = add i6 %tmp_1, i6 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx3515.exit.i:0 %add_ln113 = add i4 %x_mid2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3515.exit.i:6 %store_ln112 = store i4 %select_ln112, i4 %y

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3515.exit.i:7 %store_ln113 = store i4 %add_ln113, i4 %x

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3515.exit.i:8 %br_ln113 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc39.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc39.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
for.inc39.i:21 %zext_ln114_1 = zext i6 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.i:22 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_3 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.i:23 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_4 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_4"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc39.i:24 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond388_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
arrayidx3515.case.1.i:0 %store_ln114 = store i1 0, i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond388_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3515.case.1.i:1 %br_ln114 = br void %arrayidx3515.exit.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond388_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
arrayidx3515.case.0.i:0 %store_ln114 = store i1 0, i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_3

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond388_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3515.case.0.i:1 %br_ln114 = br void %arrayidx3515.exit.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="32">
<![CDATA[
for.inc64.i.preheader:0 %x_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32">
<![CDATA[
for.inc64.i.preheader:1 %y_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32">
<![CDATA[
for.inc64.i.preheader:2 %indvar_flatten20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="32">
<![CDATA[
for.inc64.i.preheader:3 %z_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32">
<![CDATA[
for.inc64.i.preheader:4 %indvar_flatten33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.i.preheader:5 %store_ln0 = store i6 0, i6 %indvar_flatten33

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc64.i.preheader:6 %store_ln118 = store i2 0, i2 %z_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.i.preheader:7 %store_ln0 = store i6 0, i6 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.i.preheader:8 %store_ln119 = store i3 0, i3 %y_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.i.preheader:9 %store_ln120 = store i3 0, i3 %x_2

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.i.preheader:10 %br_ln118 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc64.i:0 %indvar_flatten20_load = load i6 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="indvar_flatten20_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc64.i:1 %indvar_flatten33_load = load i6 %indvar_flatten33

]]></Node>
<StgValue><ssdm name="indvar_flatten33_load"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.i:2 %icmp_ln118 = icmp_eq  i6 %indvar_flatten33_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.i:3 %add_ln118_1 = add i6 %indvar_flatten33_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc64.i:4 %br_ln118 = br i1 %icmp_ln118, void %for.inc70.i, void %for.inc88.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc70.i:0 %x_2_load = load i3 %x_2

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc70.i:1 %y_2_load = load i3 %y_2

]]></Node>
<StgValue><ssdm name="y_2_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc70.i:2 %z_1_load = load i2 %z_1

]]></Node>
<StgValue><ssdm name="z_1_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc70.i:3 %add_ln118 = add i2 %z_1_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc70.i:6 %icmp_ln119 = icmp_eq  i6 %indvar_flatten20_load, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc70.i:7 %select_ln118 = select i1 %icmp_ln119, i3 0, i3 %y_2_load

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc70.i:8 %xor_ln118 = xor i1 %icmp_ln119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc70.i:9 %icmp_ln120 = icmp_eq  i3 %x_2_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc70.i:10 %and_ln118 = and i1 %icmp_ln120, i1 %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc70.i:11 %select_ln118_1 = select i1 %icmp_ln119, i2 %add_ln118, i2 %z_1_load

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc70.i:12 %add_ln119 = add i3 %select_ln118, i3 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc70.i:13 %empty_83 = or i1 %and_ln118, i1 %icmp_ln119

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc70.i:14 %x_2_mid2 = select i1 %empty_83, i3 0, i3 %x_2_load

]]></Node>
<StgValue><ssdm name="x_2_mid2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc70.i:15 %select_ln119 = select i1 %and_ln118, i3 %add_ln119, i3 %select_ln118

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="3">
<![CDATA[
for.inc70.i:16 %empty_84 = trunc i3 %select_ln119

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc70.i:17 %cond389_i = icmp_eq  i2 %select_ln118_1, i2 0

]]></Node>
<StgValue><ssdm name="cond389_i"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc70.i:24 %br_ln121 = br i1 %cond389_i, void %arrayidx6313.case.1.i, void %arrayidx6313.case.0.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="cond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6313.case.1.i:0 %br_ln121 = br void %arrayidx6313.exit.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx6313.exit.i:0 %add_ln120 = add i3 %x_2_mid2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx6313.exit.i:1 %add_ln119_1 = add i6 %indvar_flatten20_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayidx6313.exit.i:2 %select_ln119_1 = select i1 %icmp_ln119, i6 1, i6 %add_ln119_1

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6313.exit.i:3 %store_ln118 = store i6 %add_ln118_1, i6 %indvar_flatten33

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6313.exit.i:4 %store_ln118 = store i2 %select_ln118_1, i2 %z_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6313.exit.i:5 %store_ln119 = store i6 %select_ln119_1, i6 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6313.exit.i:6 %store_ln119 = store i3 %select_ln119, i3 %y_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6313.exit.i:7 %store_ln120 = store i3 %add_ln120, i3 %x_2

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6313.exit.i:8 %br_ln120 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc70.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_118_4_VITIS_LOOP_119_5_VITIS_LOOP_120_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc70.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc70.i:18 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_84, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="3">
<![CDATA[
for.inc70.i:19 %zext_ln121 = zext i3 %x_2_mid2

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc70.i:20 %add_ln121 = add i4 %tmp_s, i4 %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
for.inc70.i:21 %zext_ln121_1 = zext i4 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.i:22 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_5 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_5"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc70.i:23 %specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln120"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond389_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayidx6313.case.0.i:0 %store_ln121 = store i1 0, i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_5

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond389_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6313.case.0.i:1 %br_ln121 = br void %arrayidx6313.exit.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="32">
<![CDATA[
for.inc88.i.preheader:0 %x_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="32">
<![CDATA[
for.inc88.i.preheader:1 %y_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="32">
<![CDATA[
for.inc88.i.preheader:2 %indvar_flatten40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten40"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc88.i.preheader:3 %store_ln0 = store i3 0, i3 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc88.i.preheader:4 %store_ln125 = store i2 0, i2 %y_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc88.i.preheader:5 %store_ln126 = store i2 0, i2 %x_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
for.inc88.i.preheader:6 %br_ln125 = br void %for.inc88.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc88.i:0 %indvar_flatten40_load = load i3 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="indvar_flatten40_load"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc88.i:1 %icmp_ln125 = icmp_eq  i3 %indvar_flatten40_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc88.i:2 %add_ln125_1 = add i3 %indvar_flatten40_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc88.i:3 %br_ln125 = br i1 %icmp_ln125, void %for.inc91.i, void %for.end93.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc91.i:0 %x_1_load = load i2 %x_1

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc91.i:1 %y_1_load = load i2 %y_1

]]></Node>
<StgValue><ssdm name="y_1_load"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2">
<![CDATA[
for.inc91.i:2 %trunc_ln125 = trunc i2 %x_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc91.i:3 %add_ln125 = add i2 %y_1_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc91.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_125_7_VITIS_LOOP_126_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc91.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc91.i:6 %icmp_ln126 = icmp_eq  i2 %x_1_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc91.i:7 %xor_ln125 = xor i1 %icmp_ln126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc91.i:8 %and_ln125 = and i1 %trunc_ln125, i1 %xor_ln125

]]></Node>
<StgValue><ssdm name="and_ln125"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc91.i:9 %select_ln125 = select i1 %icmp_ln126, i2 %add_ln125, i2 %y_1_load

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="2">
<![CDATA[
for.inc91.i:10 %trunc_ln127 = trunc i2 %select_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc91.i:11 %add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln127, i1 %and_ln125

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="2">
<![CDATA[
for.inc91.i:12 %zext_ln127 = zext i2 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.i:13 %l2_temp_buffer_addr = getelementptr i1 %l2_temp_buffer, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="l2_temp_buffer_addr"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc91.i:14 %specpipeline_ln126 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln126"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
for.inc91.i:15 %store_ln127 = store i1 0, i2 %l2_temp_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc91.i:16 %select_ln126 = select i1 %and_ln125, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.i:17 %store_ln125 = store i3 %add_ln125_1, i3 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.i:18 %store_ln125 = store i2 %select_ln125, i2 %y_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.i:19 %store_ln126 = store i2 %select_ln126, i2 %x_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.i:20 %br_ln126 = br void %for.inc88.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end93.i:0 %store_ln130 = store i1 1, i1 %initialized

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
for.end93.i:1 %br_ln131 = br void %VOXEL_PROCESSING.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:0 %l2_write_pos_flag_0 = phi i1 0, void %newFuncRoot, i1 1, void %for.end93.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_flag_0"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:1 %l2_write_pos_loc_0 = phi i32 %l2_write_pos_load, void %newFuncRoot, i32 0, void %for.end93.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_loc_0"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:2 %br_ln136 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
while.cond.i:0 %trigger_voxel_count = load i10 %voxel_count

]]></Node>
<StgValue><ssdm name="trigger_voxel_count"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
while.cond.i:1 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %trigger_voxel_count, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:2 %br_ln136 = br i1 %tmp_2, void %land.rhs.i, void %L0_TO_L1_PRUNING.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
land.rhs.i:0 %specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln138"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs.i:1 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
land.rhs.i:2 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %input_voxel_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i:3 %br_ln136 = br i1 %tmp, void %L0_TO_L1_PRUNING.i, void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1085" op_0_bw="1085" op_1_bw="1085" op_2_bw="0">
<![CDATA[
while.body.i:0 %input_voxel_stream_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %input_voxel_stream

]]></Node>
<StgValue><ssdm name="input_voxel_stream_read"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1085">
<![CDATA[
while.body.i:1 %voxel_occupancy = trunc i1085 %input_voxel_stream_read

]]></Node>
<StgValue><ssdm name="voxel_occupancy"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="60" op_0_bw="60" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:2 %voxel_morton_addr = partselect i60 @_ssdm_op_PartSelect.i60.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1025, i32 1084

]]></Node>
<StgValue><ssdm name="voxel_morton_addr"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i:3 %add_ln141 = add i10 %trigger_voxel_count, i10 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i:4 %store_ln141 = store i10 %add_ln141, i10 %voxel_count

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:5 %x_3 = partselect i6 @_ssdm_op_PartSelect.i6.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1025, i32 1030

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="3" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:6 %y_3 = partselect i3 @_ssdm_op_PartSelect.i3.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1031, i32 1033

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
while.body.i:7 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1037

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
while.body.i:8 %tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %y_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.body.i:9 %add_ln150 = add i6 %tmp_4, i6 %x_3

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:13 %br_ln150 = br i1 %tmp_3, void %arrayidx11310.case.0.i, void %arrayidx11310.case.1.i

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11310.exit.i:0 %br_ln153 = br i1 %voxel_occupancy, void %if.end120.i, void %if.then116.i

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
<literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1084" op_0_bw="1084" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then116.i:0 %tmp_25 = partselect i1084 @_ssdm_op_PartSelect.i1084.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1, i32 1084

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
if.end120.i:0 %br_ln136 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="6">
<![CDATA[
while.body.i:10 %zext_ln150 = zext i6 %add_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:11 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_6 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_6"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:12 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_7 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_7"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
arrayidx11310.case.0.i:0 %store_ln150 = store i1 %voxel_occupancy, i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_6

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11310.case.0.i:1 %br_ln150 = br void %arrayidx11310.exit.i

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
arrayidx11310.case.1.i:0 %store_ln150 = store i1 %voxel_occupancy, i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_7

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11310.case.1.i:1 %br_ln150 = br void %arrayidx11310.exit.i

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1085" op_0_bw="1085" op_1_bw="1084" op_2_bw="1">
<![CDATA[
if.then116.i:1 %or_ln154_1 = bitconcatenate i1085 @_ssdm_op_BitConcatenate.i1085.i1084.i1, i1084 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="or_ln154_1"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085">
<![CDATA[
if.then116.i:2 %write_ln154 = write void @_ssdm_op_Write.ap_fifo.volatile.i1085P0A, i1085 %feature_data_stream, i1085 %or_ln154_1

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60">
<![CDATA[
if.then116.i:3 %write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i60P0A, i60 %write_addr_stream, i60 %voxel_morton_addr

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then116.i:4 %block_info_block_index = load i32 %retained_block_count

]]></Node>
<StgValue><ssdm name="block_info_block_index"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="132" op_0_bw="132" op_1_bw="32" op_2_bw="40" op_3_bw="60">
<![CDATA[
if.then116.i:5 %or_ln160_3 = bitconcatenate i132 @_ssdm_op_BitConcatenate.i132.i32.i40.i60, i32 %block_info_block_index, i40 0, i60 %voxel_morton_addr

]]></Node>
<StgValue><ssdm name="or_ln160_3"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="132" op_2_bw="132">
<![CDATA[
if.then116.i:6 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i132P0A, i132 %retained_blocks_stream, i132 %or_ln160_3

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then116.i:7 %add_ln161 = add i32 %block_info_block_index, i32 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then116.i:8 %store_ln161 = store i32 %add_ln161, i32 %retained_block_count

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
if.then116.i:9 %br_ln162 = br void %if.end120.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="32">
<![CDATA[
L0_TO_L1_PRUNING.i:0 %l1_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="l1_y"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="512" op_0_bw="32">
<![CDATA[
L0_TO_L1_PRUNING.i:1 %L0_bitmap_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L0_bitmap_0"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
L0_TO_L1_PRUNING.i:2 %store_ln0 = store i512 %p_read_1, i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
L0_TO_L1_PRUNING.i:3 %store_ln166 = store i3 0, i3 %l1_y

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
L0_TO_L1_PRUNING.i:4 %br_ln166 = br void %VITIS_LOOP_169_9.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_169_9.i:0 %l1_y_1 = load i3 %l1_y

]]></Node>
<StgValue><ssdm name="l1_y_1"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_169_9.i:2 %icmp_ln166 = icmp_eq  i3 %l1_y_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_169_9.i:3 %add_ln166 = add i3 %l1_y_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_169_9.i:4 %br_ln166 = br i1 %icmp_ln166, void %VITIS_LOOP_169_9.i.split, void %VITIS_LOOP_216_14.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_169_9.i.split:0 %trunc_ln166 = trunc i3 %l1_y_1

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:16 %tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:17 %zext_ln188 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:18 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_12 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_12"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:40 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_20 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_20"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:48 %voxel_bit = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_12

]]></Node>
<StgValue><ssdm name="voxel_bit"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:84 %voxel_bit_28 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_20

]]></Node>
<StgValue><ssdm name="voxel_bit_28"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc188.3.i:2 %store_ln166 = store i3 %add_ln166, i3 %l1_y

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
VITIS_LOOP_169_9.i:1 %L0_bitmap_0_load = load i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="L0_bitmap_0_load"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:19 %tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:20 %zext_ln188_1 = zext i6 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:21 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_13 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_13"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:41 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_21 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_21"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:48 %voxel_bit = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_12

]]></Node>
<StgValue><ssdm name="voxel_bit"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:49 %voxel_bit_25 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_13

]]></Node>
<StgValue><ssdm name="voxel_bit_25"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:84 %voxel_bit_28 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_20

]]></Node>
<StgValue><ssdm name="voxel_bit_28"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:85 %voxel_bit_29 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_21

]]></Node>
<StgValue><ssdm name="voxel_bit_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="279" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:49 %voxel_bit_25 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_13

]]></Node>
<StgValue><ssdm name="voxel_bit_25"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:50 %tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:51 %zext_ln188_8 = zext i6 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln188_8"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:52 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_28 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_8

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_28"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:74 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_36 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_8

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_36"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:82 %voxel_bit_26 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_28

]]></Node>
<StgValue><ssdm name="voxel_bit_26"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:85 %voxel_bit_29 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_21

]]></Node>
<StgValue><ssdm name="voxel_bit_29"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:86 %voxel_bit_30 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_36

]]></Node>
<StgValue><ssdm name="voxel_bit_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:53 %tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 9

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:54 %zext_ln188_9 = zext i6 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln188_9"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:55 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_29 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_9

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_29"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:75 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_37 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_9

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_37"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:82 %voxel_bit_26 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_28

]]></Node>
<StgValue><ssdm name="voxel_bit_26"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:83 %voxel_bit_27 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_29

]]></Node>
<StgValue><ssdm name="voxel_bit_27"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:86 %voxel_bit_30 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_36

]]></Node>
<StgValue><ssdm name="voxel_bit_30"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:87 %voxel_bit_31 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_37

]]></Node>
<StgValue><ssdm name="voxel_bit_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_169_9.i.split:1 %tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln166, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:2 %zext_ln198 = zext i4 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:3 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_8 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_8"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:22 %tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:23 %zext_ln188_2 = zext i6 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln188_2"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:24 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_14 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_2

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_14"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:42 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_22 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_2

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_22"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:83 %voxel_bit_27 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_29

]]></Node>
<StgValue><ssdm name="voxel_bit_27"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:87 %voxel_bit_31 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_37

]]></Node>
<StgValue><ssdm name="voxel_bit_31"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:88 %or_ln192 = or i1 %voxel_bit_30, i1 %voxel_bit_31

]]></Node>
<StgValue><ssdm name="or_ln192"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:89 %or_ln192_3 = or i1 %or_ln192, i1 %voxel_bit_27

]]></Node>
<StgValue><ssdm name="or_ln192_3"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:90 %or_ln192_1 = or i1 %or_ln192_3, i1 %voxel_bit_26

]]></Node>
<StgValue><ssdm name="or_ln192_1"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:91 %or_ln192_2 = or i1 %or_ln192_1, i1 %voxel_bit_29

]]></Node>
<StgValue><ssdm name="or_ln192_2"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:92 %or_ln192_4 = or i1 %or_ln192_2, i1 %voxel_bit_28

]]></Node>
<StgValue><ssdm name="or_ln192_4"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:93 %or_ln192_5 = or i1 %or_ln192_4, i1 %voxel_bit_25

]]></Node>
<StgValue><ssdm name="or_ln192_5"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_169_9.i.split:94 %l1_has_data_1 = or i1 %or_ln192_5, i1 %voxel_bit

]]></Node>
<StgValue><ssdm name="l1_has_data_1"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:95 %store_ln198 = store i1 %l1_has_data_1, i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_8

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_169_9.i.split:96 %br_ln201 = br i1 %l1_has_data_1, void %cond.true.1.i, void %VITIS_LOOP_203_13.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:1 %voxel_bit_32 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_14

]]></Node>
<StgValue><ssdm name="voxel_bit_32"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:5 %voxel_bit_36 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_22

]]></Node>
<StgValue><ssdm name="voxel_bit_36"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:25 %tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:26 %zext_ln188_3 = zext i6 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln188_3"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:27 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_15 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_15"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:43 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_23 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_3

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_23"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:1 %voxel_bit_32 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_14

]]></Node>
<StgValue><ssdm name="voxel_bit_32"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:2 %voxel_bit_33 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_15

]]></Node>
<StgValue><ssdm name="voxel_bit_33"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:5 %voxel_bit_36 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_22

]]></Node>
<StgValue><ssdm name="voxel_bit_36"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:6 %voxel_bit_37 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_23

]]></Node>
<StgValue><ssdm name="voxel_bit_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:56 %tmp_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 10

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:57 %zext_ln188_10 = zext i6 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln188_10"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:58 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_30 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_10

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_30"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:76 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_38 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_10

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_38"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_203_13.i:0 %l0_write_pos_load_1 = load i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="l0_write_pos_load_1"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:1 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l0_write_pos_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:2 %trunc_ln150 = trunc i32 %l0_write_pos_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:3 %zext_ln150_1 = zext i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:4 %sub_ln150 = sub i9 0, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:5 %zext_ln150_2 = zext i9 %sub_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150_2"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:6 %sub_ln150_1 = sub i10 0, i10 %zext_ln150_2

]]></Node>
<StgValue><ssdm name="sub_ln150_1"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:7 %bit_offset = select i1 %tmp_26, i10 %sub_ln150_1, i10 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="bit_offset"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:10 %add_ln205 = add i32 %l0_write_pos_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:11 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:12 %trunc_ln150_1 = trunc i32 %add_ln205

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:80 %add_ln207 = add i32 %l0_write_pos_load_1, i32 8

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_203_13.i:81 %store_ln207 = store i32 %add_ln207, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:2 %voxel_bit_33 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_15

]]></Node>
<StgValue><ssdm name="voxel_bit_33"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:3 %voxel_bit_34 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_30

]]></Node>
<StgValue><ssdm name="voxel_bit_34"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:6 %voxel_bit_37 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_23

]]></Node>
<StgValue><ssdm name="voxel_bit_37"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:7 %voxel_bit_38 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_38

]]></Node>
<StgValue><ssdm name="voxel_bit_38"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:59 %tmp_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 11

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:60 %zext_ln188_11 = zext i6 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln188_11"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:61 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_31 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_11

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_31"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:77 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_39 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_11

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_39"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:8 %sext_ln150 = sext i10 %bit_offset

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:9 %tmp_27 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L0_bitmap_0_load, i32 %sext_ln150, i1 %voxel_bit

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:13 %zext_ln150_3 = zext i9 %trunc_ln150_1

]]></Node>
<StgValue><ssdm name="zext_ln150_3"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:14 %xor_ln150 = xor i9 %trunc_ln150, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:15 %zext_ln150_4 = zext i9 %xor_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150_4"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:16 %sub_ln150_2 = sub i10 0, i10 %zext_ln150_4

]]></Node>
<StgValue><ssdm name="sub_ln150_2"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:17 %bit_offset_1 = select i1 %tmp_28, i10 %sub_ln150_2, i10 %zext_ln150_3

]]></Node>
<StgValue><ssdm name="bit_offset_1"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:18 %sext_ln150_1 = sext i10 %bit_offset_1

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:19 %tmp_29 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_27, i32 %sext_ln150_1, i1 %voxel_bit_25

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:20 %add_ln205_1 = add i32 %l0_write_pos_load_1, i32 2

]]></Node>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:21 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:22 %trunc_ln150_2 = trunc i32 %add_ln205_1

]]></Node>
<StgValue><ssdm name="trunc_ln150_2"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:23 %zext_ln150_5 = zext i9 %trunc_ln150_2

]]></Node>
<StgValue><ssdm name="zext_ln150_5"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:24 %sub_ln150_3 = sub i9 510, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_3"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:25 %zext_ln150_6 = zext i9 %sub_ln150_3

]]></Node>
<StgValue><ssdm name="zext_ln150_6"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:26 %sub_ln150_4 = sub i10 0, i10 %zext_ln150_6

]]></Node>
<StgValue><ssdm name="sub_ln150_4"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:27 %bit_offset_2 = select i1 %tmp_30, i10 %sub_ln150_4, i10 %zext_ln150_5

]]></Node>
<StgValue><ssdm name="bit_offset_2"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:28 %sext_ln150_2 = sext i10 %bit_offset_2

]]></Node>
<StgValue><ssdm name="sext_ln150_2"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:29 %tmp_31 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_29, i32 %sext_ln150_2, i1 %voxel_bit_26

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:30 %add_ln205_2 = add i32 %l0_write_pos_load_1, i32 3

]]></Node>
<StgValue><ssdm name="add_ln205_2"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:31 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:32 %trunc_ln150_3 = trunc i32 %add_ln205_2

]]></Node>
<StgValue><ssdm name="trunc_ln150_3"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:33 %zext_ln150_7 = zext i9 %trunc_ln150_3

]]></Node>
<StgValue><ssdm name="zext_ln150_7"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:34 %sub_ln150_5 = sub i9 509, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_5"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:35 %zext_ln150_8 = zext i9 %sub_ln150_5

]]></Node>
<StgValue><ssdm name="zext_ln150_8"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:36 %sub_ln150_6 = sub i10 0, i10 %zext_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_6"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:37 %bit_offset_3 = select i1 %tmp_32, i10 %sub_ln150_6, i10 %zext_ln150_7

]]></Node>
<StgValue><ssdm name="bit_offset_3"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:40 %add_ln205_3 = add i32 %l0_write_pos_load_1, i32 4

]]></Node>
<StgValue><ssdm name="add_ln205_3"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:41 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:42 %trunc_ln150_4 = trunc i32 %add_ln205_3

]]></Node>
<StgValue><ssdm name="trunc_ln150_4"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:43 %zext_ln150_9 = zext i9 %trunc_ln150_4

]]></Node>
<StgValue><ssdm name="zext_ln150_9"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:44 %sub_ln150_7 = sub i9 508, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_7"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:45 %zext_ln150_10 = zext i9 %sub_ln150_7

]]></Node>
<StgValue><ssdm name="zext_ln150_10"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:46 %sub_ln150_8 = sub i10 0, i10 %zext_ln150_10

]]></Node>
<StgValue><ssdm name="sub_ln150_8"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:47 %bit_offset_4 = select i1 %tmp_34, i10 %sub_ln150_8, i10 %zext_ln150_9

]]></Node>
<StgValue><ssdm name="bit_offset_4"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:50 %add_ln205_4 = add i32 %l0_write_pos_load_1, i32 5

]]></Node>
<StgValue><ssdm name="add_ln205_4"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:51 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:52 %trunc_ln150_5 = trunc i32 %add_ln205_4

]]></Node>
<StgValue><ssdm name="trunc_ln150_5"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:53 %zext_ln150_11 = zext i9 %trunc_ln150_5

]]></Node>
<StgValue><ssdm name="zext_ln150_11"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:54 %sub_ln150_9 = sub i9 507, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_9"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:55 %zext_ln150_12 = zext i9 %sub_ln150_9

]]></Node>
<StgValue><ssdm name="zext_ln150_12"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:56 %sub_ln150_10 = sub i10 0, i10 %zext_ln150_12

]]></Node>
<StgValue><ssdm name="sub_ln150_10"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:57 %bit_offset_5 = select i1 %tmp_36, i10 %sub_ln150_10, i10 %zext_ln150_11

]]></Node>
<StgValue><ssdm name="bit_offset_5"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:60 %add_ln205_5 = add i32 %l0_write_pos_load_1, i32 6

]]></Node>
<StgValue><ssdm name="add_ln205_5"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:61 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:62 %trunc_ln150_6 = trunc i32 %add_ln205_5

]]></Node>
<StgValue><ssdm name="trunc_ln150_6"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:63 %zext_ln150_13 = zext i9 %trunc_ln150_6

]]></Node>
<StgValue><ssdm name="zext_ln150_13"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:64 %sub_ln150_11 = sub i9 506, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_11"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:65 %zext_ln150_14 = zext i9 %sub_ln150_11

]]></Node>
<StgValue><ssdm name="zext_ln150_14"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:66 %sub_ln150_12 = sub i10 0, i10 %zext_ln150_14

]]></Node>
<StgValue><ssdm name="sub_ln150_12"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:67 %bit_offset_6 = select i1 %tmp_38, i10 %sub_ln150_12, i10 %zext_ln150_13

]]></Node>
<StgValue><ssdm name="bit_offset_6"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:70 %add_ln205_6 = add i32 %l0_write_pos_load_1, i32 7

]]></Node>
<StgValue><ssdm name="add_ln205_6"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:71 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.i:72 %trunc_ln150_7 = trunc i32 %add_ln205_6

]]></Node>
<StgValue><ssdm name="trunc_ln150_7"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:73 %zext_ln150_15 = zext i9 %trunc_ln150_7

]]></Node>
<StgValue><ssdm name="zext_ln150_15"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:74 %sub_ln150_13 = sub i9 505, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_13"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.i:75 %zext_ln150_16 = zext i9 %sub_ln150_13

]]></Node>
<StgValue><ssdm name="zext_ln150_16"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:76 %sub_ln150_14 = sub i10 0, i10 %zext_ln150_16

]]></Node>
<StgValue><ssdm name="sub_ln150_14"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:77 %bit_offset_7 = select i1 %tmp_40, i10 %sub_ln150_14, i10 %zext_ln150_15

]]></Node>
<StgValue><ssdm name="bit_offset_7"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:3 %voxel_bit_34 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_30

]]></Node>
<StgValue><ssdm name="voxel_bit_34"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:4 %voxel_bit_35 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_31

]]></Node>
<StgValue><ssdm name="voxel_bit_35"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:7 %voxel_bit_38 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_38

]]></Node>
<StgValue><ssdm name="voxel_bit_38"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:8 %voxel_bit_39 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_39

]]></Node>
<StgValue><ssdm name="voxel_bit_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_169_9.i.split:4 %tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln166, i2 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:5 %zext_ln198_1 = zext i4 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_9 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln198_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_9"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:28 %tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:29 %zext_ln188_4 = zext i6 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln188_4"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:30 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_16 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_4

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_16"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:44 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_24 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_4

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_24"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:38 %sext_ln150_3 = sext i10 %bit_offset_3

]]></Node>
<StgValue><ssdm name="sext_ln150_3"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:39 %tmp_33 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_31, i32 %sext_ln150_3, i1 %voxel_bit_27

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:48 %sext_ln150_4 = sext i10 %bit_offset_4

]]></Node>
<StgValue><ssdm name="sext_ln150_4"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:49 %tmp_35 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_33, i32 %sext_ln150_4, i1 %voxel_bit_28

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:58 %sext_ln150_5 = sext i10 %bit_offset_5

]]></Node>
<StgValue><ssdm name="sext_ln150_5"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:59 %tmp_37 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_35, i32 %sext_ln150_5, i1 %voxel_bit_29

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:4 %voxel_bit_35 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_31

]]></Node>
<StgValue><ssdm name="voxel_bit_35"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="6">
<![CDATA[
cond.true.1.i:8 %voxel_bit_39 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_39

]]></Node>
<StgValue><ssdm name="voxel_bit_39"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:9 %or_ln192_10 = or i1 %voxel_bit_39, i1 %voxel_bit_34

]]></Node>
<StgValue><ssdm name="or_ln192_10"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:10 %or_ln192_7 = or i1 %voxel_bit_37, i1 %voxel_bit_38

]]></Node>
<StgValue><ssdm name="or_ln192_7"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:11 %or_ln192_8 = or i1 %voxel_bit_35, i1 %voxel_bit_36

]]></Node>
<StgValue><ssdm name="or_ln192_8"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:12 %or_ln192_9 = or i1 %or_ln192_7, i1 %or_ln192_8

]]></Node>
<StgValue><ssdm name="or_ln192_9"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:13 %or_ln192_11 = or i1 %or_ln192_9, i1 %or_ln192_10

]]></Node>
<StgValue><ssdm name="or_ln192_11"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:14 %or_ln192_12 = or i1 %or_ln192_11, i1 %voxel_bit_33

]]></Node>
<StgValue><ssdm name="or_ln192_12"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.1.i:15 %l1_has_data_2 = or i1 %or_ln192_12, i1 %voxel_bit_32

]]></Node>
<StgValue><ssdm name="l1_has_data_2"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
cond.true.1.i:16 %store_ln198 = store i1 %l1_has_data_2, i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_9

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:1 %voxel_bit_40 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_16

]]></Node>
<StgValue><ssdm name="voxel_bit_40"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:5 %voxel_bit_44 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_24

]]></Node>
<StgValue><ssdm name="voxel_bit_44"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:31 %tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:32 %zext_ln188_5 = zext i6 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln188_5"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:33 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_17 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_5

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_17"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:45 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_25 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_5

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_25"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:68 %sext_ln150_6 = sext i10 %bit_offset_6

]]></Node>
<StgValue><ssdm name="sext_ln150_6"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:69 %tmp_39 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_37, i32 %sext_ln150_6, i1 %voxel_bit_30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.i:78 %sext_ln150_7 = sext i10 %bit_offset_7

]]></Node>
<StgValue><ssdm name="sext_ln150_7"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.i:79 %tmp_41 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_39, i32 %sext_ln150_7, i1 %voxel_bit_31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_203_13.i:82 %br_ln208 = br void %cond.true.1.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_203_13.1.i:0 %l0_write_pos_load_2 = load i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="l0_write_pos_load_2"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:1 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l0_write_pos_load_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:2 %trunc_ln150_8 = trunc i32 %l0_write_pos_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln150_8"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:3 %zext_ln150_17 = zext i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="zext_ln150_17"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:4 %sub_ln150_15 = sub i9 0, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_15"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:5 %zext_ln150_18 = zext i9 %sub_ln150_15

]]></Node>
<StgValue><ssdm name="zext_ln150_18"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:6 %sub_ln150_16 = sub i10 0, i10 %zext_ln150_18

]]></Node>
<StgValue><ssdm name="sub_ln150_16"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:7 %bit_offset_8 = select i1 %tmp_53, i10 %sub_ln150_16, i10 %zext_ln150_17

]]></Node>
<StgValue><ssdm name="bit_offset_8"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:10 %add_ln205_7 = add i32 %l0_write_pos_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln205_7"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:11 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:12 %trunc_ln150_9 = trunc i32 %add_ln205_7

]]></Node>
<StgValue><ssdm name="trunc_ln150_9"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:80 %add_ln207_1 = add i32 %l0_write_pos_load_2, i32 8

]]></Node>
<StgValue><ssdm name="add_ln207_1"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_203_13.1.i:81 %store_ln207 = store i32 %add_ln207_1, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:1 %voxel_bit_40 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_16

]]></Node>
<StgValue><ssdm name="voxel_bit_40"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:2 %voxel_bit_41 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_17

]]></Node>
<StgValue><ssdm name="voxel_bit_41"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:5 %voxel_bit_44 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_24

]]></Node>
<StgValue><ssdm name="voxel_bit_44"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:6 %voxel_bit_45 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_25

]]></Node>
<StgValue><ssdm name="voxel_bit_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:62 %tmp_21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 12

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:63 %zext_ln188_12 = zext i6 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln188_12"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:64 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_32 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_12

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_32"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:78 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_40 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_12

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_40"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
cond.true.1.i:0 %L0_bitmap_1 = phi i512 %tmp_41, void %VITIS_LOOP_203_13.i, i512 %L0_bitmap_0_load, void %VITIS_LOOP_169_9.i.split

]]></Node>
<StgValue><ssdm name="L0_bitmap_1"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.true.1.i:17 %br_ln201 = br i1 %l1_has_data_2, void %cond.true.2.i, void %VITIS_LOOP_203_13.1.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:8 %sext_ln150_8 = sext i10 %bit_offset_8

]]></Node>
<StgValue><ssdm name="sext_ln150_8"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:9 %tmp_54 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L0_bitmap_1, i32 %sext_ln150_8, i1 %voxel_bit_32

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
<literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:13 %zext_ln150_19 = zext i9 %trunc_ln150_9

]]></Node>
<StgValue><ssdm name="zext_ln150_19"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:14 %xor_ln150_1 = xor i9 %trunc_ln150_8, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150_1"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:15 %zext_ln150_20 = zext i9 %xor_ln150_1

]]></Node>
<StgValue><ssdm name="zext_ln150_20"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:16 %sub_ln150_17 = sub i10 0, i10 %zext_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_17"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:17 %bit_offset_9 = select i1 %tmp_55, i10 %sub_ln150_17, i10 %zext_ln150_19

]]></Node>
<StgValue><ssdm name="bit_offset_9"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:18 %sext_ln150_9 = sext i10 %bit_offset_9

]]></Node>
<StgValue><ssdm name="sext_ln150_9"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:19 %tmp_56 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_54, i32 %sext_ln150_9, i1 %voxel_bit_33

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:20 %add_ln205_8 = add i32 %l0_write_pos_load_2, i32 2

]]></Node>
<StgValue><ssdm name="add_ln205_8"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:21 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:22 %trunc_ln150_10 = trunc i32 %add_ln205_8

]]></Node>
<StgValue><ssdm name="trunc_ln150_10"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:23 %zext_ln150_21 = zext i9 %trunc_ln150_10

]]></Node>
<StgValue><ssdm name="zext_ln150_21"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:24 %sub_ln150_18 = sub i9 510, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_18"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:25 %zext_ln150_22 = zext i9 %sub_ln150_18

]]></Node>
<StgValue><ssdm name="zext_ln150_22"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:26 %sub_ln150_19 = sub i10 0, i10 %zext_ln150_22

]]></Node>
<StgValue><ssdm name="sub_ln150_19"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:27 %bit_offset_10 = select i1 %tmp_57, i10 %sub_ln150_19, i10 %zext_ln150_21

]]></Node>
<StgValue><ssdm name="bit_offset_10"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:28 %sext_ln150_10 = sext i10 %bit_offset_10

]]></Node>
<StgValue><ssdm name="sext_ln150_10"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:29 %tmp_58 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_56, i32 %sext_ln150_10, i1 %voxel_bit_34

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:30 %add_ln205_9 = add i32 %l0_write_pos_load_2, i32 3

]]></Node>
<StgValue><ssdm name="add_ln205_9"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:31 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:32 %trunc_ln150_11 = trunc i32 %add_ln205_9

]]></Node>
<StgValue><ssdm name="trunc_ln150_11"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:33 %zext_ln150_23 = zext i9 %trunc_ln150_11

]]></Node>
<StgValue><ssdm name="zext_ln150_23"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:34 %sub_ln150_20 = sub i9 509, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_20"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:35 %zext_ln150_24 = zext i9 %sub_ln150_20

]]></Node>
<StgValue><ssdm name="zext_ln150_24"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:36 %sub_ln150_21 = sub i10 0, i10 %zext_ln150_24

]]></Node>
<StgValue><ssdm name="sub_ln150_21"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:37 %bit_offset_11 = select i1 %tmp_59, i10 %sub_ln150_21, i10 %zext_ln150_23

]]></Node>
<StgValue><ssdm name="bit_offset_11"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:40 %add_ln205_10 = add i32 %l0_write_pos_load_2, i32 4

]]></Node>
<StgValue><ssdm name="add_ln205_10"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:41 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:42 %trunc_ln150_12 = trunc i32 %add_ln205_10

]]></Node>
<StgValue><ssdm name="trunc_ln150_12"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:43 %zext_ln150_25 = zext i9 %trunc_ln150_12

]]></Node>
<StgValue><ssdm name="zext_ln150_25"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:44 %sub_ln150_22 = sub i9 508, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_22"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:45 %zext_ln150_26 = zext i9 %sub_ln150_22

]]></Node>
<StgValue><ssdm name="zext_ln150_26"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:46 %sub_ln150_23 = sub i10 0, i10 %zext_ln150_26

]]></Node>
<StgValue><ssdm name="sub_ln150_23"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:47 %bit_offset_12 = select i1 %tmp_61, i10 %sub_ln150_23, i10 %zext_ln150_25

]]></Node>
<StgValue><ssdm name="bit_offset_12"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:2 %voxel_bit_41 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_17

]]></Node>
<StgValue><ssdm name="voxel_bit_41"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:3 %voxel_bit_42 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_32

]]></Node>
<StgValue><ssdm name="voxel_bit_42"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:6 %voxel_bit_45 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_25

]]></Node>
<StgValue><ssdm name="voxel_bit_45"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:7 %voxel_bit_46 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_40

]]></Node>
<StgValue><ssdm name="voxel_bit_46"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:65 %tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:66 %zext_ln188_13 = zext i6 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln188_13"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:67 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_33 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_13

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_33"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:79 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_41 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_13

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_41"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:38 %sext_ln150_11 = sext i10 %bit_offset_11

]]></Node>
<StgValue><ssdm name="sext_ln150_11"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:39 %tmp_60 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_58, i32 %sext_ln150_11, i1 %voxel_bit_35

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:48 %sext_ln150_12 = sext i10 %bit_offset_12

]]></Node>
<StgValue><ssdm name="sext_ln150_12"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:49 %tmp_62 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_60, i32 %sext_ln150_12, i1 %voxel_bit_36

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:50 %add_ln205_11 = add i32 %l0_write_pos_load_2, i32 5

]]></Node>
<StgValue><ssdm name="add_ln205_11"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:51 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_11, i32 31

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:52 %trunc_ln150_13 = trunc i32 %add_ln205_11

]]></Node>
<StgValue><ssdm name="trunc_ln150_13"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:53 %zext_ln150_27 = zext i9 %trunc_ln150_13

]]></Node>
<StgValue><ssdm name="zext_ln150_27"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:54 %sub_ln150_24 = sub i9 507, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_24"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:55 %zext_ln150_28 = zext i9 %sub_ln150_24

]]></Node>
<StgValue><ssdm name="zext_ln150_28"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:56 %sub_ln150_25 = sub i10 0, i10 %zext_ln150_28

]]></Node>
<StgValue><ssdm name="sub_ln150_25"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:57 %bit_offset_13 = select i1 %tmp_63, i10 %sub_ln150_25, i10 %zext_ln150_27

]]></Node>
<StgValue><ssdm name="bit_offset_13"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:58 %sext_ln150_13 = sext i10 %bit_offset_13

]]></Node>
<StgValue><ssdm name="sext_ln150_13"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:59 %tmp_64 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_62, i32 %sext_ln150_13, i1 %voxel_bit_37

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:60 %add_ln205_12 = add i32 %l0_write_pos_load_2, i32 6

]]></Node>
<StgValue><ssdm name="add_ln205_12"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:61 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:62 %trunc_ln150_14 = trunc i32 %add_ln205_12

]]></Node>
<StgValue><ssdm name="trunc_ln150_14"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:63 %zext_ln150_29 = zext i9 %trunc_ln150_14

]]></Node>
<StgValue><ssdm name="zext_ln150_29"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:64 %sub_ln150_26 = sub i9 506, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_26"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:65 %zext_ln150_30 = zext i9 %sub_ln150_26

]]></Node>
<StgValue><ssdm name="zext_ln150_30"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:66 %sub_ln150_27 = sub i10 0, i10 %zext_ln150_30

]]></Node>
<StgValue><ssdm name="sub_ln150_27"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:67 %bit_offset_14 = select i1 %tmp_65, i10 %sub_ln150_27, i10 %zext_ln150_29

]]></Node>
<StgValue><ssdm name="bit_offset_14"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:74 %sub_ln150_28 = sub i9 505, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_28"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:3 %voxel_bit_42 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_32

]]></Node>
<StgValue><ssdm name="voxel_bit_42"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:4 %voxel_bit_43 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_33

]]></Node>
<StgValue><ssdm name="voxel_bit_43"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:7 %voxel_bit_46 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_40

]]></Node>
<StgValue><ssdm name="voxel_bit_46"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:8 %voxel_bit_47 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_41

]]></Node>
<StgValue><ssdm name="voxel_bit_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_169_9.i.split:7 %tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln166, i2 2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:8 %zext_ln198_2 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:9 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_10 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln198_2

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_10"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:34 %tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:35 %zext_ln188_6 = zext i6 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln188_6"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:36 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_18 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_6

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_18"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:46 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_26 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_6

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_26"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:68 %sext_ln150_14 = sext i10 %bit_offset_14

]]></Node>
<StgValue><ssdm name="sext_ln150_14"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:69 %tmp_66 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_64, i32 %sext_ln150_14, i1 %voxel_bit_38

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:70 %add_ln205_13 = add i32 %l0_write_pos_load_2, i32 7

]]></Node>
<StgValue><ssdm name="add_ln205_13"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:71 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_13, i32 31

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.1.i:72 %trunc_ln150_15 = trunc i32 %add_ln205_13

]]></Node>
<StgValue><ssdm name="trunc_ln150_15"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:73 %zext_ln150_31 = zext i9 %trunc_ln150_15

]]></Node>
<StgValue><ssdm name="zext_ln150_31"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.1.i:75 %zext_ln150_32 = zext i9 %sub_ln150_28

]]></Node>
<StgValue><ssdm name="zext_ln150_32"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:76 %sub_ln150_29 = sub i10 0, i10 %zext_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_29"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:77 %bit_offset_15 = select i1 %tmp_67, i10 %sub_ln150_29, i10 %zext_ln150_31

]]></Node>
<StgValue><ssdm name="bit_offset_15"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.1.i:78 %sext_ln150_15 = sext i10 %bit_offset_15

]]></Node>
<StgValue><ssdm name="sext_ln150_15"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.1.i:79 %tmp_68 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_66, i32 %sext_ln150_15, i1 %voxel_bit_39

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_203_13.1.i:82 %br_ln208 = br void %cond.true.2.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="557" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:4 %voxel_bit_43 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_33

]]></Node>
<StgValue><ssdm name="voxel_bit_43"/></StgValue>
</operation>

<operation id="558" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="6">
<![CDATA[
cond.true.2.i:8 %voxel_bit_47 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_41

]]></Node>
<StgValue><ssdm name="voxel_bit_47"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:9 %or_ln192_17 = or i1 %voxel_bit_47, i1 %voxel_bit_42

]]></Node>
<StgValue><ssdm name="or_ln192_17"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:10 %or_ln192_14 = or i1 %voxel_bit_45, i1 %voxel_bit_46

]]></Node>
<StgValue><ssdm name="or_ln192_14"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:11 %or_ln192_15 = or i1 %voxel_bit_43, i1 %voxel_bit_44

]]></Node>
<StgValue><ssdm name="or_ln192_15"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:12 %or_ln192_16 = or i1 %or_ln192_14, i1 %or_ln192_15

]]></Node>
<StgValue><ssdm name="or_ln192_16"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:13 %or_ln192_18 = or i1 %or_ln192_16, i1 %or_ln192_17

]]></Node>
<StgValue><ssdm name="or_ln192_18"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:14 %or_ln192_19 = or i1 %or_ln192_18, i1 %voxel_bit_41

]]></Node>
<StgValue><ssdm name="or_ln192_19"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.2.i:15 %l1_has_data_3 = or i1 %or_ln192_19, i1 %voxel_bit_40

]]></Node>
<StgValue><ssdm name="l1_has_data_3"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
cond.true.2.i:16 %store_ln198 = store i1 %l1_has_data_3, i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_10

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_203_13.2.i:0 %l0_write_pos_load_3 = load i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="l0_write_pos_load_3"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:1 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l0_write_pos_load_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:2 %trunc_ln150_20 = trunc i32 %l0_write_pos_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln150_20"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:3 %zext_ln150_41 = zext i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="zext_ln150_41"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:4 %sub_ln150_37 = sub i9 0, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_37"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:5 %zext_ln150_42 = zext i9 %sub_ln150_37

]]></Node>
<StgValue><ssdm name="zext_ln150_42"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:6 %sub_ln150_38 = sub i10 0, i10 %zext_ln150_42

]]></Node>
<StgValue><ssdm name="sub_ln150_38"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:7 %bit_offset_20 = select i1 %tmp_77, i10 %sub_ln150_38, i10 %zext_ln150_41

]]></Node>
<StgValue><ssdm name="bit_offset_20"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:10 %add_ln205_14 = add i32 %l0_write_pos_load_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln205_14"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:11 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:12 %trunc_ln150_21 = trunc i32 %add_ln205_14

]]></Node>
<StgValue><ssdm name="trunc_ln150_21"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:80 %add_ln207_2 = add i32 %l0_write_pos_load_3, i32 8

]]></Node>
<StgValue><ssdm name="add_ln207_2"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_203_13.2.i:81 %store_ln207 = store i32 %add_ln207_2, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:1 %voxel_bit_48 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_18

]]></Node>
<StgValue><ssdm name="voxel_bit_48"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:5 %voxel_bit_52 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_26

]]></Node>
<StgValue><ssdm name="voxel_bit_52"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:37 %tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:38 %zext_ln188_7 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln188_7"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:39 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_19 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_7

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_19"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:47 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_27 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_7

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_27"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
cond.true.2.i:0 %L0_bitmap_2 = phi i512 %tmp_68, void %VITIS_LOOP_203_13.1.i, i512 %L0_bitmap_1, void %cond.true.1.i

]]></Node>
<StgValue><ssdm name="L0_bitmap_2"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.true.2.i:17 %br_ln201 = br i1 %l1_has_data_3, void %cond.true.3.i, void %VITIS_LOOP_203_13.2.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:8 %sext_ln150_20 = sext i10 %bit_offset_20

]]></Node>
<StgValue><ssdm name="sext_ln150_20"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:9 %tmp_78 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L0_bitmap_2, i32 %sext_ln150_20, i1 %voxel_bit_40

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:13 %zext_ln150_43 = zext i9 %trunc_ln150_21

]]></Node>
<StgValue><ssdm name="zext_ln150_43"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:14 %xor_ln150_3 = xor i9 %trunc_ln150_20, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150_3"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:15 %zext_ln150_44 = zext i9 %xor_ln150_3

]]></Node>
<StgValue><ssdm name="zext_ln150_44"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:16 %sub_ln150_39 = sub i10 0, i10 %zext_ln150_44

]]></Node>
<StgValue><ssdm name="sub_ln150_39"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:17 %bit_offset_21 = select i1 %tmp_79, i10 %sub_ln150_39, i10 %zext_ln150_43

]]></Node>
<StgValue><ssdm name="bit_offset_21"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:18 %sext_ln150_21 = sext i10 %bit_offset_21

]]></Node>
<StgValue><ssdm name="sext_ln150_21"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:19 %tmp_80 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_78, i32 %sext_ln150_21, i1 %voxel_bit_41

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:20 %add_ln205_15 = add i32 %l0_write_pos_load_3, i32 2

]]></Node>
<StgValue><ssdm name="add_ln205_15"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:21 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_15, i32 31

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:22 %trunc_ln150_22 = trunc i32 %add_ln205_15

]]></Node>
<StgValue><ssdm name="trunc_ln150_22"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:23 %zext_ln150_45 = zext i9 %trunc_ln150_22

]]></Node>
<StgValue><ssdm name="zext_ln150_45"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:24 %sub_ln150_40 = sub i9 510, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_40"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:25 %zext_ln150_46 = zext i9 %sub_ln150_40

]]></Node>
<StgValue><ssdm name="zext_ln150_46"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:26 %sub_ln150_41 = sub i10 0, i10 %zext_ln150_46

]]></Node>
<StgValue><ssdm name="sub_ln150_41"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:27 %bit_offset_22 = select i1 %tmp_81, i10 %sub_ln150_41, i10 %zext_ln150_45

]]></Node>
<StgValue><ssdm name="bit_offset_22"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:28 %sext_ln150_22 = sext i10 %bit_offset_22

]]></Node>
<StgValue><ssdm name="sext_ln150_22"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:29 %tmp_82 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_80, i32 %sext_ln150_22, i1 %voxel_bit_42

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:30 %add_ln205_16 = add i32 %l0_write_pos_load_3, i32 3

]]></Node>
<StgValue><ssdm name="add_ln205_16"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:31 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:32 %trunc_ln150_23 = trunc i32 %add_ln205_16

]]></Node>
<StgValue><ssdm name="trunc_ln150_23"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:33 %zext_ln150_47 = zext i9 %trunc_ln150_23

]]></Node>
<StgValue><ssdm name="zext_ln150_47"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:34 %sub_ln150_42 = sub i9 509, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_42"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:35 %zext_ln150_48 = zext i9 %sub_ln150_42

]]></Node>
<StgValue><ssdm name="zext_ln150_48"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:36 %sub_ln150_43 = sub i10 0, i10 %zext_ln150_48

]]></Node>
<StgValue><ssdm name="sub_ln150_43"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:37 %bit_offset_23 = select i1 %tmp_83, i10 %sub_ln150_43, i10 %zext_ln150_47

]]></Node>
<StgValue><ssdm name="bit_offset_23"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:40 %add_ln205_17 = add i32 %l0_write_pos_load_3, i32 4

]]></Node>
<StgValue><ssdm name="add_ln205_17"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:41 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_17, i32 31

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:42 %trunc_ln150_24 = trunc i32 %add_ln205_17

]]></Node>
<StgValue><ssdm name="trunc_ln150_24"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:43 %zext_ln150_49 = zext i9 %trunc_ln150_24

]]></Node>
<StgValue><ssdm name="zext_ln150_49"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:44 %sub_ln150_44 = sub i9 508, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_44"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:45 %zext_ln150_50 = zext i9 %sub_ln150_44

]]></Node>
<StgValue><ssdm name="zext_ln150_50"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:46 %sub_ln150_45 = sub i10 0, i10 %zext_ln150_50

]]></Node>
<StgValue><ssdm name="sub_ln150_45"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:47 %bit_offset_24 = select i1 %tmp_85, i10 %sub_ln150_45, i10 %zext_ln150_49

]]></Node>
<StgValue><ssdm name="bit_offset_24"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:1 %voxel_bit_48 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_18

]]></Node>
<StgValue><ssdm name="voxel_bit_48"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:2 %voxel_bit_49 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_19

]]></Node>
<StgValue><ssdm name="voxel_bit_49"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:5 %voxel_bit_52 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_26

]]></Node>
<StgValue><ssdm name="voxel_bit_52"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:6 %voxel_bit_53 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_27

]]></Node>
<StgValue><ssdm name="voxel_bit_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:68 %tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 14

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:69 %zext_ln188_14 = zext i6 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln188_14"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:70 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_34 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_14

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_34"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:80 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_42 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_14

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_42"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:38 %sext_ln150_23 = sext i10 %bit_offset_23

]]></Node>
<StgValue><ssdm name="sext_ln150_23"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:39 %tmp_84 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_82, i32 %sext_ln150_23, i1 %voxel_bit_43

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:48 %sext_ln150_24 = sext i10 %bit_offset_24

]]></Node>
<StgValue><ssdm name="sext_ln150_24"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:49 %tmp_86 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_84, i32 %sext_ln150_24, i1 %voxel_bit_44

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:50 %add_ln205_18 = add i32 %l0_write_pos_load_3, i32 5

]]></Node>
<StgValue><ssdm name="add_ln205_18"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:51 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_18, i32 31

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:52 %trunc_ln150_25 = trunc i32 %add_ln205_18

]]></Node>
<StgValue><ssdm name="trunc_ln150_25"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:53 %zext_ln150_51 = zext i9 %trunc_ln150_25

]]></Node>
<StgValue><ssdm name="zext_ln150_51"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:54 %sub_ln150_46 = sub i9 507, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_46"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:55 %zext_ln150_52 = zext i9 %sub_ln150_46

]]></Node>
<StgValue><ssdm name="zext_ln150_52"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:56 %sub_ln150_47 = sub i10 0, i10 %zext_ln150_52

]]></Node>
<StgValue><ssdm name="sub_ln150_47"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:57 %bit_offset_25 = select i1 %tmp_87, i10 %sub_ln150_47, i10 %zext_ln150_51

]]></Node>
<StgValue><ssdm name="bit_offset_25"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:58 %sext_ln150_25 = sext i10 %bit_offset_25

]]></Node>
<StgValue><ssdm name="sext_ln150_25"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:59 %tmp_88 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_86, i32 %sext_ln150_25, i1 %voxel_bit_45

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:60 %add_ln205_19 = add i32 %l0_write_pos_load_3, i32 6

]]></Node>
<StgValue><ssdm name="add_ln205_19"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:61 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_19, i32 31

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:62 %trunc_ln150_26 = trunc i32 %add_ln205_19

]]></Node>
<StgValue><ssdm name="trunc_ln150_26"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:63 %zext_ln150_53 = zext i9 %trunc_ln150_26

]]></Node>
<StgValue><ssdm name="zext_ln150_53"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:64 %sub_ln150_48 = sub i9 506, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_48"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:65 %zext_ln150_54 = zext i9 %sub_ln150_48

]]></Node>
<StgValue><ssdm name="zext_ln150_54"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:66 %sub_ln150_49 = sub i10 0, i10 %zext_ln150_54

]]></Node>
<StgValue><ssdm name="sub_ln150_49"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:67 %bit_offset_26 = select i1 %tmp_89, i10 %sub_ln150_49, i10 %zext_ln150_53

]]></Node>
<StgValue><ssdm name="bit_offset_26"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:74 %sub_ln150_50 = sub i9 505, i9 %trunc_ln150_20

]]></Node>
<StgValue><ssdm name="sub_ln150_50"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:2 %voxel_bit_49 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_19

]]></Node>
<StgValue><ssdm name="voxel_bit_49"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:3 %voxel_bit_50 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_34

]]></Node>
<StgValue><ssdm name="voxel_bit_50"/></StgValue>
</operation>

<operation id="656" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:6 %voxel_bit_53 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_27

]]></Node>
<StgValue><ssdm name="voxel_bit_53"/></StgValue>
</operation>

<operation id="657" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:7 %voxel_bit_54 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_42

]]></Node>
<StgValue><ssdm name="voxel_bit_54"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="658" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:71 %tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln166, i4 15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_169_9.i.split:72 %zext_ln188_15 = zext i6 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln188_15"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:73 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_35 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i64 0, i64 %zext_ln188_15

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_35"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:81 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_43 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i64 0, i64 %zext_ln188_15

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_43"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:68 %sext_ln150_26 = sext i10 %bit_offset_26

]]></Node>
<StgValue><ssdm name="sext_ln150_26"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:69 %tmp_90 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_88, i32 %sext_ln150_26, i1 %voxel_bit_46

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:70 %add_ln205_20 = add i32 %l0_write_pos_load_3, i32 7

]]></Node>
<StgValue><ssdm name="add_ln205_20"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:71 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_20, i32 31

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.2.i:72 %trunc_ln150_27 = trunc i32 %add_ln205_20

]]></Node>
<StgValue><ssdm name="trunc_ln150_27"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:73 %zext_ln150_55 = zext i9 %trunc_ln150_27

]]></Node>
<StgValue><ssdm name="zext_ln150_55"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.2.i:75 %zext_ln150_56 = zext i9 %sub_ln150_50

]]></Node>
<StgValue><ssdm name="zext_ln150_56"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:76 %sub_ln150_51 = sub i10 0, i10 %zext_ln150_56

]]></Node>
<StgValue><ssdm name="sub_ln150_51"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:77 %bit_offset_27 = select i1 %tmp_91, i10 %sub_ln150_51, i10 %zext_ln150_55

]]></Node>
<StgValue><ssdm name="bit_offset_27"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.2.i:78 %sext_ln150_27 = sext i10 %bit_offset_27

]]></Node>
<StgValue><ssdm name="sext_ln150_27"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.2.i:79 %tmp_92 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_90, i32 %sext_ln150_27, i1 %voxel_bit_47

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_203_13.2.i:82 %br_ln208 = br void %cond.true.3.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:3 %voxel_bit_50 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_34

]]></Node>
<StgValue><ssdm name="voxel_bit_50"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:4 %voxel_bit_51 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_35

]]></Node>
<StgValue><ssdm name="voxel_bit_51"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:7 %voxel_bit_54 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_42

]]></Node>
<StgValue><ssdm name="voxel_bit_54"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:8 %voxel_bit_55 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_43

]]></Node>
<StgValue><ssdm name="voxel_bit_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="678" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_169_9.i.split:10 %tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln166, i2 3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_169_9.i.split:11 %zext_ln198_3 = zext i4 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln198_3"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:12 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_11 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln198_3

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_11"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_169_9.i.split:13 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_169_9.i.split:14 %speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln166"/></StgValue>
</operation>

<operation id="683" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_169_9.i.split:15 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="684" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
cond.true.3.i:0 %L0_bitmap_3 = phi i512 %tmp_92, void %VITIS_LOOP_203_13.2.i, i512 %L0_bitmap_2, void %cond.true.2.i

]]></Node>
<StgValue><ssdm name="L0_bitmap_3"/></StgValue>
</operation>

<operation id="685" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:4 %voxel_bit_51 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_35

]]></Node>
<StgValue><ssdm name="voxel_bit_51"/></StgValue>
</operation>

<operation id="686" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="6">
<![CDATA[
cond.true.3.i:8 %voxel_bit_55 = load i6 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_43

]]></Node>
<StgValue><ssdm name="voxel_bit_55"/></StgValue>
</operation>

<operation id="687" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:9 %or_ln192_24 = or i1 %voxel_bit_55, i1 %voxel_bit_50

]]></Node>
<StgValue><ssdm name="or_ln192_24"/></StgValue>
</operation>

<operation id="688" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:10 %or_ln192_21 = or i1 %voxel_bit_53, i1 %voxel_bit_54

]]></Node>
<StgValue><ssdm name="or_ln192_21"/></StgValue>
</operation>

<operation id="689" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:11 %or_ln192_22 = or i1 %voxel_bit_51, i1 %voxel_bit_52

]]></Node>
<StgValue><ssdm name="or_ln192_22"/></StgValue>
</operation>

<operation id="690" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:12 %or_ln192_23 = or i1 %or_ln192_21, i1 %or_ln192_22

]]></Node>
<StgValue><ssdm name="or_ln192_23"/></StgValue>
</operation>

<operation id="691" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:13 %or_ln192_25 = or i1 %or_ln192_23, i1 %or_ln192_24

]]></Node>
<StgValue><ssdm name="or_ln192_25"/></StgValue>
</operation>

<operation id="692" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:14 %or_ln192_26 = or i1 %or_ln192_25, i1 %voxel_bit_49

]]></Node>
<StgValue><ssdm name="or_ln192_26"/></StgValue>
</operation>

<operation id="693" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true.3.i:15 %l1_has_data_4 = or i1 %or_ln192_26, i1 %voxel_bit_48

]]></Node>
<StgValue><ssdm name="l1_has_data_4"/></StgValue>
</operation>

<operation id="694" st_id="30" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
cond.true.3.i:16 %store_ln198 = store i1 %l1_has_data_4, i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_11

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="695" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.true.3.i:17 %br_ln201 = br i1 %l1_has_data_4, void %for.inc188.3.i, void %VITIS_LOOP_203_13.3.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="696" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_203_13.3.i:0 %l0_write_pos_load_4 = load i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="l0_write_pos_load_4"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:1 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l0_write_pos_load_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:2 %trunc_ln150_32 = trunc i32 %l0_write_pos_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln150_32"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:3 %zext_ln150_65 = zext i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="zext_ln150_65"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:4 %sub_ln150_59 = sub i9 0, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_59"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:5 %zext_ln150_66 = zext i9 %sub_ln150_59

]]></Node>
<StgValue><ssdm name="zext_ln150_66"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:6 %sub_ln150_60 = sub i10 0, i10 %zext_ln150_66

]]></Node>
<StgValue><ssdm name="sub_ln150_60"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:7 %bit_offset_32 = select i1 %tmp_102, i10 %sub_ln150_60, i10 %zext_ln150_65

]]></Node>
<StgValue><ssdm name="bit_offset_32"/></StgValue>
</operation>

<operation id="704" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:8 %sext_ln150_32 = sext i10 %bit_offset_32

]]></Node>
<StgValue><ssdm name="sext_ln150_32"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:9 %tmp_103 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L0_bitmap_3, i32 %sext_ln150_32, i1 %voxel_bit_48

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:10 %add_ln205_21 = add i32 %l0_write_pos_load_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln205_21"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:11 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:12 %trunc_ln150_33 = trunc i32 %add_ln205_21

]]></Node>
<StgValue><ssdm name="trunc_ln150_33"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:13 %zext_ln150_67 = zext i9 %trunc_ln150_33

]]></Node>
<StgValue><ssdm name="zext_ln150_67"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:14 %xor_ln150_5 = xor i9 %trunc_ln150_32, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150_5"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:15 %zext_ln150_68 = zext i9 %xor_ln150_5

]]></Node>
<StgValue><ssdm name="zext_ln150_68"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:16 %sub_ln150_61 = sub i10 0, i10 %zext_ln150_68

]]></Node>
<StgValue><ssdm name="sub_ln150_61"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:17 %bit_offset_33 = select i1 %tmp_104, i10 %sub_ln150_61, i10 %zext_ln150_67

]]></Node>
<StgValue><ssdm name="bit_offset_33"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:18 %sext_ln150_33 = sext i10 %bit_offset_33

]]></Node>
<StgValue><ssdm name="sext_ln150_33"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:19 %tmp_105 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_103, i32 %sext_ln150_33, i1 %voxel_bit_49

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:20 %add_ln205_22 = add i32 %l0_write_pos_load_4, i32 2

]]></Node>
<StgValue><ssdm name="add_ln205_22"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:21 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:22 %trunc_ln150_34 = trunc i32 %add_ln205_22

]]></Node>
<StgValue><ssdm name="trunc_ln150_34"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:23 %zext_ln150_69 = zext i9 %trunc_ln150_34

]]></Node>
<StgValue><ssdm name="zext_ln150_69"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:24 %sub_ln150_62 = sub i9 510, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_62"/></StgValue>
</operation>

<operation id="721" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:25 %zext_ln150_70 = zext i9 %sub_ln150_62

]]></Node>
<StgValue><ssdm name="zext_ln150_70"/></StgValue>
</operation>

<operation id="722" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:26 %sub_ln150_63 = sub i10 0, i10 %zext_ln150_70

]]></Node>
<StgValue><ssdm name="sub_ln150_63"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:27 %bit_offset_34 = select i1 %tmp_106, i10 %sub_ln150_63, i10 %zext_ln150_69

]]></Node>
<StgValue><ssdm name="bit_offset_34"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:28 %sext_ln150_34 = sext i10 %bit_offset_34

]]></Node>
<StgValue><ssdm name="sext_ln150_34"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:29 %tmp_107 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_105, i32 %sext_ln150_34, i1 %voxel_bit_50

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:30 %add_ln205_23 = add i32 %l0_write_pos_load_4, i32 3

]]></Node>
<StgValue><ssdm name="add_ln205_23"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:31 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_23, i32 31

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:32 %trunc_ln150_35 = trunc i32 %add_ln205_23

]]></Node>
<StgValue><ssdm name="trunc_ln150_35"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:33 %zext_ln150_71 = zext i9 %trunc_ln150_35

]]></Node>
<StgValue><ssdm name="zext_ln150_71"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:34 %sub_ln150_64 = sub i9 509, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_64"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:35 %zext_ln150_72 = zext i9 %sub_ln150_64

]]></Node>
<StgValue><ssdm name="zext_ln150_72"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:36 %sub_ln150_65 = sub i10 0, i10 %zext_ln150_72

]]></Node>
<StgValue><ssdm name="sub_ln150_65"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:37 %bit_offset_35 = select i1 %tmp_108, i10 %sub_ln150_65, i10 %zext_ln150_71

]]></Node>
<StgValue><ssdm name="bit_offset_35"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:38 %sext_ln150_35 = sext i10 %bit_offset_35

]]></Node>
<StgValue><ssdm name="sext_ln150_35"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:39 %tmp_109 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_107, i32 %sext_ln150_35, i1 %voxel_bit_51

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:40 %add_ln205_24 = add i32 %l0_write_pos_load_4, i32 4

]]></Node>
<StgValue><ssdm name="add_ln205_24"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:41 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:42 %trunc_ln150_36 = trunc i32 %add_ln205_24

]]></Node>
<StgValue><ssdm name="trunc_ln150_36"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:43 %zext_ln150_73 = zext i9 %trunc_ln150_36

]]></Node>
<StgValue><ssdm name="zext_ln150_73"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:44 %sub_ln150_66 = sub i9 508, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_66"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:45 %zext_ln150_74 = zext i9 %sub_ln150_66

]]></Node>
<StgValue><ssdm name="zext_ln150_74"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:46 %sub_ln150_67 = sub i10 0, i10 %zext_ln150_74

]]></Node>
<StgValue><ssdm name="sub_ln150_67"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:47 %bit_offset_36 = select i1 %tmp_110, i10 %sub_ln150_67, i10 %zext_ln150_73

]]></Node>
<StgValue><ssdm name="bit_offset_36"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:48 %sext_ln150_36 = sext i10 %bit_offset_36

]]></Node>
<StgValue><ssdm name="sext_ln150_36"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:49 %tmp_111 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_109, i32 %sext_ln150_36, i1 %voxel_bit_52

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:50 %add_ln205_25 = add i32 %l0_write_pos_load_4, i32 5

]]></Node>
<StgValue><ssdm name="add_ln205_25"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:51 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:52 %trunc_ln150_37 = trunc i32 %add_ln205_25

]]></Node>
<StgValue><ssdm name="trunc_ln150_37"/></StgValue>
</operation>

<operation id="749" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:53 %zext_ln150_75 = zext i9 %trunc_ln150_37

]]></Node>
<StgValue><ssdm name="zext_ln150_75"/></StgValue>
</operation>

<operation id="750" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:54 %sub_ln150_68 = sub i9 507, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_68"/></StgValue>
</operation>

<operation id="751" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:55 %zext_ln150_76 = zext i9 %sub_ln150_68

]]></Node>
<StgValue><ssdm name="zext_ln150_76"/></StgValue>
</operation>

<operation id="752" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:56 %sub_ln150_69 = sub i10 0, i10 %zext_ln150_76

]]></Node>
<StgValue><ssdm name="sub_ln150_69"/></StgValue>
</operation>

<operation id="753" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:57 %bit_offset_37 = select i1 %tmp_112, i10 %sub_ln150_69, i10 %zext_ln150_75

]]></Node>
<StgValue><ssdm name="bit_offset_37"/></StgValue>
</operation>

<operation id="754" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:58 %sext_ln150_37 = sext i10 %bit_offset_37

]]></Node>
<StgValue><ssdm name="sext_ln150_37"/></StgValue>
</operation>

<operation id="755" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:59 %tmp_113 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_111, i32 %sext_ln150_37, i1 %voxel_bit_53

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="756" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:60 %add_ln205_26 = add i32 %l0_write_pos_load_4, i32 6

]]></Node>
<StgValue><ssdm name="add_ln205_26"/></StgValue>
</operation>

<operation id="757" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:61 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="758" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:62 %trunc_ln150_38 = trunc i32 %add_ln205_26

]]></Node>
<StgValue><ssdm name="trunc_ln150_38"/></StgValue>
</operation>

<operation id="759" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:63 %zext_ln150_77 = zext i9 %trunc_ln150_38

]]></Node>
<StgValue><ssdm name="zext_ln150_77"/></StgValue>
</operation>

<operation id="760" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:64 %sub_ln150_70 = sub i9 506, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_70"/></StgValue>
</operation>

<operation id="761" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:65 %zext_ln150_78 = zext i9 %sub_ln150_70

]]></Node>
<StgValue><ssdm name="zext_ln150_78"/></StgValue>
</operation>

<operation id="762" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:66 %sub_ln150_71 = sub i10 0, i10 %zext_ln150_78

]]></Node>
<StgValue><ssdm name="sub_ln150_71"/></StgValue>
</operation>

<operation id="763" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:67 %bit_offset_38 = select i1 %tmp_114, i10 %sub_ln150_71, i10 %zext_ln150_77

]]></Node>
<StgValue><ssdm name="bit_offset_38"/></StgValue>
</operation>

<operation id="764" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:68 %sext_ln150_38 = sext i10 %bit_offset_38

]]></Node>
<StgValue><ssdm name="sext_ln150_38"/></StgValue>
</operation>

<operation id="765" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:69 %tmp_115 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_113, i32 %sext_ln150_38, i1 %voxel_bit_54

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="766" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:70 %add_ln205_27 = add i32 %l0_write_pos_load_4, i32 7

]]></Node>
<StgValue><ssdm name="add_ln205_27"/></StgValue>
</operation>

<operation id="767" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:71 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln205_27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="768" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:72 %trunc_ln150_39 = trunc i32 %add_ln205_27

]]></Node>
<StgValue><ssdm name="trunc_ln150_39"/></StgValue>
</operation>

<operation id="769" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:73 %zext_ln150_79 = zext i9 %trunc_ln150_39

]]></Node>
<StgValue><ssdm name="zext_ln150_79"/></StgValue>
</operation>

<operation id="770" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:74 %sub_ln150_72 = sub i9 505, i9 %trunc_ln150_32

]]></Node>
<StgValue><ssdm name="sub_ln150_72"/></StgValue>
</operation>

<operation id="771" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_203_13.3.i:75 %zext_ln150_80 = zext i9 %sub_ln150_72

]]></Node>
<StgValue><ssdm name="zext_ln150_80"/></StgValue>
</operation>

<operation id="772" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:76 %sub_ln150_73 = sub i10 0, i10 %zext_ln150_80

]]></Node>
<StgValue><ssdm name="sub_ln150_73"/></StgValue>
</operation>

<operation id="773" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:77 %bit_offset_39 = select i1 %tmp_116, i10 %sub_ln150_73, i10 %zext_ln150_79

]]></Node>
<StgValue><ssdm name="bit_offset_39"/></StgValue>
</operation>

<operation id="774" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_203_13.3.i:78 %sext_ln150_39 = sext i10 %bit_offset_39

]]></Node>
<StgValue><ssdm name="sext_ln150_39"/></StgValue>
</operation>

<operation id="775" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_203_13.3.i:79 %tmp_117 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_115, i32 %sext_ln150_39, i1 %voxel_bit_55

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="776" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_203_13.3.i:80 %add_ln207_3 = add i32 %l0_write_pos_load_4, i32 8

]]></Node>
<StgValue><ssdm name="add_ln207_3"/></StgValue>
</operation>

<operation id="777" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
VITIS_LOOP_203_13.3.i:81 %store_ln207 = store i32 %add_ln207_3, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="l1_has_data_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_203_13.3.i:82 %br_ln208 = br void %for.inc188.3.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc188.3.i:0 %L0_bitmap_4 = phi i512 %tmp_117, void %VITIS_LOOP_203_13.3.i, i512 %L0_bitmap_3, void %cond.true.3.i

]]></Node>
<StgValue><ssdm name="L0_bitmap_4"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc188.3.i:1 %store_ln151 = store i512 %L0_bitmap_4, i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
for.inc188.3.i:3 %br_ln166 = br void %VITIS_LOOP_169_9.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="782" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_216_14.i.preheader:0 %l2_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_y"/></StgValue>
</operation>

<operation id="783" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="512" op_0_bw="32">
<![CDATA[
VITIS_LOOP_216_14.i.preheader:1 %L1_bitmap_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L1_bitmap_0"/></StgValue>
</operation>

<operation id="784" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_216_14.i.preheader:2 %store_ln0 = store i512 %p_read_2, i512 %L1_bitmap_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="785" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i.preheader:3 %store_ln213 = store i2 0, i2 %l2_y

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="786" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i.preheader:4 %br_ln213 = br void %VITIS_LOOP_216_14.i

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="787" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i:0 %l2_y_2 = load i2 %l2_y

]]></Node>
<StgValue><ssdm name="l2_y_2"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i:2 %icmp_ln213 = icmp_eq  i2 %l2_y_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i:4 %br_ln213 = br i1 %icmp_ln213, void %VITIS_LOOP_216_14.i.split, void %for.body279.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i.split:0 %trunc_ln213 = trunc i2 %l2_y_2

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:10 %tmp_45 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:11 %zext_ln232 = zext i4 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:12 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_44 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_44"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:22 %l1_bit = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_44

]]></Node>
<StgValue><ssdm name="l1_bit"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="795" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:13 %tmp_46 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="796" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:14 %zext_ln232_1 = zext i4 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="797" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:15 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_45 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_45"/></StgValue>
</operation>

<operation id="798" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:22 %l1_bit = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_44

]]></Node>
<StgValue><ssdm name="l1_bit"/></StgValue>
</operation>

<operation id="799" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:23 %l1_bit_5 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_45

]]></Node>
<StgValue><ssdm name="l1_bit_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i:1 %L1_bitmap_0_load = load i512 %L1_bitmap_0

]]></Node>
<StgValue><ssdm name="L1_bitmap_0_load"/></StgValue>
</operation>

<operation id="801" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i:3 %add_ln213 = add i2 %l2_y_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="802" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:23 %l1_bit_5 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_45

]]></Node>
<StgValue><ssdm name="l1_bit_5"/></StgValue>
</operation>

<operation id="803" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:24 %tmp_49 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 4

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="804" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:25 %zext_ln232_4 = zext i4 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln232_4"/></StgValue>
</operation>

<operation id="805" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:26 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_48 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_4

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_48"/></StgValue>
</operation>

<operation id="806" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:36 %l1_bit_6 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_48

]]></Node>
<StgValue><ssdm name="l1_bit_6"/></StgValue>
</operation>

<operation id="807" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc264.1.i:2 %store_ln213 = store i2 %add_ln213, i2 %l2_y

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="808" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:27 %tmp_50 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 5

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="809" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:28 %zext_ln232_5 = zext i4 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln232_5"/></StgValue>
</operation>

<operation id="810" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:29 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_49 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_5

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_49"/></StgValue>
</operation>

<operation id="811" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:36 %l1_bit_6 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_48

]]></Node>
<StgValue><ssdm name="l1_bit_6"/></StgValue>
</operation>

<operation id="812" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:37 %l1_bit_7 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_49

]]></Node>
<StgValue><ssdm name="l1_bit_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="813" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i.split:1 %shl_ln241 = shl i2 %l2_y_2, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln241"/></StgValue>
</operation>

<operation id="814" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i.split:2 %zext_ln241 = zext i2 %shl_ln241

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="815" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:3 %l2_temp_buffer_addr_1 = getelementptr i1 %l2_temp_buffer, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="l2_temp_buffer_addr_1"/></StgValue>
</operation>

<operation id="816" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:16 %tmp_47 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 2

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="817" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:17 %zext_ln232_2 = zext i4 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln232_2"/></StgValue>
</operation>

<operation id="818" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:18 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_46 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_46"/></StgValue>
</operation>

<operation id="819" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:37 %l1_bit_7 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_49

]]></Node>
<StgValue><ssdm name="l1_bit_7"/></StgValue>
</operation>

<operation id="820" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_216_14.i.split:38 %or_ln236_1 = or i1 %l1_bit_6, i1 %l1_bit_7

]]></Node>
<StgValue><ssdm name="or_ln236_1"/></StgValue>
</operation>

<operation id="821" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_216_14.i.split:39 %or_ln236 = or i1 %or_ln236_1, i1 %l1_bit_5

]]></Node>
<StgValue><ssdm name="or_ln236"/></StgValue>
</operation>

<operation id="822" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_216_14.i.split:40 %l2_has_data_1 = or i1 %or_ln236, i1 %l1_bit

]]></Node>
<StgValue><ssdm name="l2_has_data_1"/></StgValue>
</operation>

<operation id="823" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i.split:41 %store_ln241 = store i1 %l2_has_data_1, i2 %l2_temp_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="824" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i.split:42 %br_ln243 = br i1 %l2_has_data_1, void %cond.true220.1.i, void %VITIS_LOOP_245_17.i

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="825" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:1 %l1_bit_8 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_46

]]></Node>
<StgValue><ssdm name="l1_bit_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="826" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:19 %tmp_48 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="827" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:20 %zext_ln232_3 = zext i4 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln232_3"/></StgValue>
</operation>

<operation id="828" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:21 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47"/></StgValue>
</operation>

<operation id="829" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_245_17.i:0 %l1_write_pos_load_1 = load i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="l1_write_pos_load_1"/></StgValue>
</operation>

<operation id="830" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:1 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l1_write_pos_load_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="831" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:2 %trunc_ln150_16 = trunc i32 %l1_write_pos_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln150_16"/></StgValue>
</operation>

<operation id="832" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:3 %zext_ln150_33 = zext i9 %trunc_ln150_16

]]></Node>
<StgValue><ssdm name="zext_ln150_33"/></StgValue>
</operation>

<operation id="833" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:4 %sub_ln150_30 = sub i9 0, i9 %trunc_ln150_16

]]></Node>
<StgValue><ssdm name="sub_ln150_30"/></StgValue>
</operation>

<operation id="834" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:5 %zext_ln150_34 = zext i9 %sub_ln150_30

]]></Node>
<StgValue><ssdm name="zext_ln150_34"/></StgValue>
</operation>

<operation id="835" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:6 %sub_ln150_31 = sub i10 0, i10 %zext_ln150_34

]]></Node>
<StgValue><ssdm name="sub_ln150_31"/></StgValue>
</operation>

<operation id="836" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:7 %bit_offset_16 = select i1 %tmp_69, i10 %sub_ln150_31, i10 %zext_ln150_33

]]></Node>
<StgValue><ssdm name="bit_offset_16"/></StgValue>
</operation>

<operation id="837" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:10 %add_ln247 = add i32 %l1_write_pos_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="838" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:11 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln247, i32 31

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="839" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:12 %trunc_ln150_17 = trunc i32 %add_ln247

]]></Node>
<StgValue><ssdm name="trunc_ln150_17"/></StgValue>
</operation>

<operation id="840" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:13 %zext_ln150_35 = zext i9 %trunc_ln150_17

]]></Node>
<StgValue><ssdm name="zext_ln150_35"/></StgValue>
</operation>

<operation id="841" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:14 %xor_ln150_2 = xor i9 %trunc_ln150_16, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150_2"/></StgValue>
</operation>

<operation id="842" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:15 %zext_ln150_36 = zext i9 %xor_ln150_2

]]></Node>
<StgValue><ssdm name="zext_ln150_36"/></StgValue>
</operation>

<operation id="843" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:16 %sub_ln150_32 = sub i10 0, i10 %zext_ln150_36

]]></Node>
<StgValue><ssdm name="sub_ln150_32"/></StgValue>
</operation>

<operation id="844" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:17 %bit_offset_17 = select i1 %tmp_71, i10 %sub_ln150_32, i10 %zext_ln150_35

]]></Node>
<StgValue><ssdm name="bit_offset_17"/></StgValue>
</operation>

<operation id="845" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:20 %add_ln247_1 = add i32 %l1_write_pos_load_1, i32 2

]]></Node>
<StgValue><ssdm name="add_ln247_1"/></StgValue>
</operation>

<operation id="846" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:21 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln247_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="847" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:22 %trunc_ln150_18 = trunc i32 %add_ln247_1

]]></Node>
<StgValue><ssdm name="trunc_ln150_18"/></StgValue>
</operation>

<operation id="848" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:23 %zext_ln150_37 = zext i9 %trunc_ln150_18

]]></Node>
<StgValue><ssdm name="zext_ln150_37"/></StgValue>
</operation>

<operation id="849" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:24 %sub_ln150_33 = sub i9 510, i9 %trunc_ln150_16

]]></Node>
<StgValue><ssdm name="sub_ln150_33"/></StgValue>
</operation>

<operation id="850" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:25 %zext_ln150_38 = zext i9 %sub_ln150_33

]]></Node>
<StgValue><ssdm name="zext_ln150_38"/></StgValue>
</operation>

<operation id="851" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:26 %sub_ln150_34 = sub i10 0, i10 %zext_ln150_38

]]></Node>
<StgValue><ssdm name="sub_ln150_34"/></StgValue>
</operation>

<operation id="852" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:27 %bit_offset_18 = select i1 %tmp_73, i10 %sub_ln150_34, i10 %zext_ln150_37

]]></Node>
<StgValue><ssdm name="bit_offset_18"/></StgValue>
</operation>

<operation id="853" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:30 %add_ln247_2 = add i32 %l1_write_pos_load_1, i32 3

]]></Node>
<StgValue><ssdm name="add_ln247_2"/></StgValue>
</operation>

<operation id="854" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:31 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln247_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="855" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:32 %trunc_ln150_19 = trunc i32 %add_ln247_2

]]></Node>
<StgValue><ssdm name="trunc_ln150_19"/></StgValue>
</operation>

<operation id="856" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:33 %zext_ln150_39 = zext i9 %trunc_ln150_19

]]></Node>
<StgValue><ssdm name="zext_ln150_39"/></StgValue>
</operation>

<operation id="857" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:34 %sub_ln150_35 = sub i9 509, i9 %trunc_ln150_16

]]></Node>
<StgValue><ssdm name="sub_ln150_35"/></StgValue>
</operation>

<operation id="858" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.i:35 %zext_ln150_40 = zext i9 %sub_ln150_35

]]></Node>
<StgValue><ssdm name="zext_ln150_40"/></StgValue>
</operation>

<operation id="859" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:36 %sub_ln150_36 = sub i10 0, i10 %zext_ln150_40

]]></Node>
<StgValue><ssdm name="sub_ln150_36"/></StgValue>
</operation>

<operation id="860" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:37 %bit_offset_19 = select i1 %tmp_75, i10 %sub_ln150_36, i10 %zext_ln150_39

]]></Node>
<StgValue><ssdm name="bit_offset_19"/></StgValue>
</operation>

<operation id="861" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.i:40 %add_ln249 = add i32 %l1_write_pos_load_1, i32 4

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="862" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_245_17.i:41 %store_ln249 = store i32 %add_ln249, i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="863" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:1 %l1_bit_8 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_46

]]></Node>
<StgValue><ssdm name="l1_bit_8"/></StgValue>
</operation>

<operation id="864" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:2 %l1_bit_9 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47

]]></Node>
<StgValue><ssdm name="l1_bit_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="865" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:30 %tmp_51 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 6

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="866" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:31 %zext_ln232_6 = zext i4 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln232_6"/></StgValue>
</operation>

<operation id="867" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:32 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_50 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_6

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_50"/></StgValue>
</operation>

<operation id="868" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:8 %sext_ln150_16 = sext i10 %bit_offset_16

]]></Node>
<StgValue><ssdm name="sext_ln150_16"/></StgValue>
</operation>

<operation id="869" st_id="38" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.i:9 %tmp_70 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L1_bitmap_0_load, i32 %sext_ln150_16, i1 %l1_bit

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="870" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:18 %sext_ln150_17 = sext i10 %bit_offset_17

]]></Node>
<StgValue><ssdm name="sext_ln150_17"/></StgValue>
</operation>

<operation id="871" st_id="38" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.i:19 %tmp_72 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_70, i32 %sext_ln150_17, i1 %l1_bit_5

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="872" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:28 %sext_ln150_18 = sext i10 %bit_offset_18

]]></Node>
<StgValue><ssdm name="sext_ln150_18"/></StgValue>
</operation>

<operation id="873" st_id="38" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.i:29 %tmp_74 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_72, i32 %sext_ln150_18, i1 %l1_bit_6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="874" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:2 %l1_bit_9 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47

]]></Node>
<StgValue><ssdm name="l1_bit_9"/></StgValue>
</operation>

<operation id="875" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:3 %l1_bit_10 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_50

]]></Node>
<StgValue><ssdm name="l1_bit_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="876" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_216_14.i.split:33 %tmp_52 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln213, i3 7

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="877" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_216_14.i.split:34 %zext_ln232_7 = zext i4 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln232_7"/></StgValue>
</operation>

<operation id="878" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:35 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_51 = getelementptr i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i64 0, i64 %zext_ln232_7

]]></Node>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_51"/></StgValue>
</operation>

<operation id="879" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.i:38 %sext_ln150_19 = sext i10 %bit_offset_19

]]></Node>
<StgValue><ssdm name="sext_ln150_19"/></StgValue>
</operation>

<operation id="880" st_id="39" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.i:39 %tmp_76 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_74, i32 %sext_ln150_19, i1 %l1_bit_7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="881" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_245_17.i:42 %br_ln250 = br void %cond.true220.1.i

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="882" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:3 %l1_bit_10 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_50

]]></Node>
<StgValue><ssdm name="l1_bit_10"/></StgValue>
</operation>

<operation id="883" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:4 %l1_bit_11 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_51

]]></Node>
<StgValue><ssdm name="l1_bit_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="884" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_216_14.i.split:4 %tmp_42 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln213, i1 1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="885" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_216_14.i.split:5 %zext_ln241_1 = zext i2 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln241_1"/></StgValue>
</operation>

<operation id="886" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:6 %l2_temp_buffer_addr_2 = getelementptr i1 %l2_temp_buffer, i64 0, i64 %zext_ln241_1

]]></Node>
<StgValue><ssdm name="l2_temp_buffer_addr_2"/></StgValue>
</operation>

<operation id="887" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i.split:7 %specpipeline_ln215 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln215"/></StgValue>
</operation>

<operation id="888" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_216_14.i.split:8 %speclooptripcount_ln213 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln213"/></StgValue>
</operation>

<operation id="889" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_216_14.i.split:9 %specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="890" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
cond.true220.1.i:0 %L1_bitmap_1 = phi i512 %tmp_76, void %VITIS_LOOP_245_17.i, i512 %L1_bitmap_0_load, void %VITIS_LOOP_216_14.i.split

]]></Node>
<StgValue><ssdm name="L1_bitmap_1"/></StgValue>
</operation>

<operation id="891" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="4">
<![CDATA[
cond.true220.1.i:4 %l1_bit_11 = load i4 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_51

]]></Node>
<StgValue><ssdm name="l1_bit_11"/></StgValue>
</operation>

<operation id="892" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true220.1.i:5 %or_ln236_3 = or i1 %l1_bit_8, i1 %l1_bit_10

]]></Node>
<StgValue><ssdm name="or_ln236_3"/></StgValue>
</operation>

<operation id="893" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true220.1.i:6 %or_ln236_4 = or i1 %l1_bit_9, i1 %l1_bit_11

]]></Node>
<StgValue><ssdm name="or_ln236_4"/></StgValue>
</operation>

<operation id="894" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true220.1.i:7 %l2_has_data_2 = or i1 %or_ln236_4, i1 %or_ln236_3

]]></Node>
<StgValue><ssdm name="l2_has_data_2"/></StgValue>
</operation>

<operation id="895" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
cond.true220.1.i:8 %store_ln241 = store i1 %l2_has_data_2, i2 %l2_temp_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="896" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.true220.1.i:9 %br_ln243 = br i1 %l2_has_data_2, void %for.inc264.1.i, void %VITIS_LOOP_245_17.1.i

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="897" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_245_17.1.i:0 %l1_write_pos_load_2 = load i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="l1_write_pos_load_2"/></StgValue>
</operation>

<operation id="898" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:1 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l1_write_pos_load_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="899" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:2 %trunc_ln150_28 = trunc i32 %l1_write_pos_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln150_28"/></StgValue>
</operation>

<operation id="900" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:3 %zext_ln150_57 = zext i9 %trunc_ln150_28

]]></Node>
<StgValue><ssdm name="zext_ln150_57"/></StgValue>
</operation>

<operation id="901" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:4 %sub_ln150_52 = sub i9 0, i9 %trunc_ln150_28

]]></Node>
<StgValue><ssdm name="sub_ln150_52"/></StgValue>
</operation>

<operation id="902" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:5 %zext_ln150_58 = zext i9 %sub_ln150_52

]]></Node>
<StgValue><ssdm name="zext_ln150_58"/></StgValue>
</operation>

<operation id="903" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:6 %sub_ln150_53 = sub i10 0, i10 %zext_ln150_58

]]></Node>
<StgValue><ssdm name="sub_ln150_53"/></StgValue>
</operation>

<operation id="904" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:7 %bit_offset_28 = select i1 %tmp_94, i10 %sub_ln150_53, i10 %zext_ln150_57

]]></Node>
<StgValue><ssdm name="bit_offset_28"/></StgValue>
</operation>

<operation id="905" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:8 %sext_ln150_28 = sext i10 %bit_offset_28

]]></Node>
<StgValue><ssdm name="sext_ln150_28"/></StgValue>
</operation>

<operation id="906" st_id="40" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.1.i:9 %tmp_95 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L1_bitmap_1, i32 %sext_ln150_28, i1 %l1_bit_8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="907" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:10 %add_ln247_3 = add i32 %l1_write_pos_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln247_3"/></StgValue>
</operation>

<operation id="908" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:11 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln247_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="909" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:12 %trunc_ln150_29 = trunc i32 %add_ln247_3

]]></Node>
<StgValue><ssdm name="trunc_ln150_29"/></StgValue>
</operation>

<operation id="910" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:13 %zext_ln150_59 = zext i9 %trunc_ln150_29

]]></Node>
<StgValue><ssdm name="zext_ln150_59"/></StgValue>
</operation>

<operation id="911" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:14 %xor_ln150_4 = xor i9 %trunc_ln150_28, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150_4"/></StgValue>
</operation>

<operation id="912" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:15 %zext_ln150_60 = zext i9 %xor_ln150_4

]]></Node>
<StgValue><ssdm name="zext_ln150_60"/></StgValue>
</operation>

<operation id="913" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:16 %sub_ln150_54 = sub i10 0, i10 %zext_ln150_60

]]></Node>
<StgValue><ssdm name="sub_ln150_54"/></StgValue>
</operation>

<operation id="914" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:17 %bit_offset_29 = select i1 %tmp_96, i10 %sub_ln150_54, i10 %zext_ln150_59

]]></Node>
<StgValue><ssdm name="bit_offset_29"/></StgValue>
</operation>

<operation id="915" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:20 %add_ln247_4 = add i32 %l1_write_pos_load_2, i32 2

]]></Node>
<StgValue><ssdm name="add_ln247_4"/></StgValue>
</operation>

<operation id="916" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:21 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln247_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="917" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:22 %trunc_ln150_30 = trunc i32 %add_ln247_4

]]></Node>
<StgValue><ssdm name="trunc_ln150_30"/></StgValue>
</operation>

<operation id="918" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:23 %zext_ln150_61 = zext i9 %trunc_ln150_30

]]></Node>
<StgValue><ssdm name="zext_ln150_61"/></StgValue>
</operation>

<operation id="919" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:24 %sub_ln150_55 = sub i9 510, i9 %trunc_ln150_28

]]></Node>
<StgValue><ssdm name="sub_ln150_55"/></StgValue>
</operation>

<operation id="920" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:25 %zext_ln150_62 = zext i9 %sub_ln150_55

]]></Node>
<StgValue><ssdm name="zext_ln150_62"/></StgValue>
</operation>

<operation id="921" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:26 %sub_ln150_56 = sub i10 0, i10 %zext_ln150_62

]]></Node>
<StgValue><ssdm name="sub_ln150_56"/></StgValue>
</operation>

<operation id="922" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:27 %bit_offset_30 = select i1 %tmp_98, i10 %sub_ln150_56, i10 %zext_ln150_61

]]></Node>
<StgValue><ssdm name="bit_offset_30"/></StgValue>
</operation>

<operation id="923" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:30 %add_ln247_5 = add i32 %l1_write_pos_load_2, i32 3

]]></Node>
<StgValue><ssdm name="add_ln247_5"/></StgValue>
</operation>

<operation id="924" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:31 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln247_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="925" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:32 %trunc_ln150_31 = trunc i32 %add_ln247_5

]]></Node>
<StgValue><ssdm name="trunc_ln150_31"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:33 %zext_ln150_63 = zext i9 %trunc_ln150_31

]]></Node>
<StgValue><ssdm name="zext_ln150_63"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:34 %sub_ln150_57 = sub i9 509, i9 %trunc_ln150_28

]]></Node>
<StgValue><ssdm name="sub_ln150_57"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_245_17.1.i:35 %zext_ln150_64 = zext i9 %sub_ln150_57

]]></Node>
<StgValue><ssdm name="zext_ln150_64"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:36 %sub_ln150_58 = sub i10 0, i10 %zext_ln150_64

]]></Node>
<StgValue><ssdm name="sub_ln150_58"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:37 %bit_offset_31 = select i1 %tmp_100, i10 %sub_ln150_58, i10 %zext_ln150_63

]]></Node>
<StgValue><ssdm name="bit_offset_31"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_245_17.1.i:40 %add_ln249_1 = add i32 %l1_write_pos_load_2, i32 4

]]></Node>
<StgValue><ssdm name="add_ln249_1"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_245_17.1.i:41 %store_ln249 = store i32 %add_ln249_1, i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="933" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:18 %sext_ln150_29 = sext i10 %bit_offset_29

]]></Node>
<StgValue><ssdm name="sext_ln150_29"/></StgValue>
</operation>

<operation id="934" st_id="41" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.1.i:19 %tmp_97 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_95, i32 %sext_ln150_29, i1 %l1_bit_9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="935" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:28 %sext_ln150_30 = sext i10 %bit_offset_30

]]></Node>
<StgValue><ssdm name="sext_ln150_30"/></StgValue>
</operation>

<operation id="936" st_id="41" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.1.i:29 %tmp_99 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_97, i32 %sext_ln150_30, i1 %l1_bit_10

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="937" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_245_17.1.i:38 %sext_ln150_31 = sext i10 %bit_offset_31

]]></Node>
<StgValue><ssdm name="sext_ln150_31"/></StgValue>
</operation>

<operation id="938" st_id="41" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_245_17.1.i:39 %tmp_101 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_99, i32 %sext_ln150_31, i1 %l1_bit_11

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="939" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="l2_has_data_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_245_17.1.i:42 %br_ln250 = br void %for.inc264.1.i

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="940" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc264.1.i:0 %L1_bitmap_2 = phi i512 %tmp_101, void %VITIS_LOOP_245_17.1.i, i512 %L1_bitmap_1, void %cond.true220.1.i

]]></Node>
<StgValue><ssdm name="L1_bitmap_2"/></StgValue>
</operation>

<operation id="941" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc264.1.i:1 %store_ln151 = store i512 %L1_bitmap_2, i512 %L1_bitmap_0

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="942" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
for.inc264.1.i:3 %br_ln213 = br void %VITIS_LOOP_216_14.i

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="943" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:0 %l2_complete_level = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_complete_level"/></StgValue>
</operation>

<operation id="944" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="3" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:1 %l2_bit_pos_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_bit_pos_1"/></StgValue>
</operation>

<operation id="945" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="2" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:2 %l2_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_x"/></StgValue>
</operation>

<operation id="946" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="3" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:3 %add_ln2601 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln2601"/></StgValue>
</operation>

<operation id="947" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="3" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:4 %l2_bit_pos = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_bit_pos"/></StgValue>
</operation>

<operation id="948" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="2" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:5 %l2_y_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_y_1"/></StgValue>
</operation>

<operation id="949" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="3" op_0_bw="32">
<![CDATA[
for.body279.i.preheader:6 %indvar_flatten47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="950" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body279.i.preheader:7 %store_ln0 = store i3 0, i3 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="951" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body279.i.preheader:8 %store_ln258 = store i2 0, i2 %l2_y_1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="952" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body279.i.preheader:9 %store_ln256 = store i3 0, i3 %l2_bit_pos

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="953" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body279.i.preheader:10 %store_ln260 = store i2 0, i2 %l2_x

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="954" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body279.i.preheader:11 %store_ln256 = store i3 0, i3 %l2_bit_pos_1

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="955" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body279.i.preheader:12 %store_ln255 = store i64 0, i64 %l2_complete_level

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="956" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
for.body279.i.preheader:13 %br_ln256 = br void %for.body279.i

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="957" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body279.i:0 %l3_has_data_1 = phi i1 %l3_has_data, void %for.inc294.i, i1 0, void %for.body279.i.preheader

]]></Node>
<StgValue><ssdm name="l3_has_data_1"/></StgValue>
</operation>

<operation id="958" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body279.i:1 %indvar_flatten47_load = load i3 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="indvar_flatten47_load"/></StgValue>
</operation>

<operation id="959" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body279.i:2 %icmp_ln258 = icmp_eq  i3 %indvar_flatten47_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="960" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body279.i:3 %add_ln258_1 = add i3 %indvar_flatten47_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln258_1"/></StgValue>
</operation>

<operation id="961" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body279.i:4 %br_ln258 = br i1 %icmp_ln258, void %for.inc294.i, void %for.end296.i

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="962" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc294.i:2 %l2_x_load = load i2 %l2_x

]]></Node>
<StgValue><ssdm name="l2_x_load"/></StgValue>
</operation>

<operation id="963" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc294.i:5 %l2_y_1_load = load i2 %l2_y_1

]]></Node>
<StgValue><ssdm name="l2_y_1_load"/></StgValue>
</operation>

<operation id="964" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="2">
<![CDATA[
for.inc294.i:6 %trunc_ln256 = trunc i2 %l2_x_load

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="965" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc294.i:7 %add_ln258 = add i2 %l2_y_1_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="966" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc294.i:10 %icmp_ln260 = icmp_eq  i2 %l2_x_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln260"/></StgValue>
</operation>

<operation id="967" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc294.i:11 %xor_ln255 = xor i1 %icmp_ln260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln255"/></StgValue>
</operation>

<operation id="968" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc294.i:12 %and_ln255 = and i1 %trunc_ln256, i1 %xor_ln255

]]></Node>
<StgValue><ssdm name="and_ln255"/></StgValue>
</operation>

<operation id="969" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc294.i:14 %select_ln258 = select i1 %icmp_ln260, i2 %add_ln258, i2 %l2_y_1_load

]]></Node>
<StgValue><ssdm name="select_ln258"/></StgValue>
</operation>

<operation id="970" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="2">
<![CDATA[
for.inc294.i:15 %trunc_ln258_1 = trunc i2 %select_ln258

]]></Node>
<StgValue><ssdm name="trunc_ln258_1"/></StgValue>
</operation>

<operation id="971" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc294.i:18 %add_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln258_1, i1 %and_ln255

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="972" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="2">
<![CDATA[
for.inc294.i:19 %zext_ln262 = zext i2 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="973" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc294.i:20 %l2_temp_buffer_addr_3 = getelementptr i1 %l2_temp_buffer, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="l2_temp_buffer_addr_3"/></StgValue>
</operation>

<operation id="974" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="2">
<![CDATA[
for.inc294.i:22 %l2_bit = load i2 %l2_temp_buffer_addr_3

]]></Node>
<StgValue><ssdm name="l2_bit"/></StgValue>
</operation>

<operation id="975" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc294.i:26 %select_ln260 = select i1 %and_ln255, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln260"/></StgValue>
</operation>

<operation id="976" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294.i:28 %store_ln258 = store i3 %add_ln258_1, i3 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="977" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294.i:29 %store_ln258 = store i2 %select_ln258, i2 %l2_y_1

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="978" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294.i:32 %store_ln260 = store i2 %select_ln260, i2 %l2_x

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="979" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc294.i:0 %l2_complete_level_load_1 = load i64 %l2_complete_level

]]></Node>
<StgValue><ssdm name="l2_complete_level_load_1"/></StgValue>
</operation>

<operation id="980" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc294.i:1 %l2_bit_pos_1_load = load i3 %l2_bit_pos_1

]]></Node>
<StgValue><ssdm name="l2_bit_pos_1_load"/></StgValue>
</operation>

<operation id="981" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="3" op_0_bw="3">
<![CDATA[
for.inc294.i:3 %add_ln2601_load = load i3 %add_ln2601

]]></Node>
<StgValue><ssdm name="add_ln2601_load"/></StgValue>
</operation>

<operation id="982" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
<literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc294.i:4 %l2_bit_pos_load = load i3 %l2_bit_pos

]]></Node>
<StgValue><ssdm name="l2_bit_pos_load"/></StgValue>
</operation>

<operation id="983" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc294.i:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_258_18_VITIS_LOOP_260_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="984" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc294.i:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="985" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc294.i:13 %select_ln255 = select i1 %icmp_ln260, i3 %add_ln2601_load, i3 %l2_bit_pos_1_load

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="986" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc294.i:16 %select_ln258_1 = select i1 %icmp_ln260, i3 %add_ln2601_load, i3 %l2_bit_pos_load

]]></Node>
<StgValue><ssdm name="select_ln258_1"/></StgValue>
</operation>

<operation id="987" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="3">
<![CDATA[
for.inc294.i:17 %zext_ln260 = zext i3 %select_ln255

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="988" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc294.i:21 %specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln255"/></StgValue>
</operation>

<operation id="989" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="2">
<![CDATA[
for.inc294.i:22 %l2_bit = load i2 %l2_temp_buffer_addr_3

]]></Node>
<StgValue><ssdm name="l2_bit"/></StgValue>
</operation>

<operation id="990" st_id="44" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc294.i:23 %l2_complete_level_1 = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %l2_complete_level_load_1, i32 %zext_ln260, i1 %l2_bit

]]></Node>
<StgValue><ssdm name="l2_complete_level_1"/></StgValue>
</operation>

<operation id="991" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc294.i:24 %l3_has_data = or i1 %l2_bit, i1 %l3_has_data_1

]]></Node>
<StgValue><ssdm name="l3_has_data"/></StgValue>
</operation>

<operation id="992" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc294.i:25 %l2_bit_pos_3 = add i3 %select_ln255, i3 1

]]></Node>
<StgValue><ssdm name="l2_bit_pos_3"/></StgValue>
</operation>

<operation id="993" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc294.i:27 %add_ln260 = add i3 %select_ln258_1, i3 2

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="994" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294.i:30 %store_ln256 = store i3 %select_ln258_1, i3 %l2_bit_pos

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="995" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc294.i:31 %store_ln260 = store i3 %add_ln260, i3 %add_ln2601

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="996" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294.i:33 %store_ln256 = store i3 %l2_bit_pos_3, i3 %l2_bit_pos_1

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="997" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc294.i:34 %store_ln255 = store i64 %l2_complete_level_1, i64 %l2_complete_level

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="998" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
for.inc294.i:35 %br_ln260 = br void %for.body279.i

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="999" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end296.i:0 %l2_complete_level_load = load i64 %l2_complete_level

]]></Node>
<StgValue><ssdm name="l2_complete_level_load"/></StgValue>
</operation>

<operation id="1000" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="4" op_0_bw="64">
<![CDATA[
for.end296.i:1 %trunc_ln258 = trunc i64 %l2_complete_level_load

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="1001" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.end296.i:2 %tmp_93 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %p_read_3, i32 0, i1 %l3_has_data_1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1002" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end296.i:3 %br_ln272 = br i1 %l3_has_data_1, void %if.end315.i, void %for.inc311.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="1003" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="3" op_0_bw="32">
<![CDATA[
for.inc311.i.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1004" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="512" op_0_bw="32">
<![CDATA[
for.inc311.i.preheader:1 %empty_86 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1005" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc311.i.preheader:2 %store_ln0 = store i512 %L2_bitmap_read_1, i512 %empty_86

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc311.i.preheader:3 %store_ln275 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1007" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
for.inc311.i.preheader:4 %br_ln275 = br void %for.inc311.i

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1008" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc311.i:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1009" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc311.i:1 %icmp_ln275 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln275"/></StgValue>
</operation>

<operation id="1010" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc311.i:2 %add_ln275 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="1011" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc311.i:3 %br_ln275 = br i1 %icmp_ln275, void %for.inc311.i.split, void %for.end313.i

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="1012" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="4" op_0_bw="3">
<![CDATA[
for.inc311.i.split:1 %zext_ln275 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="1013" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc311.i.split:5 %lshr_ln277 = lshr i4 %trunc_ln258, i4 %zext_ln275

]]></Node>
<StgValue><ssdm name="lshr_ln277"/></StgValue>
</operation>

<operation id="1014" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="4">
<![CDATA[
for.inc311.i.split:6 %bit_val = trunc i4 %lshr_ln277

]]></Node>
<StgValue><ssdm name="bit_val"/></StgValue>
</operation>

<operation id="1015" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="2" op_0_bw="3">
<![CDATA[
for.inc311.i.split:7 %trunc_ln278 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="1016" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="2">
<![CDATA[
for.inc311.i.split:8 %zext_ln278 = zext i2 %trunc_ln278

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="1017" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc311.i.split:9 %add_ln278 = add i32 %l2_write_pos_loc_0, i32 %zext_ln278

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="1018" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc311.i.split:10 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln278, i32 31

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1019" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="32">
<![CDATA[
for.inc311.i.split:11 %trunc_ln150_40 = trunc i32 %add_ln278

]]></Node>
<StgValue><ssdm name="trunc_ln150_40"/></StgValue>
</operation>

<operation id="1020" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc311.i.split:13 %sub_ln150_74 = sub i9 0, i9 %trunc_ln150_40

]]></Node>
<StgValue><ssdm name="sub_ln150_74"/></StgValue>
</operation>

<operation id="1021" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc311.i.split:20 %store_ln275 = store i3 %add_ln275, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1022" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.inc311.i.split:0 %p_load1028 = load i512 %empty_86

]]></Node>
<StgValue><ssdm name="p_load1028"/></StgValue>
</operation>

<operation id="1023" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc311.i.split:2 %specpipeline_ln275 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_57

]]></Node>
<StgValue><ssdm name="specpipeline_ln275"/></StgValue>
</operation>

<operation id="1024" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc311.i.split:3 %speclooptripcount_ln275 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln275"/></StgValue>
</operation>

<operation id="1025" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc311.i.split:4 %specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln275"/></StgValue>
</operation>

<operation id="1026" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="9">
<![CDATA[
for.inc311.i.split:12 %zext_ln150_81 = zext i9 %trunc_ln150_40

]]></Node>
<StgValue><ssdm name="zext_ln150_81"/></StgValue>
</operation>

<operation id="1027" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="9">
<![CDATA[
for.inc311.i.split:14 %zext_ln150_82 = zext i9 %sub_ln150_74

]]></Node>
<StgValue><ssdm name="zext_ln150_82"/></StgValue>
</operation>

<operation id="1028" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc311.i.split:15 %sub_ln150_75 = sub i10 0, i10 %zext_ln150_82

]]></Node>
<StgValue><ssdm name="sub_ln150_75"/></StgValue>
</operation>

<operation id="1029" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc311.i.split:16 %bit_offset_40 = select i1 %tmp_118, i10 %sub_ln150_75, i10 %zext_ln150_81

]]></Node>
<StgValue><ssdm name="bit_offset_40"/></StgValue>
</operation>

<operation id="1030" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="10">
<![CDATA[
for.inc311.i.split:17 %sext_ln150_40 = sext i10 %bit_offset_40

]]></Node>
<StgValue><ssdm name="sext_ln150_40"/></StgValue>
</operation>

<operation id="1031" st_id="47" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc311.i.split:18 %tmp_119 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %p_load1028, i32 %sext_ln150_40, i1 %bit_val

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1032" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc311.i.split:19 %store_ln151 = store i512 %tmp_119, i512 %empty_86

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1033" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
for.inc311.i.split:21 %br_ln275 = br void %for.inc311.i

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1034" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.end313.i:0 %p_load = load i512 %empty_86

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="1035" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.end313.i:1 %write_ln151 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L2_bitmap, i512 %p_load

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="1036" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end313.i:2 %add_ln280 = add i32 %l2_write_pos_loc_0, i32 4

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="1037" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
for.end313.i:3 %br_ln281 = br void %if.end315.i

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1038" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end315.i:0 %l2_write_pos_flag_1 = phi i1 1, void %for.end313.i, i1 %l2_write_pos_flag_0, void %for.end296.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_flag_1"/></StgValue>
</operation>

<operation id="1039" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end315.i:1 %l2_write_pos_new_1 = phi i32 %add_ln280, void %for.end313.i, i32 0, void %for.end296.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_new_1"/></StgValue>
</operation>

<operation id="1040" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end315.i:2 %l2_write_pos_loc_1 = phi i32 %add_ln280, void %for.end313.i, i32 %l2_write_pos_loc_0, void %for.end296.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_loc_1"/></StgValue>
</operation>

<operation id="1041" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end315.i:3 %l1_write_pos_load = load i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="l1_write_pos_load"/></StgValue>
</operation>

<operation id="1042" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end315.i:4 %l0_write_pos_load = load i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="l0_write_pos_load"/></StgValue>
</operation>

<operation id="1043" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end315.i:5 %add_ln286 = add i32 %l1_write_pos_load, i32 %l0_write_pos_load

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="1044" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end315.i:6 %add_ln286_1 = add i32 %l2_write_pos_loc_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln286_1"/></StgValue>
</operation>

<operation id="1045" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end315.i:7 %add_ln286_2 = add i32 %add_ln286_1, i32 %add_ln286

]]></Node>
<StgValue><ssdm name="add_ln286_2"/></StgValue>
</operation>

<operation id="1046" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.end315.i:8 %or_ln286_6 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i32, i32 %add_ln286_2, i32 %l0_write_pos_load, i32 %l1_write_pos_load, i32 %l2_write_pos_loc_1, i32 1

]]></Node>
<StgValue><ssdm name="or_ln286_6"/></StgValue>
</operation>

<operation id="1047" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end315.i:9 %br_ln0 = br i1 %l2_write_pos_flag_1, void %if.end315.i.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l2_write_pos_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln109 = store i32 %l2_write_pos_new_1, i32 %l2_write_pos

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="1049" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l2_write_pos_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %if.end315.i.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end315.i.new:0 %br_ln287 = br i1 %tmp_2, void %_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit, void %if.then322.i

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="1051" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="132" op_2_bw="32">
<![CDATA[
if.then322.i:0 %tmp_43 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i132P0A, i132 %retained_blocks_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1052" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then322.i:1 %br_ln292 = br i1 %tmp_43, void %if.end328.i, void %if.then327.i

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="1053" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="132" op_2_bw="132" op_3_bw="0">
<![CDATA[
if.then327.i:0 %write_ln294 = write void @_ssdm_op_Write.ap_fifo.volatile.i132P0A, i132 %retained_blocks_stream, i132 1152921504606846975

]]></Node>
<StgValue><ssdm name="write_ln294"/></StgValue>
</operation>

<operation id="1054" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
if.then327.i:1 %br_ln295 = br void %if.end328.i

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="1055" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="125" op_2_bw="32">
<![CDATA[
if.end328.i:0 %tmp_44 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i125P0A, i125 %early_trigger_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1056" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end328.i:1 %br_ln301 = br i1 %tmp_44, void %if.end334.i, void %if.then333.i

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="1057" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="125" op_2_bw="125" op_3_bw="0">
<![CDATA[
if.then333.i:0 %write_ln303 = write void @_ssdm_op_Write.ap_fifo.volatile.i125P0A, i125 %early_trigger_stream, i125 4398046511105

]]></Node>
<StgValue><ssdm name="write_ln303"/></StgValue>
</operation>

<operation id="1058" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
if.then333.i:1 %br_ln304 = br void %if.end334.i

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="1059" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
if.end334.i:0 %br_ln305 = br void %_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="1060" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1696" op_0_bw="1696" op_1_bw="512">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit:0 %newret = insertvalue i1696 <undef>, i512 %tmp_93

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="1061" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1696" op_0_bw="1696" op_1_bw="512">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit:1 %newret2 = insertvalue i1696 %newret, i512 %L1_bitmap_0_load

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="1062" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1696" op_0_bw="1696" op_1_bw="512">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit:2 %newret4 = insertvalue i1696 %newret2, i512 %L0_bitmap_0_load

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="1063" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1696" op_0_bw="1696" op_1_bw="160">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit:3 %newret6 = insertvalue i1696 %newret4, i160 %or_ln286_6

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="1064" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="1696">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.241.exit:4 %ret_ln151 = ret i1696 %newret6

]]></Node>
<StgValue><ssdm name="ret_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
