$date
	Thu Oct 17 01:12:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_BtoBCD $end
$var wire 8 ! BCD [7:0] $end
$var reg 4 " B [3:0] $end
$var integer 32 # i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#5
b1 #
#10
b1 !
b10 #
b1 "
#15
b10 !
b11 #
b10 "
#20
b11 !
b100 #
b11 "
#25
b100 !
b101 #
b100 "
#30
b101 !
b110 #
b101 "
#35
b110 !
b111 #
b110 "
#40
b111 !
b1000 #
b111 "
#45
b1000 !
b1001 #
b1000 "
#50
b1001 !
b1010 #
b1001 "
#55
b10000 !
b1011 #
b1010 "
#60
b10001 !
b1100 #
b1011 "
#65
b10010 !
b1101 #
b1100 "
#70
b10011 !
b1110 #
b1101 "
#75
b10100 !
b1111 #
b1110 "
#80
b10101 !
b10000 #
b1111 "
#85
b0 !
b10001 #
b0 "
