Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/imem_core.v" in library work
Compiling verilog file "ipcore_dir/dmem_core.v" in library work
Module <imem_core> compiled
Compiling verilog file "../regfile.v" in library work
Compiling verilog include file "../params.v"
Module <dmem_core> compiled
Compiling verilog file "../imem.v" in library work
Compiling verilog include file "../params.v"
Module <regfile> compiled
Compiling verilog file "ipcore_dir/vio2.v" in library work
Module <imem> compiled
Compiling verilog file "ipcore_dir/ila2.v" in library work
Module <vio2> compiled
Compiling verilog file "ipcore_dir/icon2.v" in library work
Module <ila2> compiled
Compiling verilog file "../dmem.v" in library work
Compiling verilog include file "../params.v"
Module <icon2> compiled
Compiling verilog file "../top.v" in library work
Module <dmem> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <dmem> in library <work>.

Analyzing hierarchy for module <imem> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:2211 - "ipcore_dir/icon2.v" line 51: Instantiating black box module <icon2>.
WARNING:Xst:2211 - "ipcore_dir/vio2.v" line 55: Instantiating black box module <vio2>.
WARNING:Xst:2211 - "ipcore_dir/ila2.v" line 61: Instantiating black box module <ila2>.
Module <top> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <icon_instance> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <icon_instance> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <vio_instance> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <vio_instance> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ila_instance> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ila_instance> in unit <top>.
Analyzing module <dmem> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/dmem_core.v" line 36: Instantiating black box module <dmem_core>.
WARNING:Xst:2211 - "ipcore_dir/dmem_core.v" line 44: Instantiating black box module <dmem_core>.
WARNING:Xst:2211 - "ipcore_dir/dmem_core.v" line 52: Instantiating black box module <dmem_core>.
WARNING:Xst:2211 - "ipcore_dir/dmem_core.v" line 60: Instantiating black box module <dmem_core>.
Module <dmem> is correct for synthesis.
 
Analyzing module <imem> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/imem_core.v" line 25: Instantiating black box module <imem_core>.
Module <imem> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <icon2>.
    Set property "SYN_NOPRUNE = 1" for unit <vio2>.
    Set property "SYN_NOPRUNE = 1" for unit <ila2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <regfile>.
    Related source file is "../regfile.v".
    Found 32-bit register for signal <rv1>.
    Found 32-bit register for signal <rv2>.
    Found 1024-bit register for signal <regfile>.
    Found 1-bit 32-to-1 multiplexer for signal <rv1$varindex0000>.
    Found 1-bit 32-to-1 multiplexer for signal <rv2$varindex0000>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <regfile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "../dmem.v".
WARNING:Xst:647 - Input <daddr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <addrb> equivalent to <addra> has been removed
    Register <addrc> equivalent to <addra> has been removed
    Register <addrd> equivalent to <addra> has been removed
    Found 32-bit register for signal <outdata>.
    Found 10-bit register for signal <addra>.
    Found 8-bit register for signal <dina>.
    Found 8-bit register for signal <dinb>.
    Found 8-bit register for signal <dinc>.
    Found 8-bit register for signal <dind>.
    Found 1-bit register for signal <wea>.
    Found 1-bit 4-to-1 multiplexer for signal <wea$mux0000> created at line 80.
    Found 1-bit register for signal <web>.
    Found 1-bit 4-to-1 multiplexer for signal <web$mux0000> created at line 80.
    Found 1-bit register for signal <wec>.
    Found 1-bit 4-to-1 multiplexer for signal <wec$mux0000> created at line 80.
    Found 1-bit register for signal <wed>.
    Found 1-bit 4-to-1 multiplexer for signal <wed$mux0000> created at line 80.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <dmem> synthesized.


Synthesizing Unit <imem>.
    Related source file is "../imem.v".
WARNING:Xst:647 - Input <iaddr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <imem> synthesized.


Synthesizing Unit <top>.
    Related source file is "../top.v".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 44
 1-bit register                                        : 4
 10-bit register                                       : 1
 32-bit register                                       : 35
 8-bit register                                        : 4
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/icon2.ngc>.
Reading core <ipcore_dir/vio2.ngc>.
Reading core <ipcore_dir/ila2.ngc>.
Reading core <ipcore_dir/dmem_core.ngc>.
Reading core <ipcore_dir/imem_core.ngc>.
Loading core <icon2> for timing and area information for instance <icon_instance>.
Loading core <vio2> for timing and area information for instance <vio_instance>.
Loading core <ila2> for timing and area information for instance <ila_instance>.
Loading core <dmem_core> for timing and area information for instance <dmem_inst_1>.
Loading core <dmem_core> for timing and area information for instance <dmem_inst_2>.
Loading core <dmem_core> for timing and area information for instance <dmem_inst_3>.
Loading core <dmem_core> for timing and area information for instance <dmem_inst_4>.
Loading core <imem_core> for timing and area information for instance <imem_inst>.
INFO:Xst:2261 - The FF/Latch <rv1_1> in Unit <regfile_instance> is equivalent to the following 61 FFs/Latches, which will be removed : <rv1_2> <rv1_3> <rv1_4> <rv1_5> <rv1_6> <rv1_7> <rv1_8> <rv1_9> <rv1_10> <rv1_11> <rv1_12> <rv1_13> <rv1_14> <rv1_15> <rv1_16> <rv1_17> <rv1_18> <rv1_19> <rv1_20> <rv1_21> <rv1_22> <rv1_23> <rv1_24> <rv1_25> <rv1_26> <rv1_27> <rv1_28> <rv1_29> <rv1_30> <rv1_31> <rv2_1> <rv2_2> <rv2_3> <rv2_4> <rv2_5> <rv2_6> <rv2_7> <rv2_8> <rv2_9> <rv2_10> <rv2_11> <rv2_12> <rv2_13> <rv2_14> <rv2_15> <rv2_16> <rv2_17> <rv2_18> <rv2_19> <rv2_20> <rv2_21> <rv2_22> <rv2_23> <rv2_24> <rv2_25> <rv2_26> <rv2_27> <rv2_28> <rv2_29> <rv2_30> <rv2_31> 
WARNING:Xst:1710 - FF/Latch <rv1_1> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_31> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_30> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_29> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_28> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_27> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_26> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_25> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_24> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_23> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_22> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_21> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_20> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_19> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_18> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_17> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_0> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_1> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_2> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_3> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_4> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_5> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_6> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_7> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_8> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_9> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_10> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_11> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_12> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_13> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_14> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_15> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regfile_0_16> (without init value) has a constant value of 0 in block <regfile_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <rv2<31:1>> (without init value) have a constant value of 0 in block <regfile>.
WARNING:Xst:2404 -  FFs/Latches <rv1<31:1>> (without init value) have a constant value of 0 in block <regfile>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <regfile_0_31> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_30> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_29> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_28> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_27> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_26> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_25> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_24> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_23> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_22> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_21> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_20> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_19> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_18> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_17> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_16> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_15> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_14> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_13> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_12> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_11> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_10> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_9> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_8> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_7> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_6> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_5> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_4> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_3> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_2> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_1> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regfile_0_0> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rv2> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rv1> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <dmem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 48.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[100].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[101].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[102].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[103].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[104].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[105].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[110].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[111].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[106].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[107].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[112].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[113].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[108].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[114].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[115].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[120].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[116].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[121].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[117].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[122].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[123].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[118].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[119].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[124].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[125].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[126].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[65].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[70].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[71].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[72].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[67].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[73].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[68].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[69].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[75].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[80].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[81].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[76].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[77].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[78].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[84].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[79].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[90].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[85].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[91].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[86].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[92].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[87].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[88].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[89].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[94].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[95].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[96].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[97].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[98].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[99].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 1493
#      BUF                         : 1
#      GND                         : 9
#      INV                         : 136
#      LUT1                        : 64
#      LUT2                        : 179
#      LUT3                        : 679
#      LUT4                        : 167
#      LUT4_L                      : 1
#      MUXCY                       : 9
#      MUXCY_L                     : 128
#      MUXF5                       : 33
#      MUXF6                       : 11
#      MUXF7                       : 1
#      VCC                         : 8
#      XORCY                       : 67
# FlipFlops/Latches                : 3421
#      FD                          : 206
#      FDC                         : 1
#      FDCE                        : 284
#      FDE                         : 1740
#      FDP                         : 129
#      FDPE                        : 261
#      FDR                         : 300
#      FDRE                        : 479
#      FDRS                        : 4
#      FDS                         : 16
#      LDC                         : 1
# RAMS                             : 11
#      RAMB16_S18_S18              : 6
#      RAMB16_S1_S36               : 5
# Shift Registers                  : 388
#      SRL16                       : 128
#      SRL16E                      : 1
#      SRLC16E                     : 259
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# Others                           : 4
#      BSCAN_SPARTAN3              : 1
#      TIMESPEC                    : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     2236  out of   4656    48%  
 Number of Slice Flip Flops:           3421  out of   9312    36%  
 Number of 4 input LUTs:               1614  out of   9312    17%  
    Number used as logic:              1226
    Number used as Shift registers:     388
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    232     0%  
 Number of BRAMs:                        11  out of     20    55%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                                                                                                                             | Load  |
----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                          | BUFG                                                                                                                                              | 1274  |
icon_instance/U0/iUPDATE_OUT                                                            | NONE(icon_instance/U0/U_ICON/U_iDATA_CMD)                                                                                                         | 1     |
clk                                                                                     | BUFGP                                                                                                                                             | 2293  |
imem_instance/imem_inst/douta<0>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<1>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<2>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<3>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<4>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<5>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<6>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<7>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<8>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<9>                                                        | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING)                                                                                  | 2     |
imem_instance/imem_inst/douta<10>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<11>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<12>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<13>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<14>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<15>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<16>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<17>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<18>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<19>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<20>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<21>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<22>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<23>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<24>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<25>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<26>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<27>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<28>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<29>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<30>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
imem_instance/imem_inst/douta<31>                                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_0                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_1                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_2                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_3                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_4                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_5                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_6                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_7                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_8                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_9                                                                 | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_10                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_11                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_12                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_13                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_14                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_15                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_16                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_17                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_18                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_19                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_20                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_21                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_22                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_23                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_24                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_25                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_26                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_27                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_28                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_29                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_30                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
dmem_instance/outdata_31                                                                | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_RISING)                                                                                 | 2     |
N0                                                                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[64].SYNC_IN_CELL/U_RISING)                                                                                 | 128   |
icon_instance/CONTROL1<13>(icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                          | 1     |
imem_instance/imem_inst/N1                                                              | NONE(imem_instance/imem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)    | 2     |
dmem_instance/dmem_inst_4/N1                                                            | NONE(dmem_instance/dmem_inst_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram)| 1     |
dmem_instance/dmem_inst_3/N1                                                            | NONE(dmem_instance/dmem_inst_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram)| 1     |
dmem_instance/dmem_inst_2/N1                                                            | NONE(dmem_instance/dmem_inst_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram)| 1     |
dmem_instance/dmem_inst_1/N1                                                            | NONE(dmem_instance/dmem_inst_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram)| 1     |
----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                     | Buffer(FF name)                                                                                                          | Load  |
-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
ila_instance/N0(ila_instance/XST_GND:G)                                                                            | NONE(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                           | 129   |
vio_instance/U0/I_VIO/RESET(vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                                     | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING)                                                        | 128   |
vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1(vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1:O)             | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_FALLING)                                                       | 128   |
icon_instance/CONTROL1<20>(icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                           | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
icon_instance/CONTROL1<21>(icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE:O)                           | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
icon_instance/CONTROL1<22>(icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE:O)                           | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
icon_instance/CONTROL1<23>(icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE:O)                           | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
icon_instance/U0/U_ICON/U_CMD/iSEL_n(icon_instance/U0/U_ICON/U_CMD/U_SEL_n:O)                                      | NONE(icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                          | 10    |
ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
ila_instance/U0/I_NO_D.U_ILA/iRESET<1>(ila_instance/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 4     |
vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/iCLR(vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR:O)                        | NONE(vio_instance/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0)                                                                      | 4     |
ila_instance/U0/I_NO_D.U_ILA/iARM(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
icon_instance/CONTROL1<13>(icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                           | NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
icon_instance/U0/U_ICON/iSEL_n(icon_instance/U0/U_ICON/U_iSEL_n:O)                                                 | NONE(icon_instance/U0/U_ICON/U_iDATA_CMD)                                                                                | 1     |
ila_instance/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.798ns (Maximum Frequency: 102.064MHz)
   Minimum input arrival time before clock: 0.625ns
   Maximum output required time after clock: 0.514ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 8.703ns (frequency: 114.903MHz)
  Total number of paths / destination ports: 17386 / 1831
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  21.297ns
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          icon_instance/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      8.703ns (Levels of Logic = 9)
  Source Clock:         icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 30.000ns

  Data Path: ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to icon_instance/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>)
     LUT3:I1->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_7)
     MUXF5:I0->O           1   0.278   0.357  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5)
     INV:I->O              1   0.612   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<2>2_INV_0 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<2>2)
     MUXF5:I0->O           1   0.278   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<2>_f5 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.387  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_instance'
     begin scope: 'icon_instance'
     LUT4:I2->O            1   0.612   0.509  U0/U_ICON/iCORE_ID<1>1 (U0/U_ICON/iCORE_ID<1>1)
     LUT2:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      8.703ns (6.598ns logic, 2.105ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 3.016ns (frequency: 331.587MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  11.984ns
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 15.000ns

  Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD (FF) to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.612   0.643  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.795          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      3.016ns (1.921ns logic, 1.095ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.798ns
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD (FF) to icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 5.909ns (frequency: 169.244MHz)
  Total number of paths / destination ports: 2447 / 825
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.909ns
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[289].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      5.909ns (Levels of Logic = 3)
  Source Clock:         icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns

  Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF) to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[289].UPDATE_CELL/GEN_CLK.USER_REG (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   1.074  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.612   1.103  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O          581   0.612   1.198  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE (CONTROL0<5>)
     end scope: 'icon_instance'
     begin scope: 'vio_instance'
     FDRE:R                    0.795          U0/I_VIO/GEN_UPDATE_OUT[289].UPDATE_CELL/GEN_CLK.USER_REG
    ----------------------------------------
    Total                      5.909ns (2.533ns logic, 3.376ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 8.703ns (frequency: 114.903MHz)
  Total number of paths / destination ports: 1599 / 1580
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  8.703ns
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          icon_instance/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      8.703ns (Levels of Logic = 9)
  Source Clock:         icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to icon_instance/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>)
     LUT3:I1->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_7)
     MUXF5:I0->O           1   0.278   0.357  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5)
     INV:I->O              1   0.612   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<2>2_INV_0 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<2>2)
     MUXF5:I0->O           1   0.278   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<2>_f5 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.387  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_instance'
     begin scope: 'icon_instance'
     LUT4:I2->O            1   0.612   0.509  U0/U_ICON/iCORE_ID<1>1 (U0/U_ICON/iCORE_ID<1>1)
     LUT2:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      8.703ns (6.598ns logic, 2.105ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 5.624ns (frequency: 177.798MHz)
  Total number of paths / destination ports: 3 / 3
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.624ns
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.624ns (Levels of Logic = 6)
  Source Clock:         icon_instance/CONTROL1<13> falling at 0.000ns
  Destination Clock:    icon_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH) to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.509  U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL)
     LUT3:I0->O            3   0.612   0.481  U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1 (U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat)
     LUT3:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F (N44)
     MUXF5:I0->O           1   0.278   0.387  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91 (U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91)
     LUT4:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F (N42)
     MUXF5:I0->O           1   0.278   0.387  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5 (U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1)
     LUT4:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.624ns (3.860ns logic, 1.764ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to icon_instance.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to icon_instance.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to vio_instance.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to vio_instance.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ila_instance.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ila_instance.


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 23.70 secs
 
--> 


Total memory usage is 560280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :  259 (   0 filtered)

