

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s'
================================================================
* Date:           Sun Dec 10 17:37:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.221 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      149|      149| 1.490 us | 1.490 us |  149|  149|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s  |      148|      148| 1.480 us | 1.480 us |  148|  148|   none  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      1|     962|   1716|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    177|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     967|   1895|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s  |        2|      1|  962|  1716|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                           |                                                                     |        2|      1|  962|  1716|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  15|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |data_V_data_0_V_read  |   9|          2|    1|          2|
    |data_V_data_1_V_read  |   9|          2|    1|          2|
    |data_V_data_2_V_read  |   9|          2|    1|          2|
    |data_V_data_3_V_read  |   9|          2|    1|          2|
    |data_V_data_4_V_read  |   9|          2|    1|          2|
    |data_V_data_5_V_read  |   9|          2|    1|          2|
    |data_V_data_6_V_read  |   9|          2|    1|          2|
    |data_V_data_7_V_read  |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |res_V_data_0_V_write  |   9|          2|    1|          2|
    |res_V_data_1_V_write  |   9|          2|    1|          2|
    |res_V_data_2_V_write  |   9|          2|    1|          2|
    |res_V_data_3_V_write  |   9|          2|    1|          2|
    |res_V_data_4_V_write  |   9|          2|    1|          2|
    |res_V_data_5_V_write  |   9|          2|    1|          2|
    |res_V_data_6_V_write  |   9|          2|    1|          2|
    |res_V_data_7_V_write  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 177|         39|   19|         39|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                            | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  2|   0|    2|          0|
    |ap_done_reg                                                                                  |  1|   0|    1|          0|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                               |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                        |  5|   0|    5|          0|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|start_out                | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|start_write              | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_0_V                        |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_0_V                        |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                        data_V_data_0_V                        |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_1_V                        |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_1_V                        |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                        data_V_data_1_V                        |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_2_V                        |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_2_V                        |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                        data_V_data_2_V                        |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_3_V                        |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_3_V                        |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                        data_V_data_3_V                        |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_4_V                        |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_4_V                        |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                        data_V_data_4_V                        |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_5_V                        |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_5_V                        |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                        data_V_data_5_V                        |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_6_V                        |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_6_V                        |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                        data_V_data_6_V                        |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_7_V                        |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_7_V                        |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                        data_V_data_7_V                        |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                         res_V_data_0_V                        |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_0_V                        |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                         res_V_data_0_V                        |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                         res_V_data_1_V                        |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_1_V                        |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                         res_V_data_1_V                        |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                         res_V_data_2_V                        |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_2_V                        |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                         res_V_data_2_V                        |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                         res_V_data_3_V                        |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_3_V                        |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                         res_V_data_3_V                        |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                         res_V_data_4_V                        |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_4_V                        |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                         res_V_data_4_V                        |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                         res_V_data_5_V                        |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_5_V                        |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                         res_V_data_5_V                        |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                         res_V_data_6_V                        |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_6_V                        |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                         res_V_data_6_V                        |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                         res_V_data_7_V                        |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                         res_V_data_7_V                        |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                         res_V_data_7_V                        |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

