--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/jy/Desktop/20171123/ppl/ppl.ise -intstyle ise -e 3 -s 4 -xml
Pipeline_Demo Pipeline_Demo.ncd -o Pipeline_Demo.twr Pipeline_Demo.pcf -ucf
Pipeline_Demo.ucf

Design file:              Pipeline_Demo.ncd
Physical constraint file: Pipeline_Demo.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock_pc to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cathodes<0> |   19.394(R)|clock_pc_BUFGP    |   0.000|
            |   18.339(F)|clock_pc_BUFGP    |   0.000|
cathodes<1> |   18.650(R)|clock_pc_BUFGP    |   0.000|
            |   18.166(F)|clock_pc_BUFGP    |   0.000|
cathodes<2> |   20.124(R)|clock_pc_BUFGP    |   0.000|
            |   19.531(F)|clock_pc_BUFGP    |   0.000|
cathodes<3> |   20.409(R)|clock_pc_BUFGP    |   0.000|
            |   20.110(F)|clock_pc_BUFGP    |   0.000|
cathodes<4> |   20.479(R)|clock_pc_BUFGP    |   0.000|
            |   19.897(F)|clock_pc_BUFGP    |   0.000|
cathodes<5> |   19.339(R)|clock_pc_BUFGP    |   0.000|
            |   19.005(F)|clock_pc_BUFGP    |   0.000|
cathodes<6> |   19.702(R)|clock_pc_BUFGP    |   0.000|
            |   18.525(F)|clock_pc_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock_pc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pc       |   17.079|   11.515|    7.304|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_ssd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_ssd      |    4.973|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
------------------+---------------+---------+
Source Pad        |Destination Pad|  Delay  |
------------------+---------------+---------+
switch_pc         |cathodes<0>    |   14.102|
switch_pc         |cathodes<1>    |   14.023|
switch_pc         |cathodes<2>    |   15.257|
switch_pc         |cathodes<3>    |   15.710|
switch_pc         |cathodes<4>    |   15.543|
switch_pc         |cathodes<5>    |   14.605|
switch_pc         |cathodes<6>    |   13.923|
switch_register<0>|cathodes<0>    |   15.586|
switch_register<0>|cathodes<1>    |   14.889|
switch_register<0>|cathodes<2>    |   16.204|
switch_register<0>|cathodes<3>    |   16.833|
switch_register<0>|cathodes<4>    |   16.620|
switch_register<0>|cathodes<5>    |   15.728|
switch_register<0>|cathodes<6>    |   15.394|
switch_register<1>|cathodes<0>    |   15.745|
switch_register<1>|cathodes<1>    |   15.391|
switch_register<1>|cathodes<2>    |   16.650|
switch_register<1>|cathodes<3>    |   17.335|
switch_register<1>|cathodes<4>    |   17.122|
switch_register<1>|cathodes<5>    |   16.230|
switch_register<1>|cathodes<6>    |   15.304|
switch_register<2>|cathodes<0>    |   15.157|
switch_register<2>|cathodes<1>    |   14.781|
switch_register<2>|cathodes<2>    |   16.255|
switch_register<2>|cathodes<3>    |   16.441|
switch_register<2>|cathodes<4>    |   16.610|
switch_register<2>|cathodes<5>    |   15.336|
switch_register<2>|cathodes<6>    |   15.411|
switch_register<3>|cathodes<0>    |   14.790|
switch_register<3>|cathodes<1>    |   14.774|
switch_register<3>|cathodes<2>    |   15.961|
switch_register<3>|cathodes<3>    |   16.646|
switch_register<3>|cathodes<4>    |   16.519|
switch_register<3>|cathodes<5>    |   15.541|
switch_register<3>|cathodes<6>    |   14.718|
switch_register<4>|cathodes<0>    |   13.651|
switch_register<4>|cathodes<1>    |   13.428|
switch_register<4>|cathodes<2>    |   14.723|
switch_register<4>|cathodes<3>    |   15.335|
switch_register<4>|cathodes<4>    |   15.526|
switch_register<4>|cathodes<5>    |   14.230|
switch_register<4>|cathodes<6>    |   13.928|
------------------+---------------+---------+


Analysis completed Thu Nov 23 16:26:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



