{
  "module_name": "eeprom.h",
  "hash_id": "895c92b8f225a3279df7a7b23fa38e231939bc0659e0b76ea24889369f1e87f0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath5k/eeprom.h",
  "human_readable_source": " \n\n \n#define\tAR5K_EEPROM_PCIE_OFFSET\t\t0x02\t \n#define\tAR5K_EEPROM_PCIE_SERDES_SECTION\t0x40\t \n#define AR5K_EEPROM_MAGIC\t\t0x003d\t \n#define AR5K_EEPROM_MAGIC_VALUE\t\t0x5aa5\t \n\n#define\tAR5K_EEPROM_IS_HB63\t\t0x000b\t \n\n#define AR5K_EEPROM_RFKILL\t\t0x0f\n#define AR5K_EEPROM_RFKILL_GPIO_SEL\t0x0000001c\n#define AR5K_EEPROM_RFKILL_GPIO_SEL_S\t2\n#define AR5K_EEPROM_RFKILL_POLARITY\t0x00000002\n#define AR5K_EEPROM_RFKILL_POLARITY_S\t1\n\n#define AR5K_EEPROM_REG_DOMAIN\t\t0x00bf\t \n\n \n#define AR5K_EEPROM_SIZE_LOWER\t\t0x1b  \n#define AR5K_EEPROM_SIZE_UPPER\t\t0x1c  \n#define AR5K_EEPROM_SIZE_UPPER_MASK\t0xfff0\n#define AR5K_EEPROM_SIZE_UPPER_SHIFT\t4\n#define AR5K_EEPROM_SIZE_ENDLOC_SHIFT\t12\n\n#define AR5K_EEPROM_CHECKSUM\t\t0x00c0\t \n#define AR5K_EEPROM_INFO_BASE\t\t0x00c0\t \n#define AR5K_EEPROM_INFO_MAX\t\t(0x400 - AR5K_EEPROM_INFO_BASE)\n#define AR5K_EEPROM_INFO_CKSUM\t\t0xffff\n#define AR5K_EEPROM_INFO(_n)\t\t(AR5K_EEPROM_INFO_BASE + (_n))\n\n#define AR5K_EEPROM_VERSION\t\tAR5K_EEPROM_INFO(1)\t \n#define AR5K_EEPROM_VERSION_3_0\t\t0x3000\t \n#define AR5K_EEPROM_VERSION_3_1\t\t0x3001\t \n#define AR5K_EEPROM_VERSION_3_2\t\t0x3002\t \n#define AR5K_EEPROM_VERSION_3_3\t\t0x3003\t \n#define AR5K_EEPROM_VERSION_3_4\t\t0x3004\t \n#define AR5K_EEPROM_VERSION_4_0\t\t0x4000\t \n#define AR5K_EEPROM_VERSION_4_1\t\t0x4001\t \n#define AR5K_EEPROM_VERSION_4_2\t\t0x4002\t \n#define AR5K_EEPROM_VERSION_4_3\t\t0x4003\t \n#define AR5K_EEPROM_VERSION_4_4\t\t0x4004\n#define AR5K_EEPROM_VERSION_4_5\t\t0x4005\n#define AR5K_EEPROM_VERSION_4_6\t\t0x4006\t \n#define AR5K_EEPROM_VERSION_4_7\t\t0x3007\t \n#define AR5K_EEPROM_VERSION_4_9\t\t0x4009\t \n#define AR5K_EEPROM_VERSION_5_0\t\t0x5000\t \n#define AR5K_EEPROM_VERSION_5_1\t\t0x5001\t \n#define AR5K_EEPROM_VERSION_5_3\t\t0x5003\t \n\n#define AR5K_EEPROM_MODE_11A\t\t0\n#define AR5K_EEPROM_MODE_11B\t\t1\n#define AR5K_EEPROM_MODE_11G\t\t2\n\n#define AR5K_EEPROM_HDR\t\t\tAR5K_EEPROM_INFO(2)\t \n#define AR5K_EEPROM_HDR_11A(_v)\t\t(((_v) >> AR5K_EEPROM_MODE_11A) & 0x1)\n#define AR5K_EEPROM_HDR_11B(_v)\t\t(((_v) >> AR5K_EEPROM_MODE_11B) & 0x1)\n#define AR5K_EEPROM_HDR_11G(_v)\t\t(((_v) >> AR5K_EEPROM_MODE_11G) & 0x1)\n#define AR5K_EEPROM_HDR_T_2GHZ_DIS(_v)\t(((_v) >> 3) & 0x1)\t \n#define AR5K_EEPROM_HDR_T_5GHZ_DBM(_v)\t(((_v) >> 4) & 0x7f)\t \n#define AR5K_EEPROM_HDR_DEVICE(_v)\t(((_v) >> 11) & 0x7)\t \n#define AR5K_EEPROM_HDR_RFKILL(_v)\t(((_v) >> 14) & 0x1)\t \n#define AR5K_EEPROM_HDR_T_5GHZ_DIS(_v)\t(((_v) >> 15) & 0x1)\t \n\n \n#define AR5K_EEPROM_OFF(_v, _v3_0, _v3_3) \\\n\t(((_v) >= AR5K_EEPROM_VERSION_3_3) ? _v3_3 : _v3_0)\n\n#define AR5K_EEPROM_ANT_GAIN(_v)\tAR5K_EEPROM_OFF(_v, 0x00c4, 0x00c3)\n#define AR5K_EEPROM_ANT_GAIN_5GHZ(_v)\t((s8)(((_v) >> 8) & 0xff))\n#define AR5K_EEPROM_ANT_GAIN_2GHZ(_v)\t((s8)((_v) & 0xff))\n\n \n#define AR5K_EEPROM_MISC0\t\tAR5K_EEPROM_INFO(4)\n#define AR5K_EEPROM_EARSTART(_v)\t((_v) & 0xfff)\n#define AR5K_EEPROM_HDR_XR2_DIS(_v)\t(((_v) >> 12) & 0x1)\n#define AR5K_EEPROM_HDR_XR5_DIS(_v)\t(((_v) >> 13) & 0x1)\n#define AR5K_EEPROM_EEMAP(_v)\t\t(((_v) >> 14) & 0x3)\n\n#define AR5K_EEPROM_MISC1\t\t\tAR5K_EEPROM_INFO(5)\n#define AR5K_EEPROM_TARGET_PWRSTART(_v)\t\t((_v) & 0xfff)\n#define AR5K_EEPROM_HAS32KHZCRYSTAL(_v)\t\t(((_v) >> 14) & 0x1)\t \n#define AR5K_EEPROM_HAS32KHZCRYSTAL_OLD(_v)\t(((_v) >> 15) & 0x1)\n\n#define AR5K_EEPROM_MISC2\t\t\tAR5K_EEPROM_INFO(6)\n#define AR5K_EEPROM_EEP_FILE_VERSION(_v)\t(((_v) >> 8) & 0xff)\n#define AR5K_EEPROM_EAR_FILE_VERSION(_v)\t((_v) & 0xff)\n\n#define AR5K_EEPROM_MISC3\t\tAR5K_EEPROM_INFO(7)\n#define AR5K_EEPROM_ART_BUILD_NUM(_v)\t(((_v) >> 10) & 0x3f)\n#define AR5K_EEPROM_EAR_FILE_ID(_v)\t((_v) & 0xff)\n\n#define AR5K_EEPROM_MISC4\t\tAR5K_EEPROM_INFO(8)\n#define AR5K_EEPROM_CAL_DATA_START(_v)\t(((_v) >> 4) & 0xfff)\n#define AR5K_EEPROM_MASK_R0(_v)\t\t(((_v) >> 2) & 0x3)\t \n#define AR5K_EEPROM_MASK_R1(_v)\t\t((_v) & 0x3)\t\t \n\n#define AR5K_EEPROM_MISC5\t\tAR5K_EEPROM_INFO(9)\n#define AR5K_EEPROM_COMP_DIS(_v)\t((_v) & 0x1)\t\t \n#define AR5K_EEPROM_AES_DIS(_v)\t\t(((_v) >> 1) & 0x1)\t \n#define AR5K_EEPROM_FF_DIS(_v)\t\t(((_v) >> 2) & 0x1)\t \n#define AR5K_EEPROM_BURST_DIS(_v)\t(((_v) >> 3) & 0x1)\t \n#define AR5K_EEPROM_MAX_QCU(_v)\t\t(((_v) >> 4) & 0xf)\t \n#define AR5K_EEPROM_HEAVY_CLIP_EN(_v)\t(((_v) >> 8) & 0x1)\t \n#define AR5K_EEPROM_KEY_CACHE_SIZE(_v)\t(((_v) >> 12) & 0xf)\t \n\n#define AR5K_EEPROM_MISC6\t\tAR5K_EEPROM_INFO(10)\n#define AR5K_EEPROM_TX_CHAIN_DIS\t((_v) & 0x7)\t\t \n#define AR5K_EEPROM_RX_CHAIN_DIS\t(((_v) >> 3) & 0x7)\t \n#define AR5K_EEPROM_FCC_MID_EN\t\t(((_v) >> 6) & 0x1)\t \n#define AR5K_EEPROM_JAP_U1EVEN_EN\t(((_v) >> 7) & 0x1)\t \n#define AR5K_EEPROM_JAP_U2_EN\t\t(((_v) >> 8) & 0x1)\t \n#define AR5K_EEPROM_JAP_MID_EN\t\t(((_v) >> 9) & 0x1)\t \n#define AR5K_EEPROM_JAP_U1ODD_EN\t(((_v) >> 10) & 0x1)\t \n#define AR5K_EEPROM_JAP_11A_NEW_EN\t(((_v) >> 11) & 0x1)\t \n\n \n#define AR5K_EEPROM_MODES_11A(_v)\tAR5K_EEPROM_OFF(_v, 0x00c5, 0x00d4)\n#define AR5K_EEPROM_MODES_11B(_v)\tAR5K_EEPROM_OFF(_v, 0x00d0, 0x00f2)\n#define AR5K_EEPROM_MODES_11G(_v)\tAR5K_EEPROM_OFF(_v, 0x00da, 0x010d)\n#define AR5K_EEPROM_CTL(_v)\t\tAR5K_EEPROM_OFF(_v, 0x00e4, 0x0128)\t \n#define AR5K_EEPROM_GROUPS_START(_v)\tAR5K_EEPROM_OFF(_v, 0x0100, 0x0150)\t \n#define AR5K_EEPROM_GROUP1_OFFSET\t0x0\n#define AR5K_EEPROM_GROUP2_OFFSET\t0x5\n#define AR5K_EEPROM_GROUP3_OFFSET\t0x37\n#define AR5K_EEPROM_GROUP4_OFFSET\t0x46\n#define AR5K_EEPROM_GROUP5_OFFSET\t0x55\n#define AR5K_EEPROM_GROUP6_OFFSET\t0x65\n#define AR5K_EEPROM_GROUP7_OFFSET\t0x69\n#define AR5K_EEPROM_GROUP8_OFFSET\t0x6f\n\n#define AR5K_EEPROM_TARGET_PWR_OFF_11A(_v)\tAR5K_EEPROM_OFF(_v, AR5K_EEPROM_GROUPS_START(_v) + \\\n\t\t\t\t\t\t\t\tAR5K_EEPROM_GROUP5_OFFSET, 0x0000)\n#define AR5K_EEPROM_TARGET_PWR_OFF_11B(_v)\tAR5K_EEPROM_OFF(_v, AR5K_EEPROM_GROUPS_START(_v) + \\\n\t\t\t\t\t\t\t\tAR5K_EEPROM_GROUP6_OFFSET, 0x0010)\n#define AR5K_EEPROM_TARGET_PWR_OFF_11G(_v)\tAR5K_EEPROM_OFF(_v, AR5K_EEPROM_GROUPS_START(_v) + \\\n\t\t\t\t\t\t\t\tAR5K_EEPROM_GROUP7_OFFSET, 0x0014)\n\n \n#define AR5K_EEPROM_OBDB0_2GHZ\t\t0x00ec\n#define AR5K_EEPROM_OBDB1_2GHZ\t\t0x00ed\n\n#define AR5K_EEPROM_PROTECT\t\t0x003f\t \n#define AR5K_EEPROM_PROTECT_RD_0_31\t0x0001\t \n#define AR5K_EEPROM_PROTECT_WR_0_31\t0x0002\t \n#define AR5K_EEPROM_PROTECT_RD_32_63\t0x0004\t \n#define AR5K_EEPROM_PROTECT_WR_32_63\t0x0008\n#define AR5K_EEPROM_PROTECT_RD_64_127\t0x0010\t \n#define AR5K_EEPROM_PROTECT_WR_64_127\t0x0020\n#define AR5K_EEPROM_PROTECT_RD_128_191\t0x0040\t \n#define AR5K_EEPROM_PROTECT_WR_128_191\t0x0080\n#define AR5K_EEPROM_PROTECT_RD_192_207\t0x0100\t \n#define AR5K_EEPROM_PROTECT_WR_192_207\t0x0200\n#define AR5K_EEPROM_PROTECT_RD_208_223\t0x0400\t \n#define AR5K_EEPROM_PROTECT_WR_208_223\t0x0800\n#define AR5K_EEPROM_PROTECT_RD_224_239\t0x1000\t \n#define AR5K_EEPROM_PROTECT_WR_224_239\t0x2000\n#define AR5K_EEPROM_PROTECT_RD_240_255\t0x4000\t \n#define AR5K_EEPROM_PROTECT_WR_240_255\t0x8000\n\n \n#define AR5K_EEPROM_EEP_SCALE\t\t100\n#define AR5K_EEPROM_EEP_DELTA\t\t10\n#define AR5K_EEPROM_N_MODES\t\t3\n#define AR5K_EEPROM_N_5GHZ_CHAN\t\t10\n#define AR5K_EEPROM_N_5GHZ_RATE_CHAN\t8\n#define AR5K_EEPROM_N_2GHZ_CHAN\t\t3\n#define AR5K_EEPROM_N_2GHZ_CHAN_2413\t4\n#define\tAR5K_EEPROM_N_2GHZ_CHAN_MAX\t4\n#define AR5K_EEPROM_MAX_CHAN\t\t10\n#define AR5K_EEPROM_N_PWR_POINTS_5111\t11\n#define AR5K_EEPROM_N_PCDAC\t\t11\n#define AR5K_EEPROM_N_PHASE_CAL\t\t5\n#define AR5K_EEPROM_N_TEST_FREQ\t\t8\n#define AR5K_EEPROM_N_EDGES\t\t8\n#define AR5K_EEPROM_N_INTERCEPTS\t11\n#define AR5K_EEPROM_FREQ_M(_v)\t\tAR5K_EEPROM_OFF(_v, 0x7f, 0xff)\n#define AR5K_EEPROM_PCDAC_M\t\t0x3f\n#define AR5K_EEPROM_PCDAC_START\t\t1\n#define AR5K_EEPROM_PCDAC_STOP\t\t63\n#define AR5K_EEPROM_PCDAC_STEP\t\t1\n#define AR5K_EEPROM_NON_EDGE_M\t\t0x40\n#define AR5K_EEPROM_CHANNEL_POWER\t8\n#define AR5K_EEPROM_N_OBDB\t\t4\n#define AR5K_EEPROM_OBDB_DIS\t\t0xffff\n#define AR5K_EEPROM_CHANNEL_DIS\t\t0xff\n#define AR5K_EEPROM_SCALE_OC_DELTA(_x)\t(((_x) * 2) / 10)\n#define AR5K_EEPROM_N_CTLS(_v)\t\tAR5K_EEPROM_OFF(_v, 16, 32)\n#define AR5K_EEPROM_MAX_CTLS\t\t32\n#define AR5K_EEPROM_N_PD_CURVES\t\t4\n#define AR5K_EEPROM_N_XPD0_POINTS\t4\n#define AR5K_EEPROM_N_XPD3_POINTS\t3\n#define AR5K_EEPROM_N_PD_GAINS\t\t4\n#define AR5K_EEPROM_N_PD_POINTS\t\t5\n#define AR5K_EEPROM_N_INTERCEPT_10_2GHZ\t35\n#define AR5K_EEPROM_N_INTERCEPT_10_5GHZ\t55\n#define AR5K_EEPROM_POWER_M\t\t0x3f\n#define AR5K_EEPROM_POWER_MIN\t\t0\n#define AR5K_EEPROM_POWER_MAX\t\t3150\n#define AR5K_EEPROM_POWER_STEP\t\t50\n#define AR5K_EEPROM_POWER_TABLE_SIZE\t64\n#define AR5K_EEPROM_N_POWER_LOC_11B\t4\n#define AR5K_EEPROM_N_POWER_LOC_11G\t6\n#define AR5K_EEPROM_I_GAIN\t\t10\n#define AR5K_EEPROM_CCK_OFDM_DELTA\t15\n#define AR5K_EEPROM_N_IQ_CAL\t\t2\n \nenum ath5k_eeprom_freq_bands {\n\tAR5K_EEPROM_BAND_5GHZ = 0,\n\tAR5K_EEPROM_BAND_2GHZ = 1,\n\tAR5K_EEPROM_N_FREQ_BANDS,\n};\n \n#define\tAR5K_EEPROM_N_SPUR_CHANS\t5\n \n#define\tAR5K_EEPROM_5413_SPUR_CHAN_1\t1640\n \n#define\tAR5K_EEPROM_5413_SPUR_CHAN_2\t1200\n#define\tAR5K_EEPROM_SPUR_CHAN_MASK\t0x3FFF\n#define\tAR5K_EEPROM_NO_SPUR\t\t0x8000\n#define\tAR5K_SPUR_CHAN_WIDTH\t\t\t87\n#define\tAR5K_SPUR_SYMBOL_WIDTH_BASE_100Hz\t3125\n#define\tAR5K_SPUR_SYMBOL_WIDTH_TURBO_100Hz\t6250\n\n#define AR5K_EEPROM_READ(_o, _v) do {\t\t\t\\\n\tif (!ath5k_hw_nvram_read(ah, (_o), &(_v)))\t\\\n\t\treturn -EIO;\t\t\t\t\\\n} while (0)\n\n#define AR5K_EEPROM_READ_HDR(_o, _v)\t\t\t\t\t\\\n\tAR5K_EEPROM_READ(_o, ah->ah_capabilities.cap_eeprom._v);\t\\\n\nenum ath5k_ant_table {\n\tAR5K_ANT_CTL\t\t= 0,\t \n\tAR5K_ANT_SWTABLE_A\t= 1,\t \n\tAR5K_ANT_SWTABLE_B\t= 2,\t \n\tAR5K_ANT_MAX,\n};\n\nenum ath5k_ctl_mode {\n\tAR5K_CTL_11A = 0,\n\tAR5K_CTL_11B = 1,\n\tAR5K_CTL_11G = 2,\n\tAR5K_CTL_TURBO = 3,\n\tAR5K_CTL_TURBOG = 4,\n\tAR5K_CTL_2GHT20 = 5,\n\tAR5K_CTL_5GHT20 = 6,\n\tAR5K_CTL_2GHT40 = 7,\n\tAR5K_CTL_5GHT40 = 8,\n\tAR5K_CTL_MODE_M = 15,\n};\n\n \nstruct ath5k_chan_pcal_info_rf5111 {\n\t \n\tu8 pwr[AR5K_EEPROM_N_PWR_POINTS_5111];\n\t \n\tu8 pcdac[AR5K_EEPROM_N_PWR_POINTS_5111];\n\t \n\tu8 pcdac_min;\n\t \n\tu8 pcdac_max;\n};\n\nstruct ath5k_chan_pcal_info_rf5112 {\n\t \n\ts8 pwr_x0[AR5K_EEPROM_N_XPD0_POINTS];\n\ts8 pwr_x3[AR5K_EEPROM_N_XPD3_POINTS];\n\t \n\tu8 pcdac_x0[AR5K_EEPROM_N_XPD0_POINTS];\n\tu8 pcdac_x3[AR5K_EEPROM_N_XPD3_POINTS];\n};\n\nstruct ath5k_chan_pcal_info_rf2413 {\n\t \n\ts8 pwr_i[AR5K_EEPROM_N_PD_GAINS];\n\tu8 pddac_i[AR5K_EEPROM_N_PD_GAINS];\n\t \n\ts8 pwr[AR5K_EEPROM_N_PD_GAINS]\n\t\t[AR5K_EEPROM_N_PD_POINTS];\n\tu8 pddac[AR5K_EEPROM_N_PD_GAINS]\n\t\t[AR5K_EEPROM_N_PD_POINTS];\n};\n\nenum ath5k_powertable_type {\n\tAR5K_PWRTABLE_PWR_TO_PCDAC = 0,\n\tAR5K_PWRTABLE_LINEAR_PCDAC = 1,\n\tAR5K_PWRTABLE_PWR_TO_PDADC = 2,\n};\n\nstruct ath5k_pdgain_info {\n\tu8 pd_points;\n\tu8 *pd_step;\n\t \n\ts16 *pd_pwr;\n};\n\nstruct ath5k_chan_pcal_info {\n\t \n\tu16\tfreq;\n\t \n\ts16\tmax_pwr;\n\ts16\tmin_pwr;\n\tunion {\n\t\tstruct ath5k_chan_pcal_info_rf5111 rf5111_info;\n\t\tstruct ath5k_chan_pcal_info_rf5112 rf5112_info;\n\t\tstruct ath5k_chan_pcal_info_rf2413 rf2413_info;\n\t};\n\t \n\tstruct ath5k_pdgain_info *pd_curves;\n};\n\n \nstruct ath5k_rate_pcal_info {\n\tu16\tfreq;  \n\t \n\tu16\ttarget_power_6to24;\n\t \n\tu16\ttarget_power_36;\n\t \n\tu16\ttarget_power_48;\n\t \n\tu16\ttarget_power_54;\n};\n\n \nstruct ath5k_edge_power {\n\tu16 freq;\n\tu16 edge;  \n\tbool flag;\n};\n\n \nstruct ath5k_eeprom_info {\n\n\t \n\tu16\tee_magic;\n\tu16\tee_protect;\n\tu16\tee_regdomain;\n\tu16\tee_version;\n\tu16\tee_header;\n\tu16\tee_ant_gain;\n\tu8\tee_rfkill_pin;\n\tbool\tee_rfkill_pol;\n\tbool\tee_is_hb63;\n\tbool\tee_serdes;\n\tu16\tee_misc0;\n\tu16\tee_misc1;\n\tu16\tee_misc2;\n\tu16\tee_misc3;\n\tu16\tee_misc4;\n\tu16\tee_misc5;\n\tu16\tee_misc6;\n\tu16\tee_cck_ofdm_gain_delta;\n\tu16\tee_cck_ofdm_power_delta;\n\tu16\tee_scaled_cck_delta;\n\n\t \n\tu16\tee_i_cal[AR5K_EEPROM_N_MODES];\n\tu16\tee_q_cal[AR5K_EEPROM_N_MODES];\n\tu16\tee_fixed_bias[AR5K_EEPROM_N_MODES];\n\tu16\tee_turbo_max_power[AR5K_EEPROM_N_MODES];\n\tu16\tee_xr_power[AR5K_EEPROM_N_MODES];\n\tu16\tee_switch_settling[AR5K_EEPROM_N_MODES];\n\tu16\tee_atn_tx_rx[AR5K_EEPROM_N_MODES];\n\tu16\tee_ant_control[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PCDAC];\n\tu16\tee_ob[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];\n\tu16\tee_db[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];\n\tu16\tee_tx_end2xlna_enable[AR5K_EEPROM_N_MODES];\n\tu16\tee_tx_end2xpa_disable[AR5K_EEPROM_N_MODES];\n\tu16\tee_tx_frm2xpa_enable[AR5K_EEPROM_N_MODES];\n\tu16\tee_thr_62[AR5K_EEPROM_N_MODES];\n\tu16\tee_xlna_gain[AR5K_EEPROM_N_MODES];\n\tu16\tee_xpd[AR5K_EEPROM_N_MODES];\n\tu16\tee_x_gain[AR5K_EEPROM_N_MODES];\n\tu16\tee_i_gain[AR5K_EEPROM_N_MODES];\n\tu16\tee_margin_tx_rx[AR5K_EEPROM_N_MODES];\n\tu16\tee_switch_settling_turbo[AR5K_EEPROM_N_MODES];\n\tu16\tee_margin_tx_rx_turbo[AR5K_EEPROM_N_MODES];\n\tu16\tee_atn_tx_rx_turbo[AR5K_EEPROM_N_MODES];\n\n\t \n\tu16\tee_false_detect[AR5K_EEPROM_N_MODES];\n\n\t \n\tu8\tee_pd_gains[AR5K_EEPROM_N_MODES];\n\t \n\tu8\tee_pdc_to_idx[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PD_GAINS];\n\n\tu8\tee_n_piers[AR5K_EEPROM_N_MODES];\n\tstruct ath5k_chan_pcal_info\tee_pwr_cal_a[AR5K_EEPROM_N_5GHZ_CHAN];\n\tstruct ath5k_chan_pcal_info\tee_pwr_cal_b[AR5K_EEPROM_N_2GHZ_CHAN_MAX];\n\tstruct ath5k_chan_pcal_info\tee_pwr_cal_g[AR5K_EEPROM_N_2GHZ_CHAN_MAX];\n\n\t \n\tu8\tee_rate_target_pwr_num[AR5K_EEPROM_N_MODES];\n\tstruct ath5k_rate_pcal_info\tee_rate_tpwr_a[AR5K_EEPROM_N_5GHZ_CHAN];\n\tstruct ath5k_rate_pcal_info\tee_rate_tpwr_b[AR5K_EEPROM_N_2GHZ_CHAN_MAX];\n\tstruct ath5k_rate_pcal_info\tee_rate_tpwr_g[AR5K_EEPROM_N_2GHZ_CHAN_MAX];\n\n\t \n\tu8\tee_ctls;\n\tu8\tee_ctl[AR5K_EEPROM_MAX_CTLS];\n\tstruct ath5k_edge_power ee_ctl_pwr[AR5K_EEPROM_N_EDGES * AR5K_EEPROM_MAX_CTLS];\n\n\t \n\ts16\tee_noise_floor_thr[AR5K_EEPROM_N_MODES];\n\ts8\tee_adc_desired_size[AR5K_EEPROM_N_MODES];\n\ts8\tee_pga_desired_size[AR5K_EEPROM_N_MODES];\n\ts8\tee_adc_desired_size_turbo[AR5K_EEPROM_N_MODES];\n\ts8\tee_pga_desired_size_turbo[AR5K_EEPROM_N_MODES];\n\ts8\tee_pd_gain_overlap;\n\n\t \n\tu16\tee_spur_chans[AR5K_EEPROM_N_SPUR_CHANS][AR5K_EEPROM_N_FREQ_BANDS];\n\n\t \n\tu32\tee_antenna[AR5K_EEPROM_N_MODES][AR5K_ANT_MAX];\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}