\doxysection{system/include/stm32f4-\/hal/stm32f4xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f4xx__hal__adc_8h}\index{system/include/stm32f4-\/hal/stm32f4xx\_hal\_adc.h@{system/include/stm32f4-\/hal/stm32f4xx\_hal\_adc.h}}


Header file containing functions prototypes of ADC HAL library.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\newline
Include dependency graph for stm32f4xx\+\_\+hal\+\_\+adc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__adc_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__adc_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC and regular group initialization. \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Channel\+Conf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC channel for regular group ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em ADC Configuration multi-\/mode structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}~((uint32\+\_\+t)0x00000000U)
\begin{DoxyCompactList}\small\item\em HAL ADC state machine\+: ADC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL}~((uint32\+\_\+t)0x00000010U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+CONFIG}~((uint32\+\_\+t)0x00000020U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+DMA}~((uint32\+\_\+t)0x00000040U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC}~((uint32\+\_\+t)0x00000200U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+OVR}~((uint32\+\_\+t)0x00000400U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY}~((uint32\+\_\+t)0x00001000U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC}~((uint32\+\_\+t)0x00002000U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1}~((uint32\+\_\+t)0x00010000U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD2}~((uint32\+\_\+t)0x00020000U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD3}~((uint32\+\_\+t)0x00040000U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+MULTIMODE\+\_\+\+SLAVE}~((uint32\+\_\+t)0x00100000U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}~((uint32\+\_\+t)0x00U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+INTERNAL}~((uint32\+\_\+t)0x01U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+OVR}~((uint32\+\_\+t)0x02U)
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+DMA}~((uint32\+\_\+t)0x04U)
\item 
\#define \textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE})
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+5\+CYCLES}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+6\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+7\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+8\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+9\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2})
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+10\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+11\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+12\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+13\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3})
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+14\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+15\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+16\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+17\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+18\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+19\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+20\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY})
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION\+\_\+12B}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION\+\_\+10B}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION\+\_\+8B}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION\+\_\+6B}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+RES})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3})
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL})
\item 
\#define \textbf{ ADC\+\_\+\+SOFTWARE\+\_\+\+START}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL} + 1U)
\item 
\#define \textbf{ ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+0}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+5}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+6}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+7}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+8}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+9}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+10}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+11}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+12}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+13}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+14}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+15}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+16}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+17}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+18}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CHANNEL\+\_\+17})
\item 
\#define \textbf{ ADC\+\_\+\+CHANNEL\+\_\+\+VBAT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CHANNEL\+\_\+18})
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+3\+CYCLES}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+15\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+56\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+84\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2})
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+112\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+144\+CYCLES}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+480\+CYCLES}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10})
\item 
\#define \textbf{ ADC\+\_\+\+EOC\+\_\+\+SEQ\+\_\+\+CONV}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+CONV}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+SEQ\+\_\+\+CONV}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD\+\_\+\+EVENT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+FLAG\+\_\+\+AWD})
\item 
\#define \textbf{ ADC\+\_\+\+OVR\+\_\+\+EVENT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+FLAG\+\_\+\+OVR})
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+INJEC}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REGINJEC}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN})
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+INJEC}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN})
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REGINJEC}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+IT\+\_\+\+EOC}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE})
\item 
\#define \textbf{ ADC\+\_\+\+IT\+\_\+\+AWD}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE})
\item 
\#define \textbf{ ADC\+\_\+\+IT\+\_\+\+JEOC}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE})
\item 
\#define \textbf{ ADC\+\_\+\+IT\+\_\+\+OVR}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE})
\item 
\#define \textbf{ ADC\+\_\+\+FLAG\+\_\+\+AWD}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SR\+\_\+\+AWD})
\item 
\#define \textbf{ ADC\+\_\+\+FLAG\+\_\+\+EOC}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SR\+\_\+\+EOC})
\item 
\#define \textbf{ ADC\+\_\+\+FLAG\+\_\+\+JEOC}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC})
\item 
\#define \textbf{ ADC\+\_\+\+FLAG\+\_\+\+JSTRT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT})
\item 
\#define \textbf{ ADC\+\_\+\+FLAG\+\_\+\+STRT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SR\+\_\+\+STRT})
\item 
\#define \textbf{ ADC\+\_\+\+FLAG\+\_\+\+OVR}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+SR\+\_\+\+OVR})
\item 
\#define \textbf{ ADC\+\_\+\+ALL\+\_\+\+CHANNELS}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ ADC\+\_\+\+REGULAR\+\_\+\+CHANNELS}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ ADC\+\_\+\+INJECTED\+\_\+\+CHANNELS}~((uint32\+\_\+t)0x00000003U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET})
\begin{DoxyCompactList}\small\item\em Reset ADC handle state. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 $\vert$=  \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON})
\begin{DoxyCompactList}\small\item\em Enable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \&=  $\sim$\textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON})
\begin{DoxyCompactList}\small\item\em Disable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check if the specified ADC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) = $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the ADC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected ADC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+STAB\+\_\+\+DELAY\+\_\+\+US}~((uint32\+\_\+t) 3U)
\item 
\#define \textbf{ ADC\+\_\+\+TEMPSENSOR\+\_\+\+DELAY\+\_\+\+US}~((uint32\+\_\+t) 10U)
\item 
\#define \textbf{ ADC\+\_\+\+IS\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}) == \textbf{ RESET})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}) == \textbf{ RESET})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}~\textbf{ MODIFY\+\_\+\+REG}
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}(ADC\+\_\+\+CLOCK)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY}(DELAY)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RESOLUTION}(RESOLUTION)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}(EDGE)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}(REGTRIG)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}(ALIGN)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}(TIME)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EOCSelection}(EOCSelection)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}(EVENT)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}(WATCHDOG)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE}(CHANNEL\+\_\+\+TYPE)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+THRESHOLD}(THRESHOLD)~((THRESHOLD) $<$= ((uint32\+\_\+t)0x\+FFFU))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= ((uint32\+\_\+t)1U)) \&\& ((LENGTH) $<$= ((uint32\+\_\+t)16U)))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}(RANK)~(((RANK) $>$= ((uint32\+\_\+t)1U)) \&\& ((RANK) $<$= ((uint32\+\_\+t)16U)))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}(NUMBER)~(((NUMBER) $>$= ((uint32\+\_\+t)1U)) \&\& ((NUMBER) $<$= ((uint32\+\_\+t)8U)))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RANGE}(RESOLUTION,  ADC\+\_\+\+VALUE)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1U) $<$$<$ 20U)
\begin{DoxyCompactList}\small\item\em Set ADC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SMPR1}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) -\/ 10U)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SMPR2}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+)))))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+RK}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+RK}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+RK}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1U)
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}(\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+)~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1U) $<$$<$ \textbf{ POSITION\+\_\+\+VAL}(\textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}))
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCANCONV}(\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+)~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8U)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCSelection}(\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+)~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10U)
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion selection. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}(\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+)~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9U)
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+GET\+\_\+\+RESOLUTION}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES})
\begin{DoxyCompactList}\small\item\em Return resolution bits in CR1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Init} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+De\+Init} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+Msp\+Init} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Start} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Stop} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Conversion} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Event} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+IT} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+IRQHandler} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+ADC\+\_\+\+Get\+Value} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+Conv\+Cplt\+Callback} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+Conv\+Half\+Cplt\+Callback} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+Level\+Out\+Of\+Window\+Callback} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void \textbf{ HAL\+\_\+\+ADC\+\_\+\+Error\+Callback} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Config\+Channel} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \textbf{ ADC\+\_\+\+Channel\+Conf\+Type\+Def} $\ast$s\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+ADC\+\_\+\+Analog\+WDGConfig} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \textbf{ ADC\+\_\+\+Analog\+WDGConf\+Type\+Def} $\ast$Analog\+WDGConfig)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+ADC\+\_\+\+Get\+State} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+ADC\+\_\+\+Get\+Error} (\textbf{ ADC\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file containing functions prototypes of ADC HAL library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
06-\/May-\/2016
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2016 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 