// Seed: 3847285306
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    input logic id_3,
    output reg id_4
);
  always @((id_3)) id_4 <= id_2;
  logic id_5;
endmodule
