<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Main.st</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="file:///plcsrc/Main.st" target="rtwreport_document_frame" id="linkToText_plain">Main.st</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">(*</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT"> *</span>
</span><span><a class="LN" name="3">    3   </a><span class="CT"> * File: Main.st</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT"> *</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT"> * IEC 61131-3 Structured Text (ST) code generated for subsystem "Main/Model_Seperator"</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT"> *</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT"> * Model name                      : Main</span>
</span><span><a class="LN" name="8">    8   </a><span class="CT"> * Model version                   : 1.153</span>
</span><span><a class="LN" name="9">    9   </a><span class="CT"> * Model creator                   : kaebi</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT"> * Model last modified by          : kaebi</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT"> * Model last modified on          : Wed Apr 13 18:28:10 2022</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT"> * Model sample time               : 0.001s</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT"> * Subsystem name                  : Main/Model_Seperator</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT"> * Subsystem sample time           : 0.001s</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT"> * Simulink PLC Coder version      : 3.3 (R2020b) 29-Jul-2020</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT"> * ST code generated on            : Wed Apr 13 18:28:27 2022</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT"> *</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT"> * Target IDE selection            : Beckhoff TwinCAT 3</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT"> * Test Bench included             : No</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT"> *</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT"> *)</span>
</span><span><a class="LN" name="22">   22   </a><span class="KW">FUNCTION_BLOCK</span> Model_Seperator
</span><span><a class="LN" name="23">   23   </a><span class="KW">VAR_INPUT</span>
</span><span><a class="LN" name="24">   24   </a>    ssMethodType: <span class="KW">SINT</span>;
</span><span><a class="LN" name="25">   25   </a>    Signal_CreateContainer: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="26">   26   </a>    c_Signal_RemoveContainerOnC: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="27">   27   </a>    SamplingTime: <span class="KW">LREAL</span>;
</span><span><a class="LN" name="28">   28   </a>    Hw_AktObenEinfahren: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="29">   29   </a>    Hw_AktObenAusfahren: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="30">   30   </a>    Hw_AktUntenEinfahren: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="31">   31   </a>    Hw_AktUntenAusfahren: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="32">   32   </a><span class="KW">END_VAR</span>
</span><span><a class="LN" name="33">   33   </a><span class="KW">VAR_OUTPUT</span>
</span><span><a class="LN" name="34">   34   </a>    Signal_Storage2: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="35">   35   </a>    Signal_Storage1: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="36">   36   </a>    Hw_SensorOben: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="37">   37   </a>    Hw_SensorMitte: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="38">   38   </a>    Hw_SensorUnten: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="39">   39   </a><span class="KW">END_VAR</span>
</span><span><a class="LN" name="40">   40   </a><span class="KW">VAR</span>
</span><span><a class="LN" name="41">   41   </a>    Delay7_DSTATE: <span class="KW">ARRAY</span> [0..2499] <span class="KW">OF</span> <span class="KW">BOOL</span>;
</span><span><a class="LN" name="42">   42   </a>    Delay10_DSTATE: <span class="KW">ARRAY</span> [0..2499] <span class="KW">OF</span> <span class="KW">BOOL</span>;
</span><span><a class="LN" name="43">   43   </a>    Delay1_DSTATE: <span class="KW">ARRAY</span> [0..2499] <span class="KW">OF</span> <span class="KW">BOOL</span>;
</span><span><a class="LN" name="44">   44   </a>    Delay_DSTATE: <span class="KW">ARRAY</span> [0..2499] <span class="KW">OF</span> <span class="KW">BOOL</span>;
</span><span><a class="LN" name="45">   45   </a>    DelayInput1_DSTATE_c: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="46">   46   </a>    DelayInput1_DSTATE_cd: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="47">   47   </a>    DelayInput1_DSTATE_d: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="48">   48   </a>    DelayInput1_DSTATE_n: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="49">   49   </a>    DelayInput1_DSTATE_a: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="50">   50   </a>    UnitDelay_DSTATE_c: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="51">   51   </a>    UnitDelay_DSTATE_k: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="52">   52   </a>    UnitDelay_DSTATE_m: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="53">   53   </a>    UnitDelay_DSTATE_h: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="54">   54   </a>    UnitDelay_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="55">   55   </a>    Delay4_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="56">   56   </a>    DelayInput1_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="57">   57   </a>    Delay12_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="58">   58   </a>    Delay11_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="59">   59   </a>    Delay9_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="60">   60   </a>    Delay8_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="61">   61   </a>    Delay6_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="62">   62   </a>    Delay5_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="63">   63   </a>    Delay3_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="64">   64   </a>    Delay2_DSTATE: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="65">   65   </a><span class="KW">END_VAR</span>
</span><span><a class="LN" name="66">   66   </a><span class="KW">VAR_TEMP</span>
</span><span><a class="LN" name="67">   67   </a>    rtb_Uk1: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="68">   68   </a>    rtb_AND: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="69">   69   </a>    rtb_AND2: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="70">   70   </a>    rtb_AND1: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="71">   71   </a>    rtb_AND2_b: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="72">   72   </a>    rtb_AND3: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="73">   73   </a>    rtb_Compare_h: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="74">   74   </a>    rtb_Compare_o: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="75">   75   </a>    rtb_Compare_bf: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="76">   76   </a>    rtb_Compare_j: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="77">   77   </a>    rtb_Divide: <span class="KW">LREAL</span>;
</span><span><a class="LN" name="78">   78   </a>    rtb_Delay: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="79">   79   </a>    rtb_Delay1: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="80">   80   </a>    rtb_Delay10: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="81">   81   </a>    rtb_Delay7: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="82">   82   </a>    rtb_Switch: <span class="KW">BOOL</span>;
</span><span><a class="LN" name="83">   83   </a>    i: <span class="KW">DINT</span>;
</span><span><a class="LN" name="84">   84   </a><span class="KW">END_VAR</span>
</span><span><a class="LN" name="85">   85   </a><span class="KW">CASE</span> ssMethodType <span class="KW">OF</span>
</span><span><a class="LN" name="86">   86   </a>    SS_INITIALIZE: 
</span><span><a class="LN" name="87">   87   </a>        <span class="CT">(* SystemInitialize for Atomic SubSystem: '&lt;Root&gt;/Model_Seperator' *)</span>
</span><span><a class="LN" name="88">   88   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay4' *)</span>
</span><span><a class="LN" name="89">   89   </a>        Delay4_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="90">   90   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S5&gt;/Delay Input1'</span>
</span><span><a class="LN" name="91">   91   </a><span class="CT">         *</span>
</span><span><a class="LN" name="92">   92   </a><span class="CT">         * Block description for '&lt;S5&gt;/Delay Input1':</span>
</span><span><a class="LN" name="93">   93   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="94">   94   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="95">   95   </a>        DelayInput1_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="96">   96   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay2' *)</span>
</span><span><a class="LN" name="97">   97   </a>        Delay2_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="98">   98   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay3' *)</span>
</span><span><a class="LN" name="99">   99   </a>        Delay3_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="100">  100   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay5' *)</span>
</span><span><a class="LN" name="101">  101   </a>        Delay5_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="102">  102   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay6' *)</span>
</span><span><a class="LN" name="103">  103   </a>        Delay6_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="104">  104   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay8' *)</span>
</span><span><a class="LN" name="105">  105   </a>        Delay8_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="106">  106   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay9' *)</span>
</span><span><a class="LN" name="107">  107   </a>        Delay9_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="108">  108   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay11' *)</span>
</span><span><a class="LN" name="109">  109   </a>        Delay11_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="110">  110   </a>        <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay12' *)</span>
</span><span><a class="LN" name="111">  111   </a>        Delay12_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="112">  112   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S10&gt;/Delay Input1'</span>
</span><span><a class="LN" name="113">  113   </a><span class="CT">         *</span>
</span><span><a class="LN" name="114">  114   </a><span class="CT">         * Block description for '&lt;S10&gt;/Delay Input1':</span>
</span><span><a class="LN" name="115">  115   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="116">  116   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="117">  117   </a>        DelayInput1_DSTATE_c := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="118">  118   </a>        <span class="CT">(* End of SystemInitialize for SubSystem: '&lt;Root&gt;/Model_Seperator' *)</span>
</span><span><a class="LN" name="119">  119   </a>        <span class="CT">(* SystemInitialize for Atomic SubSystem: '&lt;Root&gt;/Model_Seperator' *)</span>
</span><span><a class="LN" name="120">  120   </a>        <span class="KW">FOR</span> i := 0 <span class="KW">TO</span> 2499 <span class="KW">DO</span> 
</span><span><a class="LN" name="121">  121   </a>            <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay' *)</span>
</span><span><a class="LN" name="122">  122   </a>            Delay_DSTATE[i] := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="123">  123   </a>            <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay1' *)</span>
</span><span><a class="LN" name="124">  124   </a>            Delay1_DSTATE[i] := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="125">  125   </a>            <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay10' *)</span>
</span><span><a class="LN" name="126">  126   </a>            Delay10_DSTATE[i] := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="127">  127   </a>            <span class="CT">(* InitializeConditions for Delay: '&lt;S4&gt;/Delay7' *)</span>
</span><span><a class="LN" name="128">  128   </a>            Delay7_DSTATE[i] := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="129">  129   </a>        <span class="KW">END_FOR</span>;
</span><span><a class="LN" name="130">  130   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S6&gt;/Delay Input1'</span>
</span><span><a class="LN" name="131">  131   </a><span class="CT">         *</span>
</span><span><a class="LN" name="132">  132   </a><span class="CT">         * Block description for '&lt;S6&gt;/Delay Input1':</span>
</span><span><a class="LN" name="133">  133   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="134">  134   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="135">  135   </a>        DelayInput1_DSTATE_a := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="136">  136   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S7&gt;/Delay Input1'</span>
</span><span><a class="LN" name="137">  137   </a><span class="CT">         *</span>
</span><span><a class="LN" name="138">  138   </a><span class="CT">         * Block description for '&lt;S7&gt;/Delay Input1':</span>
</span><span><a class="LN" name="139">  139   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="140">  140   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="141">  141   </a>        DelayInput1_DSTATE_n := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="142">  142   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S8&gt;/Delay Input1'</span>
</span><span><a class="LN" name="143">  143   </a><span class="CT">         *</span>
</span><span><a class="LN" name="144">  144   </a><span class="CT">         * Block description for '&lt;S8&gt;/Delay Input1':</span>
</span><span><a class="LN" name="145">  145   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="146">  146   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="147">  147   </a>        DelayInput1_DSTATE_d := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="148">  148   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S9&gt;/Delay Input1'</span>
</span><span><a class="LN" name="149">  149   </a><span class="CT">         *</span>
</span><span><a class="LN" name="150">  150   </a><span class="CT">         * Block description for '&lt;S9&gt;/Delay Input1':</span>
</span><span><a class="LN" name="151">  151   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="152">  152   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="153">  153   </a>        DelayInput1_DSTATE_cd := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="154">  154   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S22&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="155">  155   </a>        UnitDelay_DSTATE := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="156">  156   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S23&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="157">  157   </a>        UnitDelay_DSTATE_h := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="158">  158   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S24&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="159">  159   </a>        UnitDelay_DSTATE_m := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="160">  160   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S25&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="161">  161   </a>        UnitDelay_DSTATE_k := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="162">  162   </a>        <span class="CT">(* InitializeConditions for UnitDelay: '&lt;S26&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="163">  163   </a>        UnitDelay_DSTATE_c := <span class="KW">FALSE</span>;
</span><span><a class="LN" name="164">  164   </a>        <span class="CT">(* End of SystemInitialize for SubSystem: '&lt;Root&gt;/Model_Seperator' *)</span>
</span><span><a class="LN" name="165">  165   </a>    SS_STEP: 
</span><span><a class="LN" name="166">  166   </a>        <span class="CT">(* Outputs for Atomic SubSystem: '&lt;Root&gt;/Model_Seperator' *)</span>
</span><span><a class="LN" name="167">  167   </a>        <span class="CT">(* Logic: '&lt;S2&gt;/XOR' *)</span>
</span><span><a class="LN" name="168">  168   </a>        rtb_Uk1 := Hw_AktUntenEinfahren <span class="KW">XOR</span> Hw_AktUntenAusfahren;
</span><span><a class="LN" name="169">  169   </a>        <span class="CT">(* Logic: '&lt;S2&gt;/AND' incorporates:</span>
</span><span><a class="LN" name="170">  170   </a><span class="CT">         *  Logic: '&lt;S2&gt;/NOT' *)</span>
</span><span><a class="LN" name="171">  171   </a>        rtb_AND := (rtb_Uk1 <span class="KW">AND</span> Hw_AktUntenEinfahren) <span class="KW">AND</span> ( <span class="KW">NOT</span> Hw_AktUntenAusfahren);
</span><span><a class="LN" name="172">  172   </a>        <span class="CT">(* Logic: '&lt;S2&gt;/AND2' incorporates:</span>
</span><span><a class="LN" name="173">  173   </a><span class="CT">         *  Logic: '&lt;S2&gt;/NOT1' *)</span>
</span><span><a class="LN" name="174">  174   </a>        rtb_AND2 := (( <span class="KW">NOT</span> Hw_AktUntenEinfahren) <span class="KW">AND</span> Hw_AktUntenAusfahren) <span class="KW">AND</span> rtb_Uk1;
</span><span><a class="LN" name="175">  175   </a>        <span class="CT">(* Logic: '&lt;S3&gt;/XOR' *)</span>
</span><span><a class="LN" name="176">  176   </a>        rtb_Uk1 := Hw_AktObenEinfahren <span class="KW">XOR</span> Hw_AktObenAusfahren;
</span><span><a class="LN" name="177">  177   </a>        <span class="CT">(* Product: '&lt;S4&gt;/Divide' incorporates:</span>
</span><span><a class="LN" name="178">  178   </a><span class="CT">         *  Constant: '&lt;S4&gt;/Constant' *)</span>
</span><span><a class="LN" name="179">  179   </a>        rtb_Divide := 0.25 / SamplingTime;
</span><span><a class="LN" name="180">  180   </a>        <span class="CT">(* Delay: '&lt;S4&gt;/Delay4' *)</span>
</span><span><a class="LN" name="181">  181   </a>        Signal_Storage2 := Delay4_DSTATE;
</span><span><a class="LN" name="182">  182   </a>        <span class="CT">(* Delay: '&lt;S4&gt;/Delay3' *)</span>
</span><span><a class="LN" name="183">  183   </a>        Signal_Storage1 := Delay3_DSTATE;
</span><span><a class="LN" name="184">  184   </a>        <span class="CT">(* Logic: '&lt;S4&gt;/AND1' incorporates:</span>
</span><span><a class="LN" name="185">  185   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay2'</span>
</span><span><a class="LN" name="186">  186   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay3'</span>
</span><span><a class="LN" name="187">  187   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT1' *)</span>
</span><span><a class="LN" name="188">  188   </a>        rtb_AND1 := Delay2_DSTATE <span class="KW">AND</span> ( <span class="KW">NOT</span> Delay3_DSTATE);
</span><span><a class="LN" name="189">  189   </a>        <span class="CT">(* Delay: '&lt;S4&gt;/Delay6' *)</span>
</span><span><a class="LN" name="190">  190   </a>        Hw_SensorOben := Delay6_DSTATE;
</span><span><a class="LN" name="191">  191   </a>        <span class="CT">(* Logic: '&lt;S4&gt;/AND2' incorporates:</span>
</span><span><a class="LN" name="192">  192   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay5'</span>
</span><span><a class="LN" name="193">  193   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay6'</span>
</span><span><a class="LN" name="194">  194   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT2' *)</span>
</span><span><a class="LN" name="195">  195   </a>        rtb_AND2_b := Delay5_DSTATE <span class="KW">AND</span> ( <span class="KW">NOT</span> Delay6_DSTATE);
</span><span><a class="LN" name="196">  196   </a>        <span class="CT">(* Delay: '&lt;S4&gt;/Delay9' *)</span>
</span><span><a class="LN" name="197">  197   </a>        Hw_SensorMitte := Delay9_DSTATE;
</span><span><a class="LN" name="198">  198   </a>        <span class="CT">(* Logic: '&lt;S4&gt;/AND3' incorporates:</span>
</span><span><a class="LN" name="199">  199   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay8'</span>
</span><span><a class="LN" name="200">  200   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay9'</span>
</span><span><a class="LN" name="201">  201   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT3' *)</span>
</span><span><a class="LN" name="202">  202   </a>        rtb_AND3 := Delay8_DSTATE <span class="KW">AND</span> ( <span class="KW">NOT</span> Delay9_DSTATE);
</span><span><a class="LN" name="203">  203   </a>        <span class="CT">(* Outport: '&lt;Root&gt;/Hw_SensorUnten' incorporates:</span>
</span><span><a class="LN" name="204">  204   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay12' *)</span>
</span><span><a class="LN" name="205">  205   </a>        Hw_SensorUnten := Delay12_DSTATE;
</span><span><a class="LN" name="206">  206   </a>        <span class="CT">(* Logic: '&lt;S3&gt;/NOT1' incorporates:</span>
</span><span><a class="LN" name="207">  207   </a><span class="CT">         *  Logic: '&lt;S3&gt;/AND' *)</span>
</span><span><a class="LN" name="208">  208   </a>        rtb_Delay :=  <span class="KW">NOT</span> Hw_AktObenEinfahren;
</span><span><a class="LN" name="209">  209   </a>        <span class="CT">(* Logic: '&lt;S4&gt;/AND4' incorporates:</span>
</span><span><a class="LN" name="210">  210   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay11'</span>
</span><span><a class="LN" name="211">  211   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay12'</span>
</span><span><a class="LN" name="212">  212   </a><span class="CT">         *  Logic: '&lt;S3&gt;/AND'</span>
</span><span><a class="LN" name="213">  213   </a><span class="CT">         *  Logic: '&lt;S3&gt;/AND2'</span>
</span><span><a class="LN" name="214">  214   </a><span class="CT">         *  Logic: '&lt;S3&gt;/NOT'</span>
</span><span><a class="LN" name="215">  215   </a><span class="CT">         *  Logic: '&lt;S3&gt;/NOT1'</span>
</span><span><a class="LN" name="216">  216   </a><span class="CT">         *  Logic: '&lt;S4&gt;/AND5'</span>
</span><span><a class="LN" name="217">  217   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT5'</span>
</span><span><a class="LN" name="218">  218   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT6' *)</span>
</span><span><a class="LN" name="219">  219   </a>        rtb_Uk1 := (Delay11_DSTATE <span class="KW">AND</span> ( <span class="KW">NOT</span> Delay12_DSTATE)) <span class="KW">AND</span> (((rtb_Delay <span class="KW">AND</span> Hw_AktObenAusfahren) <span class="KW">AND</span> rtb_Uk1) <span class="KW">AND</span> ((( <span class="KW">NOT</span> rtb_Uk1) <span class="KW">OR</span> rtb_Delay) <span class="KW">OR</span> Hw_AktObenAusfahren));
</span><span><a class="LN" name="220">  220   </a>        <span class="CT">(* Delay: '&lt;S4&gt;/Delay' incorporates:</span>
</span><span><a class="LN" name="221">  221   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay1'</span>
</span><span><a class="LN" name="222">  222   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay10'</span>
</span><span><a class="LN" name="223">  223   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay7' *)</span>
</span><span><a class="LN" name="224">  224   </a>        <span class="KW">IF</span> rtb_Divide &lt; 1.0 <span class="KW">THEN</span> 
</span><span><a class="LN" name="225">  225   </a>            rtb_Delay := rtb_AND1;
</span><span><a class="LN" name="226">  226   </a>            rtb_Delay1 := rtb_AND2_b;
</span><span><a class="LN" name="227">  227   </a>            rtb_Delay10 := rtb_Uk1;
</span><span><a class="LN" name="228">  228   </a>            rtb_Delay7 := rtb_AND3;
</span><span><a class="LN" name="229">  229   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="230">  230   </a>            <span class="KW">IF</span> rtb_Divide &gt; 2500.0 <span class="KW">THEN</span> 
</span><span><a class="LN" name="231">  231   </a>                i := 2500;
</span><span><a class="LN" name="232">  232   </a>            <span class="KW">ELSE</span> 
</span><span><a class="LN" name="233">  233   </a>                i := UDINT_TO_DINT(DINT_TO_UDINT(<span class="KW">TRUNC</span>(rtb_Divide)));
</span><span><a class="LN" name="234">  234   </a>            <span class="KW">END_IF</span>;
</span><span><a class="LN" name="235">  235   </a>            rtb_Delay := Delay_DSTATE[2500 - DINT_TO_UDINT(i)];
</span><span><a class="LN" name="236">  236   </a>            <span class="KW">IF</span> rtb_Divide &gt; 2500.0 <span class="KW">THEN</span> 
</span><span><a class="LN" name="237">  237   </a>                i := 2500;
</span><span><a class="LN" name="238">  238   </a>            <span class="KW">ELSE</span> 
</span><span><a class="LN" name="239">  239   </a>                i := UDINT_TO_DINT(DINT_TO_UDINT(<span class="KW">TRUNC</span>(rtb_Divide)));
</span><span><a class="LN" name="240">  240   </a>            <span class="KW">END_IF</span>;
</span><span><a class="LN" name="241">  241   </a>            rtb_Delay1 := Delay1_DSTATE[2500 - DINT_TO_UDINT(i)];
</span><span><a class="LN" name="242">  242   </a>            <span class="KW">IF</span> rtb_Divide &gt; 2500.0 <span class="KW">THEN</span> 
</span><span><a class="LN" name="243">  243   </a>                i := 2500;
</span><span><a class="LN" name="244">  244   </a>            <span class="KW">ELSE</span> 
</span><span><a class="LN" name="245">  245   </a>                i := UDINT_TO_DINT(DINT_TO_UDINT(<span class="KW">TRUNC</span>(rtb_Divide)));
</span><span><a class="LN" name="246">  246   </a>            <span class="KW">END_IF</span>;
</span><span><a class="LN" name="247">  247   </a>            rtb_Delay10 := Delay10_DSTATE[2500 - DINT_TO_UDINT(i)];
</span><span><a class="LN" name="248">  248   </a>            <span class="KW">IF</span> rtb_Divide &gt; 2500.0 <span class="KW">THEN</span> 
</span><span><a class="LN" name="249">  249   </a>                i := 2500;
</span><span><a class="LN" name="250">  250   </a>            <span class="KW">ELSE</span> 
</span><span><a class="LN" name="251">  251   </a>                i := UDINT_TO_DINT(DINT_TO_UDINT(<span class="KW">TRUNC</span>(rtb_Divide)));
</span><span><a class="LN" name="252">  252   </a>            <span class="KW">END_IF</span>;
</span><span><a class="LN" name="253">  253   </a>            rtb_Delay7 := Delay7_DSTATE[2500 - DINT_TO_UDINT(i)];
</span><span><a class="LN" name="254">  254   </a>        <span class="KW">END_IF</span>;
</span><span><a class="LN" name="255">  255   </a>        <span class="CT">(* End of Delay: '&lt;S4&gt;/Delay' *)</span>
</span><span><a class="LN" name="256">  256   </a>        
</span><span><a class="LN" name="257">  257   </a>        <span class="CT">(* RelationalOperator: '&lt;S17&gt;/Compare' incorporates:</span>
</span><span><a class="LN" name="258">  258   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay3' *)</span>
</span><span><a class="LN" name="259">  259   </a>        rtb_Compare_h := Delay3_DSTATE;
</span><span><a class="LN" name="260">  260   </a>        <span class="CT">(* RelationalOperator: '&lt;S18&gt;/Compare' incorporates:</span>
</span><span><a class="LN" name="261">  261   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay6' *)</span>
</span><span><a class="LN" name="262">  262   </a>        rtb_Compare_o := Delay6_DSTATE;
</span><span><a class="LN" name="263">  263   </a>        <span class="CT">(* RelationalOperator: '&lt;S19&gt;/Compare' incorporates:</span>
</span><span><a class="LN" name="264">  264   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay9' *)</span>
</span><span><a class="LN" name="265">  265   </a>        rtb_Compare_bf := Delay9_DSTATE;
</span><span><a class="LN" name="266">  266   </a>        <span class="CT">(* RelationalOperator: '&lt;S20&gt;/Compare' incorporates:</span>
</span><span><a class="LN" name="267">  267   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay12' *)</span>
</span><span><a class="LN" name="268">  268   </a>        rtb_Compare_j := Delay12_DSTATE;
</span><span><a class="LN" name="269">  269   </a>        <span class="CT">(* Switch: '&lt;S22&gt;/Switch' incorporates:</span>
</span><span><a class="LN" name="270">  270   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay3'</span>
</span><span><a class="LN" name="271">  271   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay4'</span>
</span><span><a class="LN" name="272">  272   </a><span class="CT">         *  Logic: '&lt;S22&gt;/Logical Operator'</span>
</span><span><a class="LN" name="273">  273   </a><span class="CT">         *  Logic: '&lt;S22&gt;/Logical Operator4'</span>
</span><span><a class="LN" name="274">  274   </a><span class="CT">         *  Logic: '&lt;S22&gt;/Logical Operator5'</span>
</span><span><a class="LN" name="275">  275   </a><span class="CT">         *  Logic: '&lt;S4&gt;/AND'</span>
</span><span><a class="LN" name="276">  276   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT'</span>
</span><span><a class="LN" name="277">  277   </a><span class="CT">         *  RelationalOperator: '&lt;S16&gt;/Compare'</span>
</span><span><a class="LN" name="278">  278   </a><span class="CT">         *  RelationalOperator: '&lt;S5&gt;/FixPt Relational Operator'</span>
</span><span><a class="LN" name="279">  279   </a><span class="CT">         *  RelationalOperator: '&lt;S6&gt;/FixPt Relational Operator'</span>
</span><span><a class="LN" name="280">  280   </a><span class="CT">         *  UnitDelay: '&lt;S22&gt;/Unit Delay'</span>
</span><span><a class="LN" name="281">  281   </a><span class="CT">         *  UnitDelay: '&lt;S5&gt;/Delay Input1'</span>
</span><span><a class="LN" name="282">  282   </a><span class="CT">         *  UnitDelay: '&lt;S6&gt;/Delay Input1'</span>
</span><span><a class="LN" name="283">  283   </a><span class="CT">         *</span>
</span><span><a class="LN" name="284">  284   </a><span class="CT">         * Block description for '&lt;S5&gt;/Delay Input1':</span>
</span><span><a class="LN" name="285">  285   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="286">  286   </a><span class="CT">         *  Store in Global RAM</span>
</span><span><a class="LN" name="287">  287   </a><span class="CT">         *</span>
</span><span><a class="LN" name="288">  288   </a><span class="CT">         * Block description for '&lt;S6&gt;/Delay Input1':</span>
</span><span><a class="LN" name="289">  289   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="290">  290   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="291">  291   </a>        rtb_Switch := ((BOOL_TO_DINT(Signal_CreateContainer) &gt; BOOL_TO_DINT(DelayInput1_DSTATE)) <span class="KW">AND</span> ( <span class="KW">NOT</span> Delay4_DSTATE)) <span class="KW">OR</span> ((BOOL_TO_DINT(Delay3_DSTATE) &lt;= BOOL_TO_DINT(DelayInput1_DSTATE_a)) <span class="KW">AND</span> UnitDelay_DSTATE);
</span><span><a class="LN" name="292">  292   </a>        <span class="CT">(* Switch: '&lt;S23&gt;/Switch' incorporates:</span>
</span><span><a class="LN" name="293">  293   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay6'</span>
</span><span><a class="LN" name="294">  294   </a><span class="CT">         *  Logic: '&lt;S23&gt;/Logical Operator'</span>
</span><span><a class="LN" name="295">  295   </a><span class="CT">         *  Logic: '&lt;S23&gt;/Logical Operator4'</span>
</span><span><a class="LN" name="296">  296   </a><span class="CT">         *  Logic: '&lt;S23&gt;/Logical Operator5'</span>
</span><span><a class="LN" name="297">  297   </a><span class="CT">         *  RelationalOperator: '&lt;S7&gt;/FixPt Relational Operator'</span>
</span><span><a class="LN" name="298">  298   </a><span class="CT">         *  UnitDelay: '&lt;S23&gt;/Unit Delay'</span>
</span><span><a class="LN" name="299">  299   </a><span class="CT">         *  UnitDelay: '&lt;S7&gt;/Delay Input1'</span>
</span><span><a class="LN" name="300">  300   </a><span class="CT">         *</span>
</span><span><a class="LN" name="301">  301   </a><span class="CT">         * Block description for '&lt;S7&gt;/Delay Input1':</span>
</span><span><a class="LN" name="302">  302   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="303">  303   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="304">  304   </a>        rtb_Delay := rtb_Delay <span class="KW">OR</span> ((BOOL_TO_DINT(Delay6_DSTATE) &lt;= BOOL_TO_DINT(DelayInput1_DSTATE_n)) <span class="KW">AND</span> UnitDelay_DSTATE_h);
</span><span><a class="LN" name="305">  305   </a>        <span class="CT">(* Switch: '&lt;S24&gt;/Switch' incorporates:</span>
</span><span><a class="LN" name="306">  306   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay9'</span>
</span><span><a class="LN" name="307">  307   </a><span class="CT">         *  Logic: '&lt;S24&gt;/Logical Operator'</span>
</span><span><a class="LN" name="308">  308   </a><span class="CT">         *  Logic: '&lt;S24&gt;/Logical Operator4'</span>
</span><span><a class="LN" name="309">  309   </a><span class="CT">         *  Logic: '&lt;S24&gt;/Logical Operator5'</span>
</span><span><a class="LN" name="310">  310   </a><span class="CT">         *  RelationalOperator: '&lt;S8&gt;/FixPt Relational Operator'</span>
</span><span><a class="LN" name="311">  311   </a><span class="CT">         *  UnitDelay: '&lt;S24&gt;/Unit Delay'</span>
</span><span><a class="LN" name="312">  312   </a><span class="CT">         *  UnitDelay: '&lt;S8&gt;/Delay Input1'</span>
</span><span><a class="LN" name="313">  313   </a><span class="CT">         *</span>
</span><span><a class="LN" name="314">  314   </a><span class="CT">         * Block description for '&lt;S8&gt;/Delay Input1':</span>
</span><span><a class="LN" name="315">  315   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="316">  316   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="317">  317   </a>        rtb_Delay1 := rtb_Delay1 <span class="KW">OR</span> ((BOOL_TO_DINT(Delay9_DSTATE) &lt;= BOOL_TO_DINT(DelayInput1_DSTATE_d)) <span class="KW">AND</span> UnitDelay_DSTATE_m);
</span><span><a class="LN" name="318">  318   </a>        <span class="CT">(* Switch: '&lt;S25&gt;/Switch' incorporates:</span>
</span><span><a class="LN" name="319">  319   </a><span class="CT">         *  Delay: '&lt;S4&gt;/Delay12'</span>
</span><span><a class="LN" name="320">  320   </a><span class="CT">         *  Logic: '&lt;S25&gt;/Logical Operator'</span>
</span><span><a class="LN" name="321">  321   </a><span class="CT">         *  Logic: '&lt;S25&gt;/Logical Operator4'</span>
</span><span><a class="LN" name="322">  322   </a><span class="CT">         *  Logic: '&lt;S25&gt;/Logical Operator5'</span>
</span><span><a class="LN" name="323">  323   </a><span class="CT">         *  RelationalOperator: '&lt;S9&gt;/FixPt Relational Operator'</span>
</span><span><a class="LN" name="324">  324   </a><span class="CT">         *  UnitDelay: '&lt;S25&gt;/Unit Delay'</span>
</span><span><a class="LN" name="325">  325   </a><span class="CT">         *  UnitDelay: '&lt;S9&gt;/Delay Input1'</span>
</span><span><a class="LN" name="326">  326   </a><span class="CT">         *</span>
</span><span><a class="LN" name="327">  327   </a><span class="CT">         * Block description for '&lt;S9&gt;/Delay Input1':</span>
</span><span><a class="LN" name="328">  328   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="329">  329   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="330">  330   </a>        rtb_Delay7 := rtb_Delay7 <span class="KW">OR</span> ((BOOL_TO_DINT(Delay12_DSTATE) &lt;= BOOL_TO_DINT(DelayInput1_DSTATE_cd)) <span class="KW">AND</span> UnitDelay_DSTATE_k);
</span><span><a class="LN" name="331">  331   </a>        <span class="CT">(* Switch: '&lt;S26&gt;/Switch' incorporates:</span>
</span><span><a class="LN" name="332">  332   </a><span class="CT">         *  Logic: '&lt;S26&gt;/Logical Operator'</span>
</span><span><a class="LN" name="333">  333   </a><span class="CT">         *  Logic: '&lt;S26&gt;/Logical Operator4'</span>
</span><span><a class="LN" name="334">  334   </a><span class="CT">         *  Logic: '&lt;S26&gt;/Logical Operator5'</span>
</span><span><a class="LN" name="335">  335   </a><span class="CT">         *  Logic: '&lt;S4&gt;/AND6'</span>
</span><span><a class="LN" name="336">  336   </a><span class="CT">         *  Logic: '&lt;S4&gt;/AND7'</span>
</span><span><a class="LN" name="337">  337   </a><span class="CT">         *  Logic: '&lt;S4&gt;/NOT4'</span>
</span><span><a class="LN" name="338">  338   </a><span class="CT">         *  RelationalOperator: '&lt;S10&gt;/FixPt Relational Operator'</span>
</span><span><a class="LN" name="339">  339   </a><span class="CT">         *  RelationalOperator: '&lt;S21&gt;/Compare'</span>
</span><span><a class="LN" name="340">  340   </a><span class="CT">         *  UnitDelay: '&lt;S10&gt;/Delay Input1'</span>
</span><span><a class="LN" name="341">  341   </a><span class="CT">         *  UnitDelay: '&lt;S26&gt;/Unit Delay'</span>
</span><span><a class="LN" name="342">  342   </a><span class="CT">         *</span>
</span><span><a class="LN" name="343">  343   </a><span class="CT">         * Block description for '&lt;S10&gt;/Delay Input1':</span>
</span><span><a class="LN" name="344">  344   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="345">  345   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="346">  346   </a>        rtb_AND := rtb_Delay10 <span class="KW">OR</span> (((BOOL_TO_DINT(c_Signal_RemoveContainerOnC) &lt;= BOOL_TO_DINT(DelayInput1_DSTATE_c)) <span class="KW">OR</span> (( <span class="KW">NOT</span> rtb_AND2) <span class="KW">OR</span> rtb_AND)) <span class="KW">AND</span> UnitDelay_DSTATE_c);
</span><span><a class="LN" name="347">  347   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay4' *)</span>
</span><span><a class="LN" name="348">  348   </a>        Delay4_DSTATE := rtb_Switch;
</span><span><a class="LN" name="349">  349   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S5&gt;/Delay Input1' incorporates:</span>
</span><span><a class="LN" name="350">  350   </a><span class="CT">         *  RelationalOperator: '&lt;S16&gt;/Compare'</span>
</span><span><a class="LN" name="351">  351   </a><span class="CT">         *</span>
</span><span><a class="LN" name="352">  352   </a><span class="CT">         * Block description for '&lt;S5&gt;/Delay Input1':</span>
</span><span><a class="LN" name="353">  353   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="354">  354   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="355">  355   </a>        DelayInput1_DSTATE := Signal_CreateContainer;
</span><span><a class="LN" name="356">  356   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay2' *)</span>
</span><span><a class="LN" name="357">  357   </a>        Delay2_DSTATE := Signal_Storage2;
</span><span><a class="LN" name="358">  358   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay3' *)</span>
</span><span><a class="LN" name="359">  359   </a>        Delay3_DSTATE := rtb_Delay;
</span><span><a class="LN" name="360">  360   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay5' *)</span>
</span><span><a class="LN" name="361">  361   </a>        Delay5_DSTATE := Signal_Storage1;
</span><span><a class="LN" name="362">  362   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay6' *)</span>
</span><span><a class="LN" name="363">  363   </a>        Delay6_DSTATE := rtb_Delay1;
</span><span><a class="LN" name="364">  364   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay8' *)</span>
</span><span><a class="LN" name="365">  365   </a>        Delay8_DSTATE := Hw_SensorOben;
</span><span><a class="LN" name="366">  366   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay9' *)</span>
</span><span><a class="LN" name="367">  367   </a>        Delay9_DSTATE := rtb_Delay7;
</span><span><a class="LN" name="368">  368   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay11' *)</span>
</span><span><a class="LN" name="369">  369   </a>        Delay11_DSTATE := Hw_SensorMitte;
</span><span><a class="LN" name="370">  370   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay12' *)</span>
</span><span><a class="LN" name="371">  371   </a>        Delay12_DSTATE := rtb_AND;
</span><span><a class="LN" name="372">  372   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S10&gt;/Delay Input1' incorporates:</span>
</span><span><a class="LN" name="373">  373   </a><span class="CT">         *  RelationalOperator: '&lt;S21&gt;/Compare'</span>
</span><span><a class="LN" name="374">  374   </a><span class="CT">         *</span>
</span><span><a class="LN" name="375">  375   </a><span class="CT">         * Block description for '&lt;S10&gt;/Delay Input1':</span>
</span><span><a class="LN" name="376">  376   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="377">  377   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="378">  378   </a>        DelayInput1_DSTATE_c := c_Signal_RemoveContainerOnC;
</span><span><a class="LN" name="379">  379   </a>        <span class="KW">FOR</span> i := 0 <span class="KW">TO</span> 2498 <span class="KW">DO</span> 
</span><span><a class="LN" name="380">  380   </a>            <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay' *)</span>
</span><span><a class="LN" name="381">  381   </a>            Delay_DSTATE[i] := Delay_DSTATE[i + 1];
</span><span><a class="LN" name="382">  382   </a>            <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay1' *)</span>
</span><span><a class="LN" name="383">  383   </a>            Delay1_DSTATE[i] := Delay1_DSTATE[i + 1];
</span><span><a class="LN" name="384">  384   </a>            <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay10' *)</span>
</span><span><a class="LN" name="385">  385   </a>            Delay10_DSTATE[i] := Delay10_DSTATE[i + 1];
</span><span><a class="LN" name="386">  386   </a>            <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay7' *)</span>
</span><span><a class="LN" name="387">  387   </a>            Delay7_DSTATE[i] := Delay7_DSTATE[i + 1];
</span><span><a class="LN" name="388">  388   </a>        <span class="KW">END_FOR</span>;
</span><span><a class="LN" name="389">  389   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay' *)</span>
</span><span><a class="LN" name="390">  390   </a>        Delay_DSTATE[2499] := rtb_AND1;
</span><span><a class="LN" name="391">  391   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay1' *)</span>
</span><span><a class="LN" name="392">  392   </a>        Delay1_DSTATE[2499] := rtb_AND2_b;
</span><span><a class="LN" name="393">  393   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay10' *)</span>
</span><span><a class="LN" name="394">  394   </a>        Delay10_DSTATE[2499] := rtb_Uk1;
</span><span><a class="LN" name="395">  395   </a>        <span class="CT">(* Update for Delay: '&lt;S4&gt;/Delay7' *)</span>
</span><span><a class="LN" name="396">  396   </a>        Delay7_DSTATE[2499] := rtb_AND3;
</span><span><a class="LN" name="397">  397   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S6&gt;/Delay Input1'</span>
</span><span><a class="LN" name="398">  398   </a><span class="CT">         *</span>
</span><span><a class="LN" name="399">  399   </a><span class="CT">         * Block description for '&lt;S6&gt;/Delay Input1':</span>
</span><span><a class="LN" name="400">  400   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="401">  401   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="402">  402   </a>        DelayInput1_DSTATE_a := rtb_Compare_h;
</span><span><a class="LN" name="403">  403   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S7&gt;/Delay Input1'</span>
</span><span><a class="LN" name="404">  404   </a><span class="CT">         *</span>
</span><span><a class="LN" name="405">  405   </a><span class="CT">         * Block description for '&lt;S7&gt;/Delay Input1':</span>
</span><span><a class="LN" name="406">  406   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="407">  407   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="408">  408   </a>        DelayInput1_DSTATE_n := rtb_Compare_o;
</span><span><a class="LN" name="409">  409   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S8&gt;/Delay Input1'</span>
</span><span><a class="LN" name="410">  410   </a><span class="CT">         *</span>
</span><span><a class="LN" name="411">  411   </a><span class="CT">         * Block description for '&lt;S8&gt;/Delay Input1':</span>
</span><span><a class="LN" name="412">  412   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="413">  413   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="414">  414   </a>        DelayInput1_DSTATE_d := rtb_Compare_bf;
</span><span><a class="LN" name="415">  415   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S9&gt;/Delay Input1'</span>
</span><span><a class="LN" name="416">  416   </a><span class="CT">         *</span>
</span><span><a class="LN" name="417">  417   </a><span class="CT">         * Block description for '&lt;S9&gt;/Delay Input1':</span>
</span><span><a class="LN" name="418">  418   </a><span class="CT">         *  </span>
</span><span><a class="LN" name="419">  419   </a><span class="CT">         *  Store in Global RAM *)</span>
</span><span><a class="LN" name="420">  420   </a>        DelayInput1_DSTATE_cd := rtb_Compare_j;
</span><span><a class="LN" name="421">  421   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S22&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="422">  422   </a>        UnitDelay_DSTATE := rtb_Switch;
</span><span><a class="LN" name="423">  423   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S23&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="424">  424   </a>        UnitDelay_DSTATE_h := rtb_Delay;
</span><span><a class="LN" name="425">  425   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S24&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="426">  426   </a>        UnitDelay_DSTATE_m := rtb_Delay1;
</span><span><a class="LN" name="427">  427   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S25&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="428">  428   </a>        UnitDelay_DSTATE_k := rtb_Delay7;
</span><span><a class="LN" name="429">  429   </a>        <span class="CT">(* Update for UnitDelay: '&lt;S26&gt;/Unit Delay' *)</span>
</span><span><a class="LN" name="430">  430   </a>        UnitDelay_DSTATE_c := rtb_AND;
</span><span><a class="LN" name="431">  431   </a>        <span class="CT">(* End of Outputs for SubSystem: '&lt;Root&gt;/Model_Seperator' *)</span>
</span><span><a class="LN" name="432">  432   </a><span class="KW">END_CASE</span>;
</span><span><a class="LN" name="433">  433   </a><span class="KW">END_FUNCTION_BLOCK</span>
</span><span><a class="LN" name="434">  434   </a><span class="KW">VAR_GLOBAL</span> <span class="KW">CONSTANT</span>
</span><span><a class="LN" name="435">  435   </a>    SS_INITIALIZE: <span class="KW">SINT</span> := 0;
</span><span><a class="LN" name="436">  436   </a>    SS_STEP: <span class="KW">SINT</span> := 1;
</span><span><a class="LN" name="437">  437   </a><span class="KW">END_VAR</span>
</span><span><a class="LN" name="438">  438   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>