CKID0001:@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.Synchronizer_0.Chain[0]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 
CKID0003:@|S:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3@|E:ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[0]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw@|E:ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005 
CKID0006:@|S:FTDI_CLK@|E:USB_3_Protocol_0.ft601_fifo_interface_0.data_buf_b[20]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006 
CKID0007:@|S:ident_coreinst.comm_block_INST.dr2_tck_keep@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007 
CKID0008:@|S:Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160@|E:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|F:@syn_sample_clock_path2==CKID0008@|M:ClockId0008 
