Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: traffic_light.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "traffic_light.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "traffic_light"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : traffic_light
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "traffic_light.v" in library work
Module <traffic_light> compiled
Module <clock> compiled
No errors in compilation
Analysis of file <"traffic_light.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <traffic_light> in library <work>.

Analyzing hierarchy for module <clock> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <traffic_light>.
Module <traffic_light> is correct for synthesis.
 
Analyzing module <clock> in library <work>.
Module <clock> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock>.
    Related source file is "traffic_light.v".
    Found 1-bit register for signal <s_clock>.
    Found 26-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock> synthesized.


Synthesizing Unit <traffic_light>.
    Related source file is "traffic_light.v".
WARNING:Xst:1780 - Signal <walk_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <main>.
    Found 3-bit register for signal <side>.
    Found 1-bit register for signal <walk_light>.
    Found 5-bit register for signal <counter>.
    Found 5-bit adder for signal <counter$add0000> created at line 255.
    Found 1-bit register for signal <i_flag>.
    Found 5-bit comparator lessequal for signal <main$cmp_le0000> created at line 63.
    Found 1-bit register for signal <sensor_flag>.
    Found 1-bit register for signal <sensor_flag_apply>.
    Found 1-bit register for signal <walk_flag>.
    Found 1-bit register for signal <walk_flag_apply>.
    Found 5-bit comparator lessequal for signal <walk_light$or0000>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <traffic_light> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 5
 3-bit register                                        : 2
 5-bit register                                        : 1
# Comparators                                          : 2
 5-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch i_flag hinder the constant cleaning in the block traffic_light.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 2
 5-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch i_flag hinder the constant cleaning in the block traffic_light.
   You should achieve better results by setting this init to 0.

Optimizing unit <traffic_light> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block traffic_light, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : traffic_light.ngr
Top Level Output File Name         : traffic_light
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 182
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 9
#      LUT3                        : 7
#      LUT4                        : 7
#      LUT5                        : 19
#      LUT6                        : 59
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 42
#      FD                          : 30
#      FDE                         : 2
#      FDR                         : 2
#      FDRE                        : 6
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  28800     0%  
 Number of Slice LUTs:                  129  out of  28800     0%  
    Number used as Logic:               129  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    132
   Number with an unused Flip Flop:      90  out of    132    68%  
   Number with an unused LUT:             3  out of    132     2%  
   Number of fully used LUT-FF pairs:    39  out of    132    29%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    480     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fast_clock                         | BUFGP                  | 29    |
traffic_clk/s_clock                | NONE(main_0)           | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.943ns (Maximum Frequency: 202.306MHz)
   Minimum input arrival time before clock: 5.139ns
   Maximum output required time after clock: 3.358ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'traffic_clk/s_clock'
  Clock period: 4.943ns (frequency: 202.306MHz)
  Total number of paths / destination ports: 1893 / 21
-------------------------------------------------------------------------
Delay:               4.943ns (Levels of Logic = 5)
  Source:            counter_1 (FF)
  Destination:       counter_4 (FF)
  Source Clock:      traffic_clk/s_clock rising
  Destination Clock: traffic_clk/s_clock rising

  Data Path: counter_1 to counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.471   1.033  counter_1 (counter_1)
     LUT6:I1->O            1   0.094   0.576  _old_counter_4<4>333_SW0_F (N92)
     LUT3:I1->O            1   0.094   0.973  _old_counter_4<4>333_SW01 (N38)
     LUT6:I1->O            1   0.094   0.710  _old_counter_4<4>333 (_old_counter_4<4>333)
     LUT6:I3->O            1   0.094   0.710  _old_counter_4<4>3234 (N51)
     LUT5:I2->O            1   0.094   0.000  Madd_counter_add0000_xor<4>11 (counter_add0000<4>)
     FD:D                     -0.018          counter_4
    ----------------------------------------
    Total                      4.943ns (0.941ns logic, 4.002ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fast_clock'
  Clock period: 3.351ns (frequency: 298.418MHz)
  Total number of paths / destination ports: 378 / 28
-------------------------------------------------------------------------
Delay:               3.351ns (Levels of Logic = 2)
  Source:            traffic_clk/counter_13 (FF)
  Destination:       traffic_clk/s_clock (FF)
  Source Clock:      fast_clock rising
  Destination Clock: fast_clock rising

  Data Path: traffic_clk/counter_13 to traffic_clk/s_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   1.074  traffic_clk/counter_13 (traffic_clk/counter_13)
     LUT6:I0->O            1   0.094   1.069  traffic_clk/s_clock_cmp_eq000010 (traffic_clk/s_clock_cmp_eq000010)
     LUT6:I0->O            1   0.094   0.336  traffic_clk/s_clock_cmp_eq0000154 (traffic_clk/s_clock_cmp_eq0000)
     FDE:CE                    0.213          traffic_clk/s_clock
    ----------------------------------------
    Total                      3.351ns (0.872ns logic, 2.479ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fast_clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.301ns (Levels of Logic = 2)
  Source:            side_sensor (PAD)
  Destination:       sensor_flag_apply (FF)
  Destination Clock: fast_clock rising

  Data Path: side_sensor to sensor_flag_apply
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  side_sensor_IBUF (side_sensor_IBUF)
     INV:I->O              1   0.238   0.336  side_sensor_inv1_INV_0 (side_sensor_inv)
     FDR:R                     0.573          sensor_flag_apply
    ----------------------------------------
    Total                      2.301ns (1.629ns logic, 0.672ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'traffic_clk/s_clock'
  Total number of paths / destination ports: 110 / 20
-------------------------------------------------------------------------
Offset:              5.139ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       counter_4 (FF)
  Destination Clock: traffic_clk/s_clock rising

  Data Path: reset to counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.818   0.882  reset_IBUF (reset_IBUF)
     LUT6:I2->O            1   0.094   0.576  _old_counter_4<4>333_SW0_F (N92)
     LUT3:I1->O            1   0.094   0.973  _old_counter_4<4>333_SW01 (N38)
     LUT6:I1->O            1   0.094   0.710  _old_counter_4<4>333 (_old_counter_4<4>333)
     LUT6:I3->O            1   0.094   0.710  _old_counter_4<4>3234 (N51)
     LUT5:I2->O            1   0.094   0.000  Madd_counter_add0000_xor<4>11 (counter_add0000<4>)
     FD:D                     -0.018          counter_4
    ----------------------------------------
    Total                      5.139ns (1.288ns logic, 3.851ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'traffic_clk/s_clock'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.358ns (Levels of Logic = 1)
  Source:            walk_light (FF)
  Destination:       walk_light (PAD)
  Source Clock:      traffic_clk/s_clock rising

  Data Path: walk_light to walk_light
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.471   0.435  walk_light (walk_light_OBUF)
     OBUF:I->O                 2.452          walk_light_OBUF (walk_light)
    ----------------------------------------
    Total                      3.358ns (2.923ns logic, 0.435ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fast_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.336ns (Levels of Logic = 1)
  Source:            traffic_clk/s_clock (FF)
  Destination:       led_clock (PAD)
  Source Clock:      fast_clock rising

  Data Path: traffic_clk/s_clock to led_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.471   0.413  traffic_clk/s_clock (traffic_clk/s_clock)
     OBUF:I->O                 2.452          led_clock_OBUF (led_clock)
    ----------------------------------------
    Total                      3.336ns (2.923ns logic, 0.413ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 291100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

