// Seed: 3780746398
module module_0;
  integer id_1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    output wor   id_3
);
  module_0();
  assign id_2 = 1'b0;
  id_5(
      .id_0(1'b0), .id_1(id_0), .id_2(id_0), .id_3(1)
  );
  wire id_6, id_7;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  wire id_5 = id_3;
  wire id_6;
  wire id_7;
  assign id_3 = 1 == 1 ? id_4 : id_3;
  module_0();
endmodule
