{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516900787101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516900787103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 23:19:46 2018 " "Processing started: Thu Jan 25 23:19:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516900787103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1516900787103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc VGA -c VGA " "Command: quartus_drc VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1516900787103 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA.sdc " "Reading SDC File: 'VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1516900787457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1516900787460 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1516900787462 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 35 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 35 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[8\] " "Node  \"GPIO_2\[8\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[9\]~output " "Node  \"GPIO_2\[9\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[9\] " "Node  \"GPIO_2\[9\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[10\]~output " "Node  \"GPIO_2\[10\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[11\]~output " "Node  \"GPIO_2\[11\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[11\] " "Node  \"GPIO_2\[11\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[12\]~output " "Node  \"GPIO_2\[12\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[12\] " "Node  \"GPIO_2\[12\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[10\] " "Node  \"GPIO_2\[10\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[0\]~output " "Node  \"LED\[0\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[1\]~output " "Node  \"LED\[1\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[2\]~output " "Node  \"LED\[2\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[3\]~output " "Node  \"LED\[3\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[4\]~output " "Node  \"LED\[4\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[5\]~output " "Node  \"LED\[5\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[6\]~output " "Node  \"LED\[6\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " LED\[7\]~output " "Node  \"LED\[7\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[7\] " "Node  \"GPIO_2\[7\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[0\]~output " "Node  \"GPIO_2\[0\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[0\] " "Node  \"GPIO_2\[0\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[1\]~output " "Node  \"GPIO_2\[1\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[1\] " "Node  \"GPIO_2\[1\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[2\]~output " "Node  \"GPIO_2\[2\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[2\] " "Node  \"GPIO_2\[2\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[3\]~output " "Node  \"GPIO_2\[3\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[3\] " "Node  \"GPIO_2\[3\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[4\] " "Node  \"GPIO_2\[4\]\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[8\]~output " "Node  \"GPIO_2\[8\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_NODES_INFO" " GPIO_2\[7\]~output " "Node  \"GPIO_2\[7\]~output\"" {  } { { "VGA.v" "" { Text "/home/gene/WORK/test2-VGA/VGA.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gene/WORK/test2-VGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1516900787472 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1516900787472 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1516900787472 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "35 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 35 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1516900787474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516900787493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 23:19:47 2018 " "Processing ended: Thu Jan 25 23:19:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516900787493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516900787493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516900787493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1516900787493 ""}
