============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.10-p002_1
  Generated on:           Mar 15 2025  04:47:43 am
  Module:                 traffic_light_controller
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9547 ps) Setup Check with Pin count_inst_counter_reg[3]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      38                  
     Required Time:=    9962                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    9547                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  state_reg[1]/clk            -       -       R     (arrival)              6    -     0     -       0    (-,-) 
  state_reg[1]/q              (u)     clk->q  F     unmapped_d_flop        3 12.0     0   124     124    (-,-) 
  g747/z                      (u)     in_1->z R     unmapped_complex2     11 48.4     0    40     164    (-,-) 
  g741/z                      (u)     in_0->z F     unmapped_nand2         8 32.0     0    37     200    (-,-) 
  g718/z                      (u)     in_1->z R     unmapped_complex2      2  8.8     0    20     220    (-,-) 
  g712/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     236    (-,-) 
  g708/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     251    (-,-) 
  g700/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     267    (-,-) 
  g692/z                      (u)     in_0->z R     unmapped_nand2         1  4.4     0    16     282    (-,-) 
  g686/z                      (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     298    (-,-) 
  g684/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     314    (-,-) 
  g678/z                      (u)     in_0->z R     unmapped_complex2      5 22.0     0    29     342    (-,-) 
  g774/z                      (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     358    (-,-) 
  g777/z                      (u)     in_1->z F     unmapped_complex2      4 16.0     0    26     384    (-,-) 
  g656/z                      (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     400    (-,-) 
  g643/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     415    (-,-) 
  count_inst_counter_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0     415    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (9547 ps) Setup Check with Pin count_inst_counter_reg[2]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      38                  
     Required Time:=    9962                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    9547                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  state_reg[1]/clk            -       -       R     (arrival)              6    -     0     -       0    (-,-) 
  state_reg[1]/q              (u)     clk->q  F     unmapped_d_flop        3 12.0     0   124     124    (-,-) 
  g747/z                      (u)     in_1->z R     unmapped_complex2     11 48.4     0    40     164    (-,-) 
  g741/z                      (u)     in_0->z F     unmapped_nand2         8 32.0     0    37     200    (-,-) 
  g718/z                      (u)     in_1->z R     unmapped_complex2      2  8.8     0    20     220    (-,-) 
  g712/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     236    (-,-) 
  g708/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     251    (-,-) 
  g700/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     267    (-,-) 
  g692/z                      (u)     in_0->z R     unmapped_nand2         1  4.4     0    16     282    (-,-) 
  g686/z                      (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     298    (-,-) 
  g684/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     314    (-,-) 
  g678/z                      (u)     in_0->z R     unmapped_complex2      5 22.0     0    29     342    (-,-) 
  g774/z                      (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     358    (-,-) 
  g777/z                      (u)     in_1->z F     unmapped_complex2      4 16.0     0    26     384    (-,-) 
  g652/z                      (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     400    (-,-) 
  g646/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     415    (-,-) 
  count_inst_counter_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0     415    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (9547 ps) Setup Check with Pin count_inst_counter_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      38                  
     Required Time:=    9962                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    9547                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  state_reg[1]/clk            -       -       R     (arrival)              6    -     0     -       0    (-,-) 
  state_reg[1]/q              (u)     clk->q  F     unmapped_d_flop        3 12.0     0   124     124    (-,-) 
  g747/z                      (u)     in_1->z R     unmapped_complex2     11 48.4     0    40     164    (-,-) 
  g741/z                      (u)     in_0->z F     unmapped_nand2         8 32.0     0    37     200    (-,-) 
  g718/z                      (u)     in_1->z R     unmapped_complex2      2  8.8     0    20     220    (-,-) 
  g712/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     236    (-,-) 
  g708/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     251    (-,-) 
  g700/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     267    (-,-) 
  g692/z                      (u)     in_0->z R     unmapped_nand2         1  4.4     0    16     282    (-,-) 
  g686/z                      (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     298    (-,-) 
  g684/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     314    (-,-) 
  g678/z                      (u)     in_0->z R     unmapped_complex2      5 22.0     0    29     342    (-,-) 
  g774/z                      (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     358    (-,-) 
  g777/z                      (u)     in_1->z F     unmapped_complex2      4 16.0     0    26     384    (-,-) 
  g655/z                      (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     400    (-,-) 
  g650/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     415    (-,-) 
  count_inst_counter_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0     415    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (9547 ps) Setup Check with Pin count_inst_counter_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count_inst_counter_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      38                  
     Required Time:=    9962                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    9547                  

#--------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  state_reg[1]/clk            -       -       R     (arrival)              6    -     0     -       0    (-,-) 
  state_reg[1]/q              (u)     clk->q  F     unmapped_d_flop        3 12.0     0   124     124    (-,-) 
  g747/z                      (u)     in_1->z R     unmapped_complex2     11 48.4     0    40     164    (-,-) 
  g741/z                      (u)     in_0->z F     unmapped_nand2         8 32.0     0    37     200    (-,-) 
  g718/z                      (u)     in_1->z R     unmapped_complex2      2  8.8     0    20     220    (-,-) 
  g712/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     236    (-,-) 
  g708/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     251    (-,-) 
  g700/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     267    (-,-) 
  g692/z                      (u)     in_0->z R     unmapped_nand2         1  4.4     0    16     282    (-,-) 
  g686/z                      (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     298    (-,-) 
  g684/z                      (u)     in_1->z F     unmapped_nand2         1  4.0     0    16     314    (-,-) 
  g678/z                      (u)     in_0->z R     unmapped_complex2      5 22.0     0    29     342    (-,-) 
  g774/z                      (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     358    (-,-) 
  g777/z                      (u)     in_1->z F     unmapped_complex2      4 16.0     0    26     384    (-,-) 
  g654/z                      (u)     in_1->z F     unmapped_complex2      1  4.0     0    16     400    (-,-) 
  g647/z                      (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     415    (-,-) 
  count_inst_counter_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0     415    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (9614 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      38                  
     Required Time:=    9962                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    9614                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)              6    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        3 13.2     0   124     124    (-,-) 
  g747/z           (u)     in_1->z F     unmapped_complex2     11 44.0     0    40     164    (-,-) 
  g741/z           (u)     in_0->z R     unmapped_nand2         8 35.2     0    37     200    (-,-) 
  g716/z           (u)     in_1->z R     unmapped_or2           1  4.4     0    16     216    (-,-) 
  g717/z           (u)     in_1->z F     unmapped_nand2         3 12.0     0    22     238    (-,-) 
  g713/z           (u)     in_0->z R     unmapped_nand2         1  4.4     0    16     254    (-,-) 
  g706/z           (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     270    (-,-) 
  g701/z           (u)     in_0->z R     unmapped_complex2      6 26.4     0    32     302    (-,-) 
  g771/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     317    (-,-) 
  g690/z           (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     333    (-,-) 
  g753/z           (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     348    (-,-) 
  state_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0     348    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (9614 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      38                  
     Required Time:=    9962                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    9614                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)              6    -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop        3 13.2     0   124     124    (-,-) 
  g747/z           (u)     in_1->z F     unmapped_complex2     11 44.0     0    40     164    (-,-) 
  g741/z           (u)     in_0->z R     unmapped_nand2         8 35.2     0    37     200    (-,-) 
  g716/z           (u)     in_1->z R     unmapped_or2           1  4.4     0    16     216    (-,-) 
  g717/z           (u)     in_1->z F     unmapped_nand2         3 12.0     0    22     238    (-,-) 
  g713/z           (u)     in_0->z R     unmapped_nand2         1  4.4     0    16     254    (-,-) 
  g706/z           (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     270    (-,-) 
  g701/z           (u)     in_0->z R     unmapped_complex2      6 26.4     0    32     302    (-,-) 
  g772/z           (u)     in_0->z F     unmapped_complex2      1  4.0     0    16     317    (-,-) 
  g691/z           (u)     in_1->z R     unmapped_nand2         1  4.4     0    16     333    (-,-) 
  g752/z           (u)     in_0->z R     unmapped_complex2      1  4.4     0    16     348    (-,-) 
  state_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0     348    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

