|key_generator
key_text[0] => key_r0[0].IN1
key_text[1] => key_r0[1].IN1
key_text[2] => key_r0[2].IN1
key_text[3] => key_r0[3].IN1
key_text[4] => key_r0[4].IN1
key_text[5] => key_r0[5].IN1
key_text[6] => key_r0[6].IN1
key_text[7] => key_r0[7].IN1
key_text[8] => key_r0[8].IN1
key_text[9] => key_r0[9].IN1
key_text[10] => key_r0[10].IN1
key_text[11] => key_r0[11].IN1
key_text[12] => key_r0[12].IN1
key_text[13] => key_r0[13].IN1
key_text[14] => key_r0[14].IN1
key_text[15] => key_r0[15].IN1
key_text[16] => key_r0[16].IN1
key_text[17] => key_r0[17].IN1
key_text[18] => key_r0[18].IN1
key_text[19] => key_r0[19].IN1
key_text[20] => key_r0[20].IN1
key_text[21] => key_r0[21].IN1
key_text[22] => key_r0[22].IN1
key_text[23] => key_r0[23].IN1
key_text[24] => key_r0[24].IN1
key_text[25] => key_r0[25].IN1
key_text[26] => key_r0[26].IN1
key_text[27] => key_r0[27].IN1
key_text[28] => key_r0[28].IN1
key_text[29] => key_r0[29].IN1
key_text[30] => key_r0[30].IN1
key_text[31] => key_r0[31].IN1
key_text[32] => key_r1[32].IN1
key_text[32] => Mux32.IN9
key_text[33] => key_r1[33].IN1
key_text[33] => Mux33.IN9
key_text[34] => key_r1[34].IN1
key_text[34] => Mux34.IN9
key_text[35] => key_r1[35].IN1
key_text[35] => Mux35.IN9
key_text[36] => key_r1[36].IN1
key_text[36] => Mux36.IN9
key_text[37] => key_r1[37].IN1
key_text[37] => Mux37.IN9
key_text[38] => key_r1[38].IN1
key_text[38] => Mux38.IN9
key_text[39] => key_r1[39].IN1
key_text[39] => Mux39.IN9
key_text[40] => key_r1[40].IN1
key_text[40] => Mux40.IN9
key_text[41] => key_r1[41].IN1
key_text[41] => Mux41.IN9
key_text[42] => key_r1[42].IN1
key_text[42] => Mux42.IN9
key_text[43] => key_r1[43].IN1
key_text[43] => Mux43.IN9
key_text[44] => key_r1[44].IN1
key_text[44] => Mux44.IN9
key_text[45] => key_r1[45].IN1
key_text[45] => Mux45.IN9
key_text[46] => key_r1[46].IN1
key_text[46] => Mux46.IN9
key_text[47] => key_r1[47].IN1
key_text[47] => Mux47.IN9
key_text[48] => key_r1[48].IN1
key_text[48] => Mux48.IN9
key_text[49] => key_r1[49].IN1
key_text[49] => Mux49.IN9
key_text[50] => key_r1[50].IN1
key_text[50] => Mux50.IN9
key_text[51] => key_r1[51].IN1
key_text[51] => Mux51.IN9
key_text[52] => key_r1[52].IN1
key_text[52] => Mux52.IN9
key_text[53] => key_r1[53].IN1
key_text[53] => Mux53.IN9
key_text[54] => key_r1[54].IN1
key_text[54] => Mux54.IN9
key_text[55] => key_r1[55].IN1
key_text[55] => Mux55.IN9
key_text[56] => key_r1[56].IN1
key_text[56] => Mux56.IN9
key_text[57] => key_r1[57].IN1
key_text[57] => Mux57.IN9
key_text[58] => key_r1[58].IN1
key_text[58] => Mux58.IN9
key_text[59] => key_r1[59].IN1
key_text[59] => Mux59.IN9
key_text[60] => key_r1[60].IN1
key_text[60] => Mux60.IN9
key_text[61] => key_r1[61].IN1
key_text[61] => Mux61.IN9
key_text[62] => key_r1[62].IN1
key_text[62] => Mux62.IN9
key_text[63] => key_r1[63].IN1
key_text[63] => Mux63.IN9
key_text[64] => key_r1[64].IN1
key_text[64] => Mux64.IN9
key_text[65] => key_r1[65].IN1
key_text[65] => Mux65.IN9
key_text[66] => key_r1[66].IN1
key_text[66] => Mux66.IN9
key_text[67] => key_r1[67].IN1
key_text[67] => Mux67.IN9
key_text[68] => key_r1[68].IN1
key_text[68] => Mux68.IN9
key_text[69] => key_r1[69].IN1
key_text[69] => Mux69.IN9
key_text[70] => key_r1[70].IN1
key_text[70] => Mux70.IN9
key_text[71] => key_r1[71].IN1
key_text[71] => Mux71.IN9
key_text[72] => key_r1[72].IN1
key_text[72] => Mux72.IN9
key_text[73] => key_r1[73].IN1
key_text[73] => Mux73.IN9
key_text[74] => key_r1[74].IN1
key_text[74] => Mux74.IN9
key_text[75] => key_r1[75].IN1
key_text[75] => Mux75.IN9
key_text[76] => key_r1[76].IN1
key_text[76] => Mux76.IN9
key_text[77] => key_r1[77].IN1
key_text[77] => Mux77.IN9
key_text[78] => key_r1[78].IN1
key_text[78] => Mux78.IN9
key_text[79] => key_r1[79].IN1
key_text[79] => Mux79.IN9
key_text[80] => key_r1[80].IN1
key_text[80] => Mux80.IN9
key_text[81] => key_r1[81].IN1
key_text[81] => Mux81.IN9
key_text[82] => key_r1[82].IN1
key_text[82] => Mux82.IN9
key_text[83] => key_r1[83].IN1
key_text[83] => Mux83.IN9
key_text[84] => key_r1[84].IN1
key_text[84] => Mux84.IN9
key_text[85] => key_r1[85].IN1
key_text[85] => Mux85.IN9
key_text[86] => key_r1[86].IN1
key_text[86] => Mux86.IN9
key_text[87] => key_r1[87].IN1
key_text[87] => Mux87.IN9
key_text[88] => key_r1[88].IN1
key_text[88] => Mux88.IN9
key_text[89] => key_r1[89].IN1
key_text[89] => Mux89.IN9
key_text[90] => key_r1[90].IN1
key_text[90] => Mux90.IN9
key_text[91] => key_r1[91].IN1
key_text[91] => Mux91.IN9
key_text[92] => key_r1[92].IN1
key_text[92] => Mux92.IN9
key_text[93] => key_r1[93].IN1
key_text[93] => Mux93.IN9
key_text[94] => key_r1[94].IN1
key_text[94] => Mux94.IN9
key_text[95] => key_r1[95].IN1
key_text[95] => Mux95.IN9
key_text[96] => key_r1[96].IN1
key_text[96] => Mux96.IN9
key_text[97] => key_r1[97].IN1
key_text[97] => Mux97.IN9
key_text[98] => key_r1[98].IN1
key_text[98] => Mux98.IN9
key_text[99] => key_r1[99].IN1
key_text[99] => Mux99.IN9
key_text[100] => key_r1[100].IN1
key_text[100] => Mux100.IN9
key_text[101] => key_r1[101].IN1
key_text[101] => Mux101.IN9
key_text[102] => key_r1[102].IN1
key_text[102] => Mux102.IN9
key_text[103] => key_r1[103].IN1
key_text[103] => Mux103.IN9
key_text[104] => key_r1[104].IN1
key_text[104] => Mux104.IN9
key_text[105] => key_r1[105].IN1
key_text[105] => Mux105.IN9
key_text[106] => key_r1[106].IN1
key_text[106] => Mux106.IN9
key_text[107] => key_r1[107].IN1
key_text[107] => Mux107.IN9
key_text[108] => key_r1[108].IN1
key_text[108] => Mux108.IN9
key_text[109] => key_r1[109].IN1
key_text[109] => Mux109.IN9
key_text[110] => key_r1[110].IN1
key_text[110] => Mux110.IN9
key_text[111] => key_r1[111].IN1
key_text[111] => Mux111.IN9
key_text[112] => key_r1[112].IN1
key_text[112] => Mux112.IN9
key_text[113] => key_r1[113].IN1
key_text[113] => Mux113.IN9
key_text[114] => key_r1[114].IN1
key_text[114] => Mux114.IN9
key_text[115] => key_r1[115].IN1
key_text[115] => Mux115.IN9
key_text[116] => key_r1[116].IN1
key_text[116] => Mux116.IN9
key_text[117] => key_r1[117].IN1
key_text[117] => Mux117.IN9
key_text[118] => key_r1[118].IN1
key_text[118] => Mux118.IN9
key_text[119] => key_r1[119].IN1
key_text[119] => Mux119.IN9
key_text[120] => key_r1[120].IN1
key_text[120] => Mux120.IN9
key_text[121] => key_r1[121].IN1
key_text[121] => Mux121.IN9
key_text[122] => key_r1[122].IN1
key_text[122] => Mux122.IN9
key_text[123] => key_r1[123].IN1
key_text[123] => Mux123.IN9
key_text[124] => key_r1[124].IN1
key_text[124] => Mux124.IN9
key_text[125] => key_r1[125].IN1
key_text[125] => Mux125.IN9
key_text[126] => key_r1[126].IN1
key_text[126] => Mux126.IN9
key_text[127] => key_r1[127].IN1
key_text[127] => Mux127.IN9
key_out[0] <= key_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= key_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= key_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= key_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= key_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= key_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= key_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= key_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= key_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= key_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= key_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= key_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= key_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= key_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= key_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= key_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[16] <= key_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[17] <= key_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[18] <= key_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[19] <= key_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[20] <= key_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[21] <= key_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[22] <= key_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[23] <= key_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[24] <= key_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[25] <= key_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[26] <= key_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[27] <= key_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[28] <= key_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[29] <= key_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[30] <= key_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[31] <= key_out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[32] <= key_out[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[33] <= key_out[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[34] <= key_out[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[35] <= key_out[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[36] <= key_out[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[37] <= key_out[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[38] <= key_out[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[39] <= key_out[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[40] <= key_out[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[41] <= key_out[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[42] <= key_out[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[43] <= key_out[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[44] <= key_out[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[45] <= key_out[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[46] <= key_out[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[47] <= key_out[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[48] <= key_out[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[49] <= key_out[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[50] <= key_out[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[51] <= key_out[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[52] <= key_out[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[53] <= key_out[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[54] <= key_out[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[55] <= key_out[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[56] <= key_out[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[57] <= key_out[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[58] <= key_out[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[59] <= key_out[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[60] <= key_out[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[61] <= key_out[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[62] <= key_out[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[63] <= key_out[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[64] <= key_out[64]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[65] <= key_out[65]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[66] <= key_out[66]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[67] <= key_out[67]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[68] <= key_out[68]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[69] <= key_out[69]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[70] <= key_out[70]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[71] <= key_out[71]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[72] <= key_out[72]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[73] <= key_out[73]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[74] <= key_out[74]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[75] <= key_out[75]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[76] <= key_out[76]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[77] <= key_out[77]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[78] <= key_out[78]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[79] <= key_out[79]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[80] <= key_out[80]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[81] <= key_out[81]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[82] <= key_out[82]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[83] <= key_out[83]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[84] <= key_out[84]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[85] <= key_out[85]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[86] <= key_out[86]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[87] <= key_out[87]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[88] <= key_out[88]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[89] <= key_out[89]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[90] <= key_out[90]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[91] <= key_out[91]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[92] <= key_out[92]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[93] <= key_out[93]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[94] <= key_out[94]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[95] <= key_out[95]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[96] <= key_out[96]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[97] <= key_out[97]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[98] <= key_out[98]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[99] <= key_out[99]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[100] <= key_out[100]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[101] <= key_out[101]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[102] <= key_out[102]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[103] <= key_out[103]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[104] <= key_out[104]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[105] <= key_out[105]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[106] <= key_out[106]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[107] <= key_out[107]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[108] <= key_out[108]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[109] <= key_out[109]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[110] <= key_out[110]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[111] <= key_out[111]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[112] <= key_out[112]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[113] <= key_out[113]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[114] <= key_out[114]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[115] <= key_out[115]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[116] <= key_out[116]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[117] <= key_out[117]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[118] <= key_out[118]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[119] <= key_out[119]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[120] <= key_out[120]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[121] <= key_out[121]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[122] <= key_out[122]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[123] <= key_out[123]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[124] <= key_out[124]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[125] <= key_out[125]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[126] <= key_out[126]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_out[127] <= key_out[127]$latch.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN8
current_round[0] => Mux1.IN8
current_round[0] => Mux2.IN8
current_round[0] => Mux3.IN8
current_round[0] => Mux4.IN8
current_round[0] => Mux5.IN8
current_round[0] => Mux6.IN8
current_round[0] => Mux7.IN8
current_round[0] => Mux8.IN8
current_round[0] => Mux9.IN8
current_round[0] => Mux10.IN8
current_round[0] => Mux11.IN8
current_round[0] => Mux12.IN8
current_round[0] => Mux13.IN8
current_round[0] => Mux14.IN8
current_round[0] => Mux15.IN8
current_round[0] => Mux16.IN8
current_round[0] => Mux17.IN8
current_round[0] => Mux18.IN8
current_round[0] => Mux19.IN8
current_round[0] => Mux20.IN8
current_round[0] => Mux21.IN8
current_round[0] => Mux22.IN8
current_round[0] => Mux23.IN8
current_round[0] => Mux24.IN8
current_round[0] => Mux25.IN8
current_round[0] => Mux26.IN8
current_round[0] => Mux27.IN8
current_round[0] => Mux28.IN8
current_round[0] => Mux29.IN8
current_round[0] => Mux30.IN8
current_round[0] => Mux31.IN8
current_round[0] => Mux32.IN8
current_round[0] => Mux33.IN8
current_round[0] => Mux34.IN8
current_round[0] => Mux35.IN8
current_round[0] => Mux36.IN8
current_round[0] => Mux37.IN8
current_round[0] => Mux38.IN8
current_round[0] => Mux39.IN8
current_round[0] => Mux40.IN8
current_round[0] => Mux41.IN8
current_round[0] => Mux42.IN8
current_round[0] => Mux43.IN8
current_round[0] => Mux44.IN8
current_round[0] => Mux45.IN8
current_round[0] => Mux46.IN8
current_round[0] => Mux47.IN8
current_round[0] => Mux48.IN8
current_round[0] => Mux49.IN8
current_round[0] => Mux50.IN8
current_round[0] => Mux51.IN8
current_round[0] => Mux52.IN8
current_round[0] => Mux53.IN8
current_round[0] => Mux54.IN8
current_round[0] => Mux55.IN8
current_round[0] => Mux56.IN8
current_round[0] => Mux57.IN8
current_round[0] => Mux58.IN8
current_round[0] => Mux59.IN8
current_round[0] => Mux60.IN8
current_round[0] => Mux61.IN8
current_round[0] => Mux62.IN8
current_round[0] => Mux63.IN8
current_round[0] => Mux64.IN8
current_round[0] => Mux65.IN8
current_round[0] => Mux66.IN8
current_round[0] => Mux67.IN8
current_round[0] => Mux68.IN8
current_round[0] => Mux69.IN8
current_round[0] => Mux70.IN8
current_round[0] => Mux71.IN8
current_round[0] => Mux72.IN8
current_round[0] => Mux73.IN8
current_round[0] => Mux74.IN8
current_round[0] => Mux75.IN8
current_round[0] => Mux76.IN8
current_round[0] => Mux77.IN8
current_round[0] => Mux78.IN8
current_round[0] => Mux79.IN8
current_round[0] => Mux80.IN8
current_round[0] => Mux81.IN8
current_round[0] => Mux82.IN8
current_round[0] => Mux83.IN8
current_round[0] => Mux84.IN8
current_round[0] => Mux85.IN8
current_round[0] => Mux86.IN8
current_round[0] => Mux87.IN8
current_round[0] => Mux88.IN8
current_round[0] => Mux89.IN8
current_round[0] => Mux90.IN8
current_round[0] => Mux91.IN8
current_round[0] => Mux92.IN8
current_round[0] => Mux93.IN8
current_round[0] => Mux94.IN8
current_round[0] => Mux95.IN8
current_round[0] => Mux96.IN8
current_round[0] => Mux97.IN8
current_round[0] => Mux98.IN8
current_round[0] => Mux99.IN8
current_round[0] => Mux100.IN8
current_round[0] => Mux101.IN8
current_round[0] => Mux102.IN8
current_round[0] => Mux103.IN8
current_round[0] => Mux104.IN8
current_round[0] => Mux105.IN8
current_round[0] => Mux106.IN8
current_round[0] => Mux107.IN8
current_round[0] => Mux108.IN8
current_round[0] => Mux109.IN8
current_round[0] => Mux110.IN8
current_round[0] => Mux111.IN8
current_round[0] => Mux112.IN8
current_round[0] => Mux113.IN8
current_round[0] => Mux114.IN8
current_round[0] => Mux115.IN8
current_round[0] => Mux116.IN8
current_round[0] => Mux117.IN8
current_round[0] => Mux118.IN8
current_round[0] => Mux119.IN8
current_round[0] => Mux120.IN8
current_round[0] => Mux121.IN8
current_round[0] => Mux122.IN8
current_round[0] => Mux123.IN8
current_round[0] => Mux124.IN8
current_round[0] => Mux125.IN8
current_round[0] => Mux126.IN8
current_round[0] => Mux127.IN8
current_round[0] => Mux128.IN19
current_round[1] => Mux0.IN7
current_round[1] => Mux1.IN7
current_round[1] => Mux2.IN7
current_round[1] => Mux3.IN7
current_round[1] => Mux4.IN7
current_round[1] => Mux5.IN7
current_round[1] => Mux6.IN7
current_round[1] => Mux7.IN7
current_round[1] => Mux8.IN7
current_round[1] => Mux9.IN7
current_round[1] => Mux10.IN7
current_round[1] => Mux11.IN7
current_round[1] => Mux12.IN7
current_round[1] => Mux13.IN7
current_round[1] => Mux14.IN7
current_round[1] => Mux15.IN7
current_round[1] => Mux16.IN7
current_round[1] => Mux17.IN7
current_round[1] => Mux18.IN7
current_round[1] => Mux19.IN7
current_round[1] => Mux20.IN7
current_round[1] => Mux21.IN7
current_round[1] => Mux22.IN7
current_round[1] => Mux23.IN7
current_round[1] => Mux24.IN7
current_round[1] => Mux25.IN7
current_round[1] => Mux26.IN7
current_round[1] => Mux27.IN7
current_round[1] => Mux28.IN7
current_round[1] => Mux29.IN7
current_round[1] => Mux30.IN7
current_round[1] => Mux31.IN7
current_round[1] => Mux32.IN7
current_round[1] => Mux33.IN7
current_round[1] => Mux34.IN7
current_round[1] => Mux35.IN7
current_round[1] => Mux36.IN7
current_round[1] => Mux37.IN7
current_round[1] => Mux38.IN7
current_round[1] => Mux39.IN7
current_round[1] => Mux40.IN7
current_round[1] => Mux41.IN7
current_round[1] => Mux42.IN7
current_round[1] => Mux43.IN7
current_round[1] => Mux44.IN7
current_round[1] => Mux45.IN7
current_round[1] => Mux46.IN7
current_round[1] => Mux47.IN7
current_round[1] => Mux48.IN7
current_round[1] => Mux49.IN7
current_round[1] => Mux50.IN7
current_round[1] => Mux51.IN7
current_round[1] => Mux52.IN7
current_round[1] => Mux53.IN7
current_round[1] => Mux54.IN7
current_round[1] => Mux55.IN7
current_round[1] => Mux56.IN7
current_round[1] => Mux57.IN7
current_round[1] => Mux58.IN7
current_round[1] => Mux59.IN7
current_round[1] => Mux60.IN7
current_round[1] => Mux61.IN7
current_round[1] => Mux62.IN7
current_round[1] => Mux63.IN7
current_round[1] => Mux64.IN7
current_round[1] => Mux65.IN7
current_round[1] => Mux66.IN7
current_round[1] => Mux67.IN7
current_round[1] => Mux68.IN7
current_round[1] => Mux69.IN7
current_round[1] => Mux70.IN7
current_round[1] => Mux71.IN7
current_round[1] => Mux72.IN7
current_round[1] => Mux73.IN7
current_round[1] => Mux74.IN7
current_round[1] => Mux75.IN7
current_round[1] => Mux76.IN7
current_round[1] => Mux77.IN7
current_round[1] => Mux78.IN7
current_round[1] => Mux79.IN7
current_round[1] => Mux80.IN7
current_round[1] => Mux81.IN7
current_round[1] => Mux82.IN7
current_round[1] => Mux83.IN7
current_round[1] => Mux84.IN7
current_round[1] => Mux85.IN7
current_round[1] => Mux86.IN7
current_round[1] => Mux87.IN7
current_round[1] => Mux88.IN7
current_round[1] => Mux89.IN7
current_round[1] => Mux90.IN7
current_round[1] => Mux91.IN7
current_round[1] => Mux92.IN7
current_round[1] => Mux93.IN7
current_round[1] => Mux94.IN7
current_round[1] => Mux95.IN7
current_round[1] => Mux96.IN7
current_round[1] => Mux97.IN7
current_round[1] => Mux98.IN7
current_round[1] => Mux99.IN7
current_round[1] => Mux100.IN7
current_round[1] => Mux101.IN7
current_round[1] => Mux102.IN7
current_round[1] => Mux103.IN7
current_round[1] => Mux104.IN7
current_round[1] => Mux105.IN7
current_round[1] => Mux106.IN7
current_round[1] => Mux107.IN7
current_round[1] => Mux108.IN7
current_round[1] => Mux109.IN7
current_round[1] => Mux110.IN7
current_round[1] => Mux111.IN7
current_round[1] => Mux112.IN7
current_round[1] => Mux113.IN7
current_round[1] => Mux114.IN7
current_round[1] => Mux115.IN7
current_round[1] => Mux116.IN7
current_round[1] => Mux117.IN7
current_round[1] => Mux118.IN7
current_round[1] => Mux119.IN7
current_round[1] => Mux120.IN7
current_round[1] => Mux121.IN7
current_round[1] => Mux122.IN7
current_round[1] => Mux123.IN7
current_round[1] => Mux124.IN7
current_round[1] => Mux125.IN7
current_round[1] => Mux126.IN7
current_round[1] => Mux127.IN7
current_round[1] => Mux128.IN18
current_round[2] => Mux0.IN6
current_round[2] => Mux1.IN6
current_round[2] => Mux2.IN6
current_round[2] => Mux3.IN6
current_round[2] => Mux4.IN6
current_round[2] => Mux5.IN6
current_round[2] => Mux6.IN6
current_round[2] => Mux7.IN6
current_round[2] => Mux8.IN6
current_round[2] => Mux9.IN6
current_round[2] => Mux10.IN6
current_round[2] => Mux11.IN6
current_round[2] => Mux12.IN6
current_round[2] => Mux13.IN6
current_round[2] => Mux14.IN6
current_round[2] => Mux15.IN6
current_round[2] => Mux16.IN6
current_round[2] => Mux17.IN6
current_round[2] => Mux18.IN6
current_round[2] => Mux19.IN6
current_round[2] => Mux20.IN6
current_round[2] => Mux21.IN6
current_round[2] => Mux22.IN6
current_round[2] => Mux23.IN6
current_round[2] => Mux24.IN6
current_round[2] => Mux25.IN6
current_round[2] => Mux26.IN6
current_round[2] => Mux27.IN6
current_round[2] => Mux28.IN6
current_round[2] => Mux29.IN6
current_round[2] => Mux30.IN6
current_round[2] => Mux31.IN6
current_round[2] => Mux32.IN6
current_round[2] => Mux33.IN6
current_round[2] => Mux34.IN6
current_round[2] => Mux35.IN6
current_round[2] => Mux36.IN6
current_round[2] => Mux37.IN6
current_round[2] => Mux38.IN6
current_round[2] => Mux39.IN6
current_round[2] => Mux40.IN6
current_round[2] => Mux41.IN6
current_round[2] => Mux42.IN6
current_round[2] => Mux43.IN6
current_round[2] => Mux44.IN6
current_round[2] => Mux45.IN6
current_round[2] => Mux46.IN6
current_round[2] => Mux47.IN6
current_round[2] => Mux48.IN6
current_round[2] => Mux49.IN6
current_round[2] => Mux50.IN6
current_round[2] => Mux51.IN6
current_round[2] => Mux52.IN6
current_round[2] => Mux53.IN6
current_round[2] => Mux54.IN6
current_round[2] => Mux55.IN6
current_round[2] => Mux56.IN6
current_round[2] => Mux57.IN6
current_round[2] => Mux58.IN6
current_round[2] => Mux59.IN6
current_round[2] => Mux60.IN6
current_round[2] => Mux61.IN6
current_round[2] => Mux62.IN6
current_round[2] => Mux63.IN6
current_round[2] => Mux64.IN6
current_round[2] => Mux65.IN6
current_round[2] => Mux66.IN6
current_round[2] => Mux67.IN6
current_round[2] => Mux68.IN6
current_round[2] => Mux69.IN6
current_round[2] => Mux70.IN6
current_round[2] => Mux71.IN6
current_round[2] => Mux72.IN6
current_round[2] => Mux73.IN6
current_round[2] => Mux74.IN6
current_round[2] => Mux75.IN6
current_round[2] => Mux76.IN6
current_round[2] => Mux77.IN6
current_round[2] => Mux78.IN6
current_round[2] => Mux79.IN6
current_round[2] => Mux80.IN6
current_round[2] => Mux81.IN6
current_round[2] => Mux82.IN6
current_round[2] => Mux83.IN6
current_round[2] => Mux84.IN6
current_round[2] => Mux85.IN6
current_round[2] => Mux86.IN6
current_round[2] => Mux87.IN6
current_round[2] => Mux88.IN6
current_round[2] => Mux89.IN6
current_round[2] => Mux90.IN6
current_round[2] => Mux91.IN6
current_round[2] => Mux92.IN6
current_round[2] => Mux93.IN6
current_round[2] => Mux94.IN6
current_round[2] => Mux95.IN6
current_round[2] => Mux96.IN6
current_round[2] => Mux97.IN6
current_round[2] => Mux98.IN6
current_round[2] => Mux99.IN6
current_round[2] => Mux100.IN6
current_round[2] => Mux101.IN6
current_round[2] => Mux102.IN6
current_round[2] => Mux103.IN6
current_round[2] => Mux104.IN6
current_round[2] => Mux105.IN6
current_round[2] => Mux106.IN6
current_round[2] => Mux107.IN6
current_round[2] => Mux108.IN6
current_round[2] => Mux109.IN6
current_round[2] => Mux110.IN6
current_round[2] => Mux111.IN6
current_round[2] => Mux112.IN6
current_round[2] => Mux113.IN6
current_round[2] => Mux114.IN6
current_round[2] => Mux115.IN6
current_round[2] => Mux116.IN6
current_round[2] => Mux117.IN6
current_round[2] => Mux118.IN6
current_round[2] => Mux119.IN6
current_round[2] => Mux120.IN6
current_round[2] => Mux121.IN6
current_round[2] => Mux122.IN6
current_round[2] => Mux123.IN6
current_round[2] => Mux124.IN6
current_round[2] => Mux125.IN6
current_round[2] => Mux126.IN6
current_round[2] => Mux127.IN6
current_round[2] => Mux128.IN17
current_round[3] => Mux0.IN5
current_round[3] => Mux1.IN5
current_round[3] => Mux2.IN5
current_round[3] => Mux3.IN5
current_round[3] => Mux4.IN5
current_round[3] => Mux5.IN5
current_round[3] => Mux6.IN5
current_round[3] => Mux7.IN5
current_round[3] => Mux8.IN5
current_round[3] => Mux9.IN5
current_round[3] => Mux10.IN5
current_round[3] => Mux11.IN5
current_round[3] => Mux12.IN5
current_round[3] => Mux13.IN5
current_round[3] => Mux14.IN5
current_round[3] => Mux15.IN5
current_round[3] => Mux16.IN5
current_round[3] => Mux17.IN5
current_round[3] => Mux18.IN5
current_round[3] => Mux19.IN5
current_round[3] => Mux20.IN5
current_round[3] => Mux21.IN5
current_round[3] => Mux22.IN5
current_round[3] => Mux23.IN5
current_round[3] => Mux24.IN5
current_round[3] => Mux25.IN5
current_round[3] => Mux26.IN5
current_round[3] => Mux27.IN5
current_round[3] => Mux28.IN5
current_round[3] => Mux29.IN5
current_round[3] => Mux30.IN5
current_round[3] => Mux31.IN5
current_round[3] => Mux32.IN5
current_round[3] => Mux33.IN5
current_round[3] => Mux34.IN5
current_round[3] => Mux35.IN5
current_round[3] => Mux36.IN5
current_round[3] => Mux37.IN5
current_round[3] => Mux38.IN5
current_round[3] => Mux39.IN5
current_round[3] => Mux40.IN5
current_round[3] => Mux41.IN5
current_round[3] => Mux42.IN5
current_round[3] => Mux43.IN5
current_round[3] => Mux44.IN5
current_round[3] => Mux45.IN5
current_round[3] => Mux46.IN5
current_round[3] => Mux47.IN5
current_round[3] => Mux48.IN5
current_round[3] => Mux49.IN5
current_round[3] => Mux50.IN5
current_round[3] => Mux51.IN5
current_round[3] => Mux52.IN5
current_round[3] => Mux53.IN5
current_round[3] => Mux54.IN5
current_round[3] => Mux55.IN5
current_round[3] => Mux56.IN5
current_round[3] => Mux57.IN5
current_round[3] => Mux58.IN5
current_round[3] => Mux59.IN5
current_round[3] => Mux60.IN5
current_round[3] => Mux61.IN5
current_round[3] => Mux62.IN5
current_round[3] => Mux63.IN5
current_round[3] => Mux64.IN5
current_round[3] => Mux65.IN5
current_round[3] => Mux66.IN5
current_round[3] => Mux67.IN5
current_round[3] => Mux68.IN5
current_round[3] => Mux69.IN5
current_round[3] => Mux70.IN5
current_round[3] => Mux71.IN5
current_round[3] => Mux72.IN5
current_round[3] => Mux73.IN5
current_round[3] => Mux74.IN5
current_round[3] => Mux75.IN5
current_round[3] => Mux76.IN5
current_round[3] => Mux77.IN5
current_round[3] => Mux78.IN5
current_round[3] => Mux79.IN5
current_round[3] => Mux80.IN5
current_round[3] => Mux81.IN5
current_round[3] => Mux82.IN5
current_round[3] => Mux83.IN5
current_round[3] => Mux84.IN5
current_round[3] => Mux85.IN5
current_round[3] => Mux86.IN5
current_round[3] => Mux87.IN5
current_round[3] => Mux88.IN5
current_round[3] => Mux89.IN5
current_round[3] => Mux90.IN5
current_round[3] => Mux91.IN5
current_round[3] => Mux92.IN5
current_round[3] => Mux93.IN5
current_round[3] => Mux94.IN5
current_round[3] => Mux95.IN5
current_round[3] => Mux96.IN5
current_round[3] => Mux97.IN5
current_round[3] => Mux98.IN5
current_round[3] => Mux99.IN5
current_round[3] => Mux100.IN5
current_round[3] => Mux101.IN5
current_round[3] => Mux102.IN5
current_round[3] => Mux103.IN5
current_round[3] => Mux104.IN5
current_round[3] => Mux105.IN5
current_round[3] => Mux106.IN5
current_round[3] => Mux107.IN5
current_round[3] => Mux108.IN5
current_round[3] => Mux109.IN5
current_round[3] => Mux110.IN5
current_round[3] => Mux111.IN5
current_round[3] => Mux112.IN5
current_round[3] => Mux113.IN5
current_round[3] => Mux114.IN5
current_round[3] => Mux115.IN5
current_round[3] => Mux116.IN5
current_round[3] => Mux117.IN5
current_round[3] => Mux118.IN5
current_round[3] => Mux119.IN5
current_round[3] => Mux120.IN5
current_round[3] => Mux121.IN5
current_round[3] => Mux122.IN5
current_round[3] => Mux123.IN5
current_round[3] => Mux124.IN5
current_round[3] => Mux125.IN5
current_round[3] => Mux126.IN5
current_round[3] => Mux127.IN5
current_round[3] => Mux128.IN16


|key_generator|g_function:g1
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g1|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g1|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g1|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g1|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g2
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g2|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g2|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g2|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g2|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g3
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g3|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g3|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g3|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g3|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g4
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g4|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g4|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g4|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g4|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g5
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g5|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g5|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g5|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g5|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g6
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g6|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g6|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g6|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g6|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g7
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g7|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g7|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g7|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g7|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g8
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g8|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g8|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g8|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g8|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g9
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g9|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g9|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g9|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g9|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g10
w[0] => w_shifted[8].IN1
w[1] => w_shifted[9].IN1
w[2] => w_shifted[10].IN1
w[3] => w_shifted[11].IN1
w[4] => w_shifted[12].IN1
w[5] => w_shifted[13].IN1
w[6] => w_shifted[14].IN1
w[7] => w_shifted[15].IN1
w[8] => w_shifted[16].IN1
w[9] => w_shifted[17].IN1
w[10] => w_shifted[18].IN1
w[11] => w_shifted[19].IN1
w[12] => w_shifted[20].IN1
w[13] => w_shifted[21].IN1
w[14] => w_shifted[22].IN1
w[15] => w_shifted[23].IN1
w[16] => w_shifted[24].IN1
w[17] => w_shifted[25].IN1
w[18] => w_shifted[26].IN1
w[19] => w_shifted[27].IN1
w[20] => w_shifted[28].IN1
w[21] => w_shifted[29].IN1
w[22] => w_shifted[30].IN1
w[23] => w_shifted[31].IN1
w[24] => w_shifted[0].IN1
w[25] => w_shifted[1].IN1
w[26] => w_shifted[2].IN1
w[27] => w_shifted[3].IN1
w[28] => w_shifted[4].IN1
w[29] => w_shifted[5].IN1
w[30] => w_shifted[6].IN1
w[31] => w_shifted[7].IN1
w_prime[0] <= sbox:sb4.port1
w_prime[1] <= sbox:sb4.port1
w_prime[2] <= sbox:sb4.port1
w_prime[3] <= sbox:sb4.port1
w_prime[4] <= sbox:sb4.port1
w_prime[5] <= sbox:sb4.port1
w_prime[6] <= sbox:sb4.port1
w_prime[7] <= sbox:sb4.port1
w_prime[8] <= sbox:sb3.port1
w_prime[9] <= sbox:sb3.port1
w_prime[10] <= sbox:sb3.port1
w_prime[11] <= sbox:sb3.port1
w_prime[12] <= sbox:sb3.port1
w_prime[13] <= sbox:sb3.port1
w_prime[14] <= sbox:sb3.port1
w_prime[15] <= sbox:sb3.port1
w_prime[16] <= sbox:sb2.port1
w_prime[17] <= sbox:sb2.port1
w_prime[18] <= sbox:sb2.port1
w_prime[19] <= sbox:sb2.port1
w_prime[20] <= sbox:sb2.port1
w_prime[21] <= sbox:sb2.port1
w_prime[22] <= sbox:sb2.port1
w_prime[23] <= sbox:sb2.port1
w_prime[24] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[25] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[26] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[27] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[28] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[29] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[30] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
w_prime[31] <= w_prime.DB_MAX_OUTPUT_PORT_TYPE
current_round[0] => Mux0.IN19
current_round[0] => Mux1.IN19
current_round[0] => Mux2.IN19
current_round[0] => Mux3.IN19
current_round[0] => Mux4.IN19
current_round[0] => Mux5.IN19
current_round[0] => Mux6.IN19
current_round[0] => Mux7.IN19
current_round[0] => Mux8.IN19
current_round[1] => Mux0.IN18
current_round[1] => Mux1.IN18
current_round[1] => Mux2.IN18
current_round[1] => Mux3.IN18
current_round[1] => Mux4.IN18
current_round[1] => Mux5.IN18
current_round[1] => Mux6.IN18
current_round[1] => Mux7.IN18
current_round[1] => Mux8.IN18
current_round[2] => Mux0.IN17
current_round[2] => Mux1.IN17
current_round[2] => Mux2.IN17
current_round[2] => Mux3.IN17
current_round[2] => Mux4.IN17
current_round[2] => Mux5.IN17
current_round[2] => Mux6.IN17
current_round[2] => Mux7.IN17
current_round[2] => Mux8.IN17
current_round[3] => Mux0.IN16
current_round[3] => Mux1.IN16
current_round[3] => Mux2.IN16
current_round[3] => Mux3.IN16
current_round[3] => Mux4.IN16
current_round[3] => Mux5.IN16
current_round[3] => Mux6.IN16
current_round[3] => Mux7.IN16
current_round[3] => Mux8.IN16


|key_generator|g_function:g10|sbox:sb1
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g10|sbox:sb2
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g10|sbox:sb3
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|key_generator|g_function:g10|sbox:sb4
data[0] => Ram0.RADDR
data[1] => Ram0.RADDR1
data[2] => Ram0.RADDR2
data[3] => Ram0.RADDR3
data[4] => Ram0.RADDR4
data[5] => Ram0.RADDR5
data[6] => Ram0.RADDR6
data[7] => Ram0.RADDR7
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


