// Seed: 2721282478
module module_0 #(
    parameter id_1  = 32'd16,
    parameter id_10 = 32'd75,
    parameter id_2  = 32'd82,
    parameter id_3  = 32'd44
) ();
  wire _id_1;
  wire [id_1 : id_1  + "" *  1] _id_2;
  wire _id_3;
  wire id_4;
  logic [-1 'h0 : id_1] id_5;
  wire id_6;
  assign id_4 = id_2(id_6);
  logic [{  -1  ,  id_2  } : id_3] id_7;
  ;
  wire id_8;
  wire id_9;
  logic ["" : id_3] _id_10;
  wire [1  ==  (  (  id_10  )  )  - "" : 1] id_11;
  assign id_1 = id_8;
  logic [1 : ""] id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  module_0 modCall_1 ();
  inout logic [7:0] id_4;
  inout wire id_3;
  xnor primCall (id_1, id_3, id_4, id_5);
  input wire _id_2;
  output wire id_1;
  logic [-1 : (  id_2  )] id_6, id_7;
  logic id_8 = id_2, id_9;
  assign id_4[-1] = id_5[1];
endmodule
