{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 01:11:18 2020 " "Info: Processing started: Thu Dec 17 01:11:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sopc_projet -c sopc_projet " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sopc_projet -c sopc_projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sopc_projet EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"sopc_projet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 9278 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 9280 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 9282 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 9284 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 9286 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 18 " "Critical Warning (169085): No exact pin location assignment(s) for 10 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info (169086): Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[7] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info (169086): Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[6] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info (169086): Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[5] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info (169086): Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[4] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info (169086): Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[3] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info (169086): Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[2] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info (169086): Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[1] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info (169086): Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[0] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 256 1104 1280 272 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Info (169086): Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 224 280 448 240 "KEY" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Info (169086): Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 224 280 448 240 "KEY" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_gestion_bp_0\|avalon_gestion_bp_0\|readdata\[1\]\|combout " "Warning (335094): Node \"inst\|the_avalon_gestion_bp_0\|avalon_gestion_bp_0\|readdata\[1\]\|combout\" is a latch" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 271 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_gestion_bp_0\|avalon_gestion_bp_0\|readdata\[2\]\|combout " "Warning (335094): Node \"inst\|the_avalon_gestion_bp_0\|avalon_gestion_bp_0\|readdata\[2\]\|combout\" is a latch" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 271 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_gestion_bp_0\|avalon_gestion_bp_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_gestion_bp_0\|avalon_gestion_bp_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 271 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info (332104): Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK50 " "Warning (332060): Node: CLOCK50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_100 " "Warning (332060): Node: mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|pwm_compas " "Warning (332060): Node: mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_10K " "Warning (332060): Node: mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_10K was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|control\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|control\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node CLOCK50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sopc_projet.bdf" "" { Schematic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/sopc_projet.bdf" { { 136 280 448 152 "CLOCK50" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 9262 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2653 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|out_pwm  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|out_pwm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|pwm_compas " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|pwm_compas" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 19 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|pwm_compas } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2403 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_pwm/avalon_pwm.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_pwm/avalon_pwm.vhd" 12 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|out_pwm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2246 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_100  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_100~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_100~0" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 38 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|clk_100~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3431 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 38 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|clk_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2337 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_10K  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_10K " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_10K~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_10K~0" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 18 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|clk_10K~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5916 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 18 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|clk_10K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2399 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|pwm_compas  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|pwm_compas " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|sig_duree\[0\]~9 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|sig_duree\[0\]~9" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 129 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|sig_duree[0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5683 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|Mux2~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|Mux2~0" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 90 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5699 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|\\seq_mes:etat\[2\]~1 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|\\seq_mes:etat\[2\]~1" {  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|\seq_mes:etat[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5949 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 19 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|pwm_compas } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2403 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_anemo_0:the_avalon_anemo_0\|avalon_anemo:avalon_anemo_0\|Mux1~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_anemo_0:the_avalon_anemo_0\|avalon_anemo:avalon_anemo_0\|Mux1~0" {  } { { "avalon_anemo/avalon_anemo.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_anemo/avalon_anemo.vhd" 152 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_anemo_0:the_avalon_anemo_0|avalon_anemo:avalon_anemo_0|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3358 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|rst_n~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|rst_n~0" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 38 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3433 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_rf_wr_data\[2\]~5 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|W_rf_wr_data\[2\]~5" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 4341 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|W_rf_wr_data[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3746 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_address\[0\]~1 " "Info (176357): Destination node mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_address\[0\]~1" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/mon_sopc.vhd" 1481 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3818 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|av_ld_byte0_data_nxt\[0\]~6 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|av_ld_byte0_data_nxt\[0\]~6" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 4358 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3833 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_anemo_0:the_avalon_anemo_0\|avalon_anemo:avalon_anemo_0\|Mux1~1 " "Info (176357): Destination node mon_sopc:inst\|avalon_anemo_0:the_avalon_anemo_0\|avalon_anemo:avalon_anemo_0\|Mux1~1" {  } { { "avalon_anemo/avalon_anemo.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_anemo/avalon_anemo.vhd" 152 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_anemo_0:the_avalon_anemo_0|avalon_anemo:avalon_anemo_0|Mux1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3834 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~5 " "Info (176357): Destination node mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~5" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/mon_sopc.vhd" 1915 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3835 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|av_ld_byte0_data_nxt\[7\]~8 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|av_ld_byte0_data_nxt\[7\]~8" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 4358 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3838 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|av_ld_byte0_data_nxt\[6\]~14 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|av_ld_byte0_data_nxt\[6\]~14" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 4358 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[6]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 4053 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|LED:the_LED\|readdata\[6\] " "Info (176357): Destination node mon_sopc:inst\|LED:the_LED\|readdata\[6\]" {  } { { "led.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/led.vhd" 41 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|LED:the_LED|readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2520 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 5226 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|W_alu_result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 1952 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\|data_out  " "Info (176353): Automatically promoted node mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_rf_wren " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|W_rf_wren" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 4342 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 1974 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 259 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 4790 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|internal_resetlatch~0 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|internal_resetlatch~0" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 258 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|internal_resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 6203 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mon_sopc.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/mon_sopc.vhd" 3057 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\|data_out" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 164 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|config\[0\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|config\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~26 " "Info (176357): Destination node mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~26" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/mon_sopc.vhd" 1915 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 4107 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_1Hz~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|clk_1Hz~0" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 19 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|clk_1Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5947 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|fin_mesure~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|fin_mesure~0" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 19 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|fin_mesure~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5955 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|fin_mesure~1 " "Info (176357): Destination node mon_sopc:inst\|avalon_compas_0:the_avalon_compas_0\|avalon_compas:avalon_compas_0\|fin_mesure~1" {  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 19 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|fin_mesure~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5956 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_compas/avalon_compas.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_compas/avalon_compas.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_compas_0:the_avalon_compas_0|avalon_compas:avalon_compas_0|config[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2358 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|rst_n  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|ledBabord " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|ledBabord" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 31 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|ledBabord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2324 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|ledTribord " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|ledTribord" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 31 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|ledTribord } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2325 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|ledSTBY~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|ledSTBY~0" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 31 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|ledSTBY~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3343 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|double_bip~5 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|double_bip~5" {  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|double_bip~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3352 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|rst_n~1 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|rst_n~1" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 38 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|rst_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3434 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_1Hz~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|clk_1Hz~0" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 38 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|clk_1Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3438 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|bip_double~6 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|bip_double~6" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 36 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|bip_double~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3464 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|bip_simple~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|bip_simple~0" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 36 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|bip_simple~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3471 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|val_tempo~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|val_tempo~0" {  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 36 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|val_tempo~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3785 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~25 " "Info (176357): Destination node mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~25" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/mon_sopc.vhd" 1915 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 4106 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_gestion_bp/avalon_gestion_bp.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_gestion_bp/avalon_gestion_bp.vhd" 38 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2331 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|control\[0\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|control\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~29 " "Info (176357): Destination node mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~29" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/mon_sopc.vhd" 1915 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 4112 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|out_pwm " "Info (176357): Destination node mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|out_pwm" {  } { { "avalon_pwm/avalon_pwm.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_pwm/avalon_pwm.vhd" 12 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|out_pwm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2246 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_pwm/avalon_pwm.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/avalon_pwm/avalon_pwm.vhd" 60 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 2145 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|double_bip~5  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_gestion_bp_0:the_avalon_gestion_bp_0\|avalon_gestion_bp:avalon_gestion_bp_0\|double_bip~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_gestion_bp_0:the_avalon_gestion_bp_0|avalon_gestion_bp:avalon_gestion_bp_0|double_bip~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 3352 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest  " "Info (176353): Automatically promoted node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|MonRd~0 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|MonRd~0" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 541 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 5393 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/cpu_0.vhd" 251 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sebastian/Documents/BE_VHDL/SOPC/" { { 0 { 0 ""} 0 1198 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Extra Info (176218): Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 2 8 0 " "Info (176211): Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info (170195): Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Info: Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 01:11:30 2020 " "Info: Processing ended: Thu Dec 17 01:11:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
