Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sun Mar 13 22:30:58 2016
| Host         : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    56 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           22 |
| No           | No                    | Yes                    |              45 |           20 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |              17 |           11 |
| Yes          | No                    | Yes                    |              24 |           13 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|             Clock Signal            |                           Enable Signal                          |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                  |                                                |                1 |              1 |
|  design_1_i/debounce_0/inst/cclk    |                                                                  |                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                  | design_1_i/debounce_0/inst/clear               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/IICctrl_0/inst/u_I2C_Controller/n_0_SD_COUNTER[5]_i_1 | design_1_i/debounce_0/inst/o                   |                4 |              6 |
|  OV7725_PCLK_IBUF_BUFG              |                                                                  | OV7725_VSYNC_IBUF                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/IICctrl_0/inst/n_0_LUT_INDEX[7]_i_1                   | design_1_i/debounce_0/inst/o                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/vga_0/inst/n_0_line_cnt[9]_i_1                        | design_1_i/debounce_0/inst/o                   |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                  |                                                |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/ram_read_0/inst/address0                              | design_1_i/ram_read_0/inst/n_0_address[16]_i_1 |                5 |             17 |
|  OV7725_PCLK_IBUF_BUFG              | design_1_i/cam_ov7670_ov7725_0/inst/n_0_we_i_1                   |                                                |               11 |             17 |
|  OV7725_PCLK_IBUF_BUFG              | design_1_i/cam_ov7670_ov7725_0/inst/p_0_in1_in                   | OV7725_VSYNC_IBUF                              |                5 |             17 |
|  OV7725_PCLK_IBUF_BUFG              |                                                                  |                                                |               15 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                  | design_1_i/debounce_0/inst/o                   |               20 |             45 |
+-------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------+----------------+


