# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 3.2e-05 512 0.021 1770 565248 49.0119 16.6513 546.625 522.124 1134.66 1134.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 3.2e-05 512 0.021 1770 552960 49.6958 16.6583 643.428 519.271 1229.3 1229.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 3.2e-05 512 0.021 1770 563200 49.0899 16.6666 683.478 522.55 1272.03 1272.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 3.2e-05 512 0.021 1770 552960 49.5399 16.6181 624.833 519.624 1210.87 1211.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 3.2e-05 512 0.021 1770 563200 49.4922 16.729 642.308 524.223 1233 1233.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 3.2e-05 512 0.021 1770 559104 49.0003 16.6441 658.088 519.332 1243.32 1243.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 3.2e-05 512 0.021 1770 552960 48.9362 16.5789 654.048 515.705 1235.52 1235.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 3.2e-05 512 0.021 1770 557056 48.6664 17.5044 635.422 516.596 1218.44 1218.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 3.2e-05 512 0.021 1770 540672 49.1339 16.4168 624.697 511.226 1201.72 1201.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 3.2e-05 512 0.021 1770 537600 50.3437 19.585 671.791 515.136 1257.1 1257.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 3.2e-05 512 0.021 1770 524288 49.4513 16.2316 760.676 506.023 1332.63 1332.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 700 3.2e-05 512 0.021 1770 557056 50.1626 16.6547 552.743 522.465 1142.27 1142.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 3.2e-05 512 0.021 1770 558080 49.7396 16.681 560.743 522.529 1149.95 1150.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 3.2e-05 512 0.021 1770 559104 49.8913 16.698 557.686 523.274 1147.8 1147.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 3.2e-05 512 0.021 1770 551936 49.8269 16.6545 565.312 519.788 1151.84 1152.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 3.2e-05 512 0.021 1770 557056 49.7085 16.649 554.039 521.963 1142.6 1142.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 3.2e-05 512 0.021 1770 552960 49.6349 16.6502 656.677 519.302 1242.51 1242.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 3.2e-05 512 0.021 1770 552960 50.0356 16.6715 640.926 522.062 1230.24 1230.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 3.2e-05 512 0.021 1770 552960 49.4842 16.6182 687.112 519.4 1272.86 1273.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 3.2e-05 512 0.021 1770 550400 50.7355 16.7301 677.933 524.259 1269.91 1270.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 3.2e-05 512 0.021 1770 544768 50.3501 16.6338 674.727 519.722 1261.68 1261.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 3.2e-05 512 0.021 1770 537600 50.3106 16.5774 652.594 515.293 1235.03 1235.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 3.2e-05 512 0.021 1770 540672 50.1927 16.6156 627.837 516.966 1211.85 1212.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 3.2e-05 512 0.021 1770 540672 49.1366 16.4352 739.114 511.632 1316.57 1316.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 3.2e-05 512 0.021 1770 537600 50.3296 17.6658 744.497 515.709 1328.45 1328.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 3.2e-05 512 0.021 1770 524288 49.4556 16.2273 650.891 506.079 1222.91 1223.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 700 3.2e-05 512 0.021 1780 557056 49.7056 16.6548 524.587 522.101 1113.31 1113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 3.2e-05 512 0.021 1780 552960 50.1179 16.6884 587.203 522.102 1176.37 1176.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 3.2e-05 512 0.021 1780 559104 49.891 16.7058 553.455 523.413 1143.71 1143.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 3.2e-05 512 0.021 1780 551936 49.8074 16.651 556.993 519.688 1143.39 1143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 3.2e-05 512 0.021 1780 557056 49.6957 16.646 536.354 522.484 1125.43 1125.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 3.2e-05 512 0.021 1780 552960 49.6458 16.6551 695.543 519.617 1281.71 1281.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 3.2e-05 512 0.021 1780 552960 49.5719 16.6359 486.361 519.277 1072.1 1072.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 3.2e-05 512 0.021 1780 552960 50.0244 16.6686 667.757 522.494 1257.19 1257.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 3.2e-05 512 0.021 1780 552960 49.9316 16.6545 471.578 522.111 1060.53 1060.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 3.2e-05 512 0.021 1780 552960 49.5064 16.6202 625.974 519.317 1211.67 1211.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 3.2e-05 512 0.021 1780 540672 49.121 16.4352 442.009 511.584 1019.4 1019.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 3.2e-05 512 0.021 1780 550400 50.7351 16.7301 649.817 524.102 1241.63 1241.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 3.2e-05 512 0.021 1780 537600 50.3334 17.0667 450.882 515.256 1033.79 1033.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 3.2e-05 512 0.021 1780 544768 50.3315 16.6329 823.638 519.764 1410.62 1410.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 3.2e-05 512 0.021 1780 544768 50.2913 16.6116 543.773 519.837 1130.76 1130.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 3.2e-05 512 0.021 1780 537600 50.3218 16.5787 781.041 515.7 1363.89 1364.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 3.2e-05 512 0.021 1780 522240 51.6303 16.5786 512.978 515.374 1096.81 1096.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 3.2e-05 512 0.021 1780 540672 50.1933 16.6112 761.945 516.461 1345.47 1345.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 3.2e-05 512 0.021 1780 524288 49.4558 16.2343 496.291 506.177 1068.41 1068.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 3.2e-05 512 0.021 1780 540672 49.123 16.4328 659.723 511.149 1236.67 1236.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 3.2e-05 512 0.021 1780 491520 50.2636 16.0507 425.986 494.81 987.362 987.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 3.2e-05 512 0.021 1780 537600 50.3292 16.5883 691.127 515.704 1274 1274.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 3.2e-05 512 0.021 1780 512000 52.6981 19.3381 478.2 515.407 1065.89 1066.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 700 3.2e-05 512 0.021 1776 565248 48.9236 16.6465 526.242 522.517 1114.59 1114.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 3.2e-05 512 0.021 1776 563200 49.2361 16.6892 555.085 522.475 1143.73 1143.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 3.2e-05 512 0.021 1776 565248 49.249 16.6988 552.744 523.848 1142.79 1142.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 3.2e-05 512 0.021 1776 552960 49.5396 16.6154 349.424 519.696 935.529 935.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 3.2e-05 512 0.021 1776 559104 49.0319 16.654 631.826 519.296 1217.06 1217.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 3.2e-05 512 0.021 1776 559104 48.9493 16.6436 401.798 519.319 986.958 987.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 3.2e-05 512 0.021 1776 565248 48.8818 16.6441 584.302 522.13 1172.21 1172.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 3.2e-05 512 0.021 1776 557056 48.649 16.6134 374.942 516.519 956.975 957.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 3.2e-05 512 0.021 1776 552960 49.6106 16.6494 662.894 519.373 1248.77 1248.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 3.2e-05 512 0.021 1776 552960 49.5646 16.6384 467.553 519.214 1053.22 1053.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 3.2e-05 512 0.021 1776 563200 49.0498 16.6688 640.848 522.058 1228.87 1229.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 3.2e-05 512 0.021 1776 552960 49.9499 16.6584 453.983 522.108 1042.95 1043.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 3.2e-05 512 0.021 1776 552960 49.49 16.6132 808.409 519.253 1394.01 1394.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 3.2e-05 512 0.021 1776 540672 49.0982 16.7103 516.44 511.574 1094.07 1094.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 3.2e-05 512 0.021 1776 563200 49.4531 16.7237 813.77 524.15 1404.34 1404.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 3.2e-05 512 0.021 1776 537600 50.341 18.7613 524.691 515.147 1109.2 1109.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 3.2e-05 512 0.021 1776 559104 48.9726 18.5448 787.6 519.331 1374.7 1374.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 3.2e-05 512 0.021 1776 544768 50.3006 16.6154 509.807 519.354 1096.32 1096.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 3.2e-05 512 0.021 1776 552960 48.864 16.5884 753.201 515.708 1334.61 1334.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 3.2e-05 512 0.021 1776 552960 48.8111 16.578 493.951 515.159 1074.75 1074.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 3.2e-05 512 0.021 1776 557056 48.6576 16.6183 728.033 516.569 1310.13 1310.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 3.2e-05 512 0.021 1776 524288 49.4669 16.2276 466.5 506.127 1038.57 1038.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 700 3.2e-05 512 0.021 1775 557056 49.6551 16.6468 586.351 522.455 1175.36 1175.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 3.2e-05 512 0.021 1775 558080 49.6847 16.6908 529.079 522.511 1118.21 1118.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 700 3.2e-05 512 0.021 1775 552960 50.0587 16.6605 340.312 522.054 929.33 929.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 3.2e-05 512 0.021 1775 559104 49.8532 16.694 565.406 523.905 1156.11 1156.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 3.2e-05 512 0.021 1775 552960 49.5318 16.6164 361.458 519.284 947.141 947.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 3.2e-05 512 0.021 1775 551936 49.7119 16.6543 598.711 519.235 1184.56 1184.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 3.2e-05 512 0.021 1775 544768 50.3298 16.638 376.216 519.419 962.848 963.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 3.2e-05 512 0.021 1775 557056 49.5997 16.6564 594.931 522.129 1183.57 1183.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 3.2e-05 512 0.021 1775 540672 50.1956 16.7342 376.115 516.675 959.966 960.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 3.2e-05 512 0.021 1775 552960 49.6313 16.6553 663.203 519.301 1249.04 1249.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 3.2e-05 512 0.021 1775 552960 49.5598 16.6441 479.441 519.342 1065.24 1065.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 3.2e-05 512 0.021 1775 552960 50.006 16.6749 643.449 522.057 1232.44 1232.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 3.2e-05 512 0.021 1775 552960 49.9515 16.6523 455.632 522.179 1044.66 1044.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 3.2e-05 512 0.021 1775 552960 49.5098 16.6164 790.309 519.712 1376.4 1376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 3.2e-05 512 0.021 1775 540672 49.1119 16.7678 518.607 511.631 1096.37 1096.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 3.2e-05 512 0.021 1775 550400 50.7373 16.7281 785.97 523.791 1377.49 1377.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 3.2e-05 512 0.021 1775 537600 50.3525 16.5868 513.188 515.65 1096.03 1096.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 3.2e-05 512 0.021 1775 544768 50.3288 16.6364 747.847 519.716 1334.78 1334.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 3.2e-05 512 0.021 1775 544768 50.2928 16.6132 496.776 519.74 1083.67 1083.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 3.2e-05 512 0.021 1775 537600 50.3132 16.5865 720.568 515.658 1303.37 1303.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 3.2e-05 512 0.021 1775 522240 51.666 16.5786 468.203 515.303 1052 1052.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 3.2e-05 512 0.021 1775 540672 50.2028 16.6114 694.568 516.597 1278.23 1278.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 3.2e-05 512 0.021 1775 524288 49.4354 16.2201 476.07 506.144 1048.13 1048.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 700 3.2e-05 512 0.021 1792 544768 50.8466 16.6514 507.447 522.03 1097.23 1097.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 700 3.2e-05 512 0.021 1792 540672 51.1694 16.8243 326.007 522.002 916.256 916.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 3.2e-05 512 0.021 1792 547840 50.6682 16.6823 524.669 522.025 1114.29 1114.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 3.2e-05 512 0.021 1792 542720 51.0307 16.6724 335.477 522.049 925.484 925.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 3.2e-05 512 0.021 1792 546816 50.9182 16.6921 565.817 523.415 1157.09 1157.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 3.2e-05 512 0.021 1792 540672 50.6109 20.5514 364.044 519.316 954.774 954.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 3.2e-05 512 0.021 1792 537600 51.036 16.6517 547.419 519.186 1134.54 1134.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 3.2e-05 512 0.021 1792 530432 51.6106 16.6359 348.05 519.766 936.307 936.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 3.2e-05 512 0.021 1792 537600 51.0326 16.6372 291.747 519.802 879.465 879.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 3.2e-05 512 0.021 1792 540672 51.1681 17.4612 535.6 522.04 1126.51 1126.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 3.2e-05 512 0.021 1792 524288 51.7412 16.6401 333.963 516.98 919.575 919.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 3.2e-05 512 0.021 1792 516096 51.3521 16.439 277.179 511.572 856.79 856.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 3.2e-05 512 0.021 1792 543744 50.4918 16.6523 800.353 519.302 1387.04 1387.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 3.2e-05 512 0.021 1792 534528 51.2887 16.6449 509.506 519.725 1097.41 1097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 3.2e-05 512 0.021 1792 525312 52.226 16.6497 414.75 519.896 1003.78 1003.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 3.2e-05 512 0.021 1792 542720 50.9622 16.6694 751.94 522.052 1341.88 1342.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 3.2e-05 512 0.021 1792 532480 51.8296 16.6514 494.065 522.602 1085.4 1085.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 3.2e-05 512 0.021 1792 522240 51.6534 16.5751 409.267 515.304 993.048 993.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 3.2e-05 512 0.021 1792 540672 50.6127 16.6151 703.767 519.281 1290.52 1290.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 3.2e-05 512 0.021 1792 516096 51.3629 16.4291 446.672 511.219 1025.93 1026.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 3.2e-05 512 0.021 1792 516096 52.863 16.6154 384.52 519.88 974.132 974.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 3.2e-05 512 0.021 1792 550400 50.7083 16.7281 713.513 524.276 1305.48 1305.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 3.2e-05 512 0.021 1792 537600 50.3272 16.5807 487.716 515.754 1070.63 1070.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 3.2e-05 512 0.021 1792 537600 50.3674 16.6121 404.335 515.771 987.334 987.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 3.2e-05 512 0.021 1792 530432 51.6332 16.6382 668.015 519.768 1256.3 1256.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 3.2e-05 512 0.021 1792 516096 52.8897 16.6154 452.406 519.799 1041.95 1042.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 3.2e-05 512 0.021 1792 516096 52.978 16.6219 375.401 519.914 965.167 965.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 3.2e-05 512 0.021 1792 537600 50.2966 17.2446 654.502 515.659 1237.96 1238.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 3.2e-05 512 0.021 1792 522240 51.6545 16.5716 460.235 515.369 1044.08 1044.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 3.2e-05 512 0.021 1792 506880 49.0169 16.0813 372.822 495.202 933.365 933.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 3.2e-05 512 0.021 1792 524288 51.7141 16.6261 647.223 516.602 1232.41 1232.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 3.2e-05 512 0.021 1792 491520 52.6649 16.2322 416.075 506.059 991.287 991.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 3.2e-05 512 0.021 1792 491520 50.302 16.0543 371.573 494.802 932.97 933.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 700 3.2e-05 512 0.021 1800 544768 50.7766 16.6543 517.466 522.098 1107.25 1107.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 700 3.2e-05 512 0.021 1800 540672 51.1362 16.6473 329.756 522.116 919.906 920.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 3.2e-05 512 0.021 1800 542720 51.0589 16.688 578.502 522.038 1168.54 1168.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 3.2e-05 512 0.021 1800 542720 50.9905 16.6702 378.035 522.29 968.232 968.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 700 3.2e-05 512 0.021 1800 522240 51.7337 17.2812 299.577 515.217 884.058 884.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 3.2e-05 512 0.021 1800 546816 50.9263 16.6851 545.553 523.493 1136.91 1137.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 3.2e-05 512 0.021 1800 540672 50.6252 16.6215 354.13 519.202 940.832 941.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 3.2e-05 512 0.021 1800 534528 51.3348 16.6479 291.828 519.389 879.457 879.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 3.2e-05 512 0.021 1800 537600 51.007 16.6582 759.704 519.232 1346.85 1347.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 3.2e-05 512 0.021 1800 530432 51.5798 16.6356 484.169 519.331 1071.97 1072.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 3.2e-05 512 0.021 1800 537600 51.0033 19.7061 399.946 519.442 990.353 990.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 3.2e-05 512 0.021 1800 540672 51.1019 16.6502 702.092 522.124 1292.23 1292.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 3.2e-05 512 0.021 1800 524288 51.7265 16.6212 433.481 516.605 1018.69 1018.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 3.2e-05 512 0.021 1800 516096 51.335 16.4344 345.214 511.525 924.751 924.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 3.2e-05 512 0.021 1800 534528 51.3584 16.6506 723.507 519.682 1311.45 1311.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 3.2e-05 512 0.021 1800 534528 51.2936 16.638 479.631 519.845 1067.66 1067.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 3.2e-05 512 0.021 1800 525312 52.2105 16.6447 412.138 519.412 1000.65 1000.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 3.2e-05 512 0.021 1800 516096 52.8905 16.608 363.904 519.449 953.099 953.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 3.2e-05 512 0.021 1800 542720 50.982 16.6705 699.501 522.492 1289.89 1290.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 3.2e-05 512 0.021 1800 532480 51.833 16.6479 470.086 522.497 1061.32 1061.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 3.2e-05 512 0.021 1800 522240 51.6475 16.5778 387.679 515.227 971.382 971.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 3.2e-05 512 0.021 1800 532480 51.9198 16.6584 379.847 522.219 970.889 971.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 3.2e-05 512 0.021 1800 540672 50.6424 16.6216 652.092 519.318 1238.93 1239.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 3.2e-05 512 0.021 1800 516096 51.342 16.4373 445.576 511.572 1025.18 1025.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 3.2e-05 512 0.021 1800 516096 52.868 16.6098 371.041 519.889 960.656 960.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 3.2e-05 512 0.021 1800 491520 50.3015 16.0435 330.703 495.218 892.514 892.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 3.2e-05 512 0.021 1800 537600 51.823 16.7225 670.312 523.732 1262.83 1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 3.2e-05 512 0.021 1800 512000 52.7342 16.6748 440.514 515.705 1025.88 1026.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 3.2e-05 512 0.021 1800 499200 53.995 17.1274 370.615 515.342 957.329 957.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 3.2e-05 512 0.021 1800 512000 52.6906 16.59 350.141 515.4 935.071 935.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 700 3.2e-05 512 0.021 1776 544768 50.7442 16.6441 556.519 522.456 1146.62 1146.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 700 3.2e-05 512 0.021 1776 540672 51.3703 16.6461 359.779 522.485 950.528 950.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 700 3.2e-05 512 0.021 1776 540672 50.6217 16.6208 297.08 519.684 884.259 884.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 3.2e-05 512 0.021 1776 542720 51.0688 16.6892 539.319 522.107 1129.44 1129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 3.2e-05 512 0.021 1776 542720 50.9966 16.6697 354.515 522.453 944.879 945.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 700 3.2e-05 512 0.021 1776 522240 51.7219 16.5805 283.945 515.601 868.104 868.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 3.2e-05 512 0.021 1776 546816 50.8504 16.6993 747.947 523.791 1339.54 1339.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 3.2e-05 512 0.021 1776 540672 50.6116 16.6172 479.603 519.754 1066.84 1067.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 3.2e-05 512 0.021 1776 534528 51.3432 16.6379 386.476 519.336 974.052 974.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 3.2e-05 512 0.021 1776 516096 51.3363 17.281 315.125 511.097 895.086 895.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 3.2e-05 512 0.021 1776 537600 50.9842 16.6486 686.824 519.8 1274.5 1274.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 3.2e-05 512 0.021 1776 530432 51.5944 16.6416 444.548 519.766 1032.8 1032.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 3.2e-05 512 0.021 1776 537600 50.9985 16.6546 366.008 519.367 953.276 953.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 3.2e-05 512 0.021 1776 516096 52.8739 16.6154 317.243 519.403 906.375 906.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 3.2e-05 512 0.021 1776 540672 51.1207 16.6577 664.883 522.128 1255.04 1255.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 3.2e-05 512 0.021 1776 524288 51.6959 16.6195 413.874 516.672 999.112 999.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 3.2e-05 512 0.021 1776 516096 51.3618 16.4333 329.335 511.531 908.907 909.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 3.2e-05 512 0.021 1776 491520 52.6522 16.2304 275.925 505.694 850.743 850.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 3.2e-05 512 0.021 1776 534528 51.3534 16.6523 654.079 519.688 1242.02 1242.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 3.2e-05 512 0.021 1776 534528 51.3019 16.64 458.342 519.227 1045.76 1045.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 3.2e-05 512 0.021 1776 525312 52.2185 16.6462 381.832 519.398 970.339 970.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 3.2e-05 512 0.021 1776 516096 52.8916 16.6113 371.315 519.911 960.975 961.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 3.2e-05 512 0.021 1776 542720 51.0051 16.6666 654.359 522.45 1244.73 1244.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 3.2e-05 512 0.021 1776 532480 51.838 16.6543 460.216 522.546 1051.51 1051.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 3.2e-05 512 0.021 1776 522240 51.6484 18.9892 377.549 515.259 963.705 963.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 3.2e-05 512 0.021 1776 532480 51.925 16.6551 358.537 522.105 949.484 949.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 700 3.2e-05 512 0.021 1800 540672 51.103 16.6418 573.628 522.522 1164.14 1164.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 700 3.2e-05 512 0.021 1800 540672 51.1232 16.6385 375.013 522.124 965.146 965.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 700 3.2e-05 512 0.021 1800 528384 51.7582 16.622 302.438 519.41 890.476 890.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 3.2e-05 512 0.021 1800 537600 51.5564 16.6932 540.681 522.53 1131.72 1131.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 3.2e-05 512 0.021 1800 532480 51.899 16.6804 345.523 522.549 936.9 937.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 3.2e-05 512 0.021 1800 522240 51.7248 16.586 284.866 515.606 869.026 869.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 700 3.2e-05 512 0.021 1800 532480 51.882 16.6464 249.835 522.139 840.752 840.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 3.2e-05 512 0.021 1800 540672 51.5365 16.7016 728.969 523.482 1320.94 1321.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 3.2e-05 512 0.021 1800 528384 51.7371 16.6222 456.582 519.32 1044.51 1044.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 3.2e-05 512 0.021 1800 534528 51.2853 16.6424 378.196 519.789 966.168 966.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 3.2e-05 512 0.021 1800 516096 51.3422 16.4379 312.058 511.638 891.727 891.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 3.2e-05 512 0.021 1800 537600 50.9952 16.6603 666.619 519.989 1254.51 1254.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 3.2e-05 512 0.021 1800 530432 51.5971 16.6342 437.897 519.339 1025.71 1025.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 3.2e-05 512 0.021 1800 537600 50.9956 16.6482 359.413 519.809 947.111 947.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 3.2e-05 512 0.021 1800 516096 52.8794 16.6113 310.401 519.789 899.93 900.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 3.2e-05 512 0.021 1800 540672 51.109 16.6438 669.707 522.432 1260.14 1260.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 3.2e-05 512 0.021 1800 524288 51.6949 16.6142 418.901 516.964 1004.43 1004.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 3.2e-05 512 0.021 1800 516096 51.3387 16.4325 340.895 511.517 920.429 920.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 3.2e-05 512 0.021 1800 491520 52.6405 16.2243 283.718 505.57 858.409 858.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 3.2e-05 512 0.021 1800 534528 51.3684 16.6782 686.096 519.302 1273.7 1273.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 3.2e-05 512 0.021 1800 534528 51.3125 16.6381 486.675 519.436 1074.32 1074.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 3.2e-05 512 0.021 1800 525312 52.2219 16.643 398.054 519.84 987.009 987.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 3.2e-05 512 0.021 1800 516096 52.9233 16.6212 369.89 519.881 959.561 959.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 3.2e-05 512 0.021 1800 460800 53.4011 16.0809 303.473 494.788 867.991 868.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 3.2e-05 512 0.021 1800 532480 51.8771 16.6696 655.533 522.547 1246.88 1247.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 3.2e-05 512 0.021 1800 532480 51.8404 16.6517 457.515 522.106 1048.36 1048.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 3.2e-05 512 0.021 1800 522240 51.6188 21.5757 381.852 515.786 971.082 971.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 3.2e-05 512 0.021 1800 532480 51.9374 16.663 359.588 522.135 950.575 950.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 3.2e-05 512 0.021 1800 512000 52.7068 16.5865 330.875 515.893 916.315 916.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 700 3.2e-05 512 0.021 1800 548864 50.3792 16.6482 544.657 522.529 1134.46 1134.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 700 3.2e-05 512 0.021 1800 548864 50.4296 16.6528 359.28 521.922 948.537 948.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 700 3.2e-05 512 0.021 1800 540672 50.6295 16.6154 292.811 519.76 880.072 880.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 700 3.2e-05 512 0.021 1800 540672 50.2342 16.6088 252.08 516.933 836.106 836.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 3.2e-05 512 0.021 1800 547840 50.5831 16.6788 738.089 522.585 1328.19 1328.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 3.2e-05 512 0.021 1800 542720 50.9834 16.6646 471.571 522.55 1062.03 1062.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 3.2e-05 512 0.021 1800 537600 50.2963 16.7715 383.388 515.208 965.915 966.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 700 3.2e-05 512 0.021 1800 532480 51.8337 16.6584 322.179 522.486 913.402 913.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 3.2e-05 512 0.021 1800 552960 50.3593 16.6932 681.374 523.798 1272.47 1272.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 3.2e-05 512 0.021 1800 540672 50.5971 16.6183 444.088 519.817 1031.38 1031.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 3.2e-05 512 0.021 1800 534528 51.3058 16.6437 355.188 519.361 942.742 942.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 3.2e-05 512 0.021 1800 516096 51.3487 16.4375 307.326 511.634 886.991 887.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 3.2e-05 512 0.021 1800 522240 51.6439 16.5777 271.432 515.2 855.11 855.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 3.2e-05 512 0.021 1800 544768 50.3979 16.6462 664.602 519.3 1251.19 1251.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 3.2e-05 512 0.021 1800 544768 50.3093 16.6374 424.859 519.341 1011.39 1011.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 3.2e-05 512 0.021 1800 537600 51.0082 16.6507 354.258 519.37 941.537 941.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 3.2e-05 512 0.021 1800 544768 50.2769 16.6175 313.194 524.395 904.722 904.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 3.2e-05 512 0.021 1800 501760 51.5684 16.241 257.123 504.889 830.066 830.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 3.2e-05 512 0.021 1800 548864 50.377 16.6461 621.645 522.425 1211.35 1211.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 3.2e-05 512 0.021 1800 540672 50.2042 16.6169 406.105 516.686 989.856 990.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 3.2e-05 512 0.021 1800 516096 51.3594 16.4301 319.234 511.212 898.482 898.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 3.2e-05 512 0.021 1800 524288 49.4641 16.2267 290.001 505.767 861.707 861.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 3.2e-05 512 0.021 1800 532480 51.9363 16.6502 270.394 522.665 861.895 862.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 700 3.2e-05 512 0.021 1792 536576 51.5074 16.6528 529.575 522.464 1120.45 1120.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 700 3.2e-05 512 0.021 1792 532480 51.8871 16.6484 339.785 522.042 930.607 930.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 700 3.2e-05 512 0.021 1792 528384 51.7768 16.6236 281.204 519.279 869.136 869.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 700 3.2e-05 512 0.021 1792 524288 51.7465 16.6162 240.057 517.086 825.757 825.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 3.2e-05 512 0.021 1792 537600 51.5085 16.6931 699.738 522.4 1290.59 1290.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 700 3.2e-05 512 0.021 1792 532480 51.9431 16.668 444.919 522.49 1036.27 1036.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 3.2e-05 512 0.021 1792 522240 51.6899 16.5827 355.53 515.229 939.281 939.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 700 3.2e-05 512 0.021 1792 532480 51.849 16.6602 313.892 522.013 904.663 904.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 700 3.2e-05 512 0.021 1792 512000 52.7334 21.7295 274.54 515.345 864.599 864.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 3.2e-05 512 0.021 1792 540672 51.5406 16.6958 646.782 523.412 1238.69 1238.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 3.2e-05 512 0.021 1792 528384 51.7469 16.6222 422.469 519.763 1010.85 1011.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 3.2e-05 512 0.021 1792 534528 51.2743 16.642 343.778 519.438 931.377 931.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 3.2e-05 512 0.021 1792 516096 51.3212 17.189 292.83 511.574 873.166 873.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 3.2e-05 512 0.021 1792 522240 51.6711 16.5813 262.546 515.264 846.316 846.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 3.2e-05 512 0.021 1792 530432 51.6826 16.6543 618.149 519.779 1206.51 1206.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 3.2e-05 512 0.021 1792 530432 51.6082 16.638 395.089 519.93 983.509 983.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 3.2e-05 512 0.021 1792 516096 53.0275 16.6503 326.791 519.446 916.164 916.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 3.2e-05 512 0.021 1792 516096 52.887 16.6134 286.581 519.787 876.123 876.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 3.2e-05 512 0.021 1792 501760 51.5526 16.245 248.142 505.453 821.644 821.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 3.2e-05 512 0.021 1792 532480 51.8793 16.6518 598.88 522.04 1189.7 1189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 3.2e-05 512 0.021 1792 524288 51.7307 16.6162 384.682 517.084 970.362 970.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 3.2e-05 512 0.021 1792 516096 51.3561 16.4337 310.544 511.14 889.722 889.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 3.2e-05 512 0.021 1792 491520 52.6585 16.2345 265.229 506.056 840.426 840.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 3.2e-05 512 0.021 1792 532480 51.9053 16.6564 263.437 522.606 854.858 855.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 700 3.2e-05 512 0.021 1792 491520 50.3084 16.0541 224.204 494.806 785.619 785.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 700 3.2e-05 512 0.021 1792 495616 55.8475 16.69 484.659 523.402 1080.85 1081.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 3.2e-05 512 0.021 1792 491520 55.8162 16.6478 525.865 522.515 1121.09 1121.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 700 3.2e-05 512 0.021 1792 491520 55.811 16.6485 358.393 522.43 953.529 953.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 700 3.2e-05 512 0.021 1792 479232 56.4674 16.6195 283.988 519.695 877.012 877.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 700 3.2e-05 512 0.021 1792 475136 56.4197 16.6052 252.597 516.668 842.536 842.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 700 3.2e-05 512 0.021 1792 491520 55.8119 16.6601 240.137 522.6 835.459 835.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 700 3.2e-05 512 0.021 1792 466944 56.0114 16.4339 209.705 511.143 793.552 793.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 700 3.2e-05 512 0.021 1792 487424 55.6867 16.6071 206.268 519.617 798.428 798.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 700 3.2e-05 512 0.021 1792 458752 55.6502 16.2343 185.299 505.9 763.331 763.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 700 3.2e-05 512 0.021 1800 544768 50.2941 16.6062 209.945 519.493 796.59 796.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 700 3.2e-05 512 0.021 1792 516096 52.9192 16.6113 196.423 519.778 785.975 786.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 700 3.2e-05 512 0.021 1800 501760 51.5428 16.2488 195.056 505.445 768.541 768.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 700 3.2e-05 512 0.021 1776 501760 51.5377 16.2414 193.159 505.506 766.699 766.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 700 3.2e-05 512 0.021 1792 524288 51.728 20.1114 228.748 516.524 817.358 817.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 700 3.2e-05 512 0.021 1792 491520 50.2295 16.0527 327.503 494.787 888.819 889.002
