
---------- Begin Simulation Statistics ----------
final_tick                               168626670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 383445                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   384198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   260.79                       # Real time elapsed on the host
host_tick_rate                              646591154                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168627                       # Number of seconds simulated
sim_ticks                                168626670000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.686267                       # CPI: cycles per instruction
system.cpu.discardedOps                        191301                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35634210                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593026                       # IPC: instructions per cycle
system.cpu.numCycles                        168626670                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132992460                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565544                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4394                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4406                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485431                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734892                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103936                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101885                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902516                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65386                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51152085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51152085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51152560                       # number of overall hits
system.cpu.dcache.overall_hits::total        51152560                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       919992                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         919992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       927936                       # number of overall misses
system.cpu.dcache.overall_misses::total        927936                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48146910934                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48146910934                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48146910934                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48146910934                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52080496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52080496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017817                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52334.053920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52334.053920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51886.025474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51886.025474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97381                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3626                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.856315                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778421                       # number of writebacks
system.cpu.dcache.writebacks::total            778421                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       866988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       866988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       874926                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       874926                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44794060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44794060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45598948999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45598948999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51666.297573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51666.297573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52117.492221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52117.492221                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40596776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40596776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22106727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22106727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42023.124695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42023.124695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21052249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21052249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40021.689248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40021.689248                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10555309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10555309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       393931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       393931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26040183934                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26040183934                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66103.413882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66103.413882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       340967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       340967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23741811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23741811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69630.817645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69630.817645                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          475                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           475                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7944                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7944                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943580                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943580                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7938                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7938                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    804888999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    804888999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.942867                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.942867                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101396.951247                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101396.951247                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.547274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027561                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            874925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.465167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.547274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105036069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105036069                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684915                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474181                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025787                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700324                       # number of overall hits
system.cpu.icache.overall_hits::total         9700324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          760                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            760                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          760                       # number of overall misses
system.cpu.icache.overall_misses::total           760                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72186000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72186000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72186000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72186000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94981.578947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94981.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94981.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94981.578947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70666000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70666000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92981.578947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92981.578947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92981.578947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92981.578947                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          760                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           760                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72186000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72186000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94981.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94981.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92981.578947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92981.578947                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.701543                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12764.584211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.701543                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9701844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9701844                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168626670000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               588452                       # number of demand (read+write) hits
system.l2.demand_hits::total                   588548                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              588452                       # number of overall hits
system.l2.overall_hits::total                  588548                       # number of overall hits
system.l2.demand_misses::.cpu.inst                664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286474                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287138                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               664                       # number of overall misses
system.l2.overall_misses::.cpu.data            286474                       # number of overall misses
system.l2.overall_misses::total                287138                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30588040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30654371000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66331000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30588040000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30654371000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           874926                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875686                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          874926                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875686                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.327427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.327427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99896.084337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106774.227330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106758.321783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99896.084337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106774.227330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106758.321783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199585                       # number of writebacks
system.l2.writebacks::total                    199585                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287134                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24858370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24911421000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24858370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24911421000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.327422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.327422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327896                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79896.084337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86774.775718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86758.868682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79896.084337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86774.775718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86758.868682                       # average overall mshr miss latency
system.l2.replacements                         282530                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778421                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778421                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          236                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176711                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19251303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19251303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        340967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            340967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.518264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108942.301272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108942.301272                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15717103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15717103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.518264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88942.414451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88942.414451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99896.084337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99896.084337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          664                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          664                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79896.084337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79896.084337                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        424196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            424196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11336737000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11336737000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103283.775043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103283.775043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9141267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9141267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83284.896911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83284.896911                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8085.132422                       # Cycle average of tags in use
system.l2.tags.total_refs                     1749921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290722                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.019225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.059871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.895107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8016.177445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3791146                       # Number of tag accesses
system.l2.tags.data_accesses                  3791146                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005829876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199585                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287134                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199585                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    841                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.481957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.071461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.447872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11639     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           20      0.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           31      0.27%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11694                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.065162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.031634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.072356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5701     48.75%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              181      1.55%     50.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5175     44.25%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              624      5.34%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11694                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   53824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18376576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12773440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    108.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168626550000                       # Total gap between requests
system.mem_ctrls.avgGap                     346455.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18280256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12771840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 252012.329959430499                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 108406671.376479178667                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75740332.178771004081                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286470                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199585                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18967250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10122897750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3985007533250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28565.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35336.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19966468.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18334080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18376576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12773440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12773440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          664                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286470                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287134                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199585                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199585                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       252012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    108725862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        108977874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       252012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       252012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     75749821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        75749821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     75749821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       252012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    108725862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       184727695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286293                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199560                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11969                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11521                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4773871250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1431465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10141865000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16674.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35424.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145625                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101986                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.519080                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.287547                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.073346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183262     76.93%     76.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29797     12.51%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5971      2.51%     91.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1559      0.65%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9214      3.87%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          923      0.39%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          614      0.26%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          555      0.23%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6338      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18322752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12771840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              108.658684                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.740332                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856250220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455092605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1026696300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     523842660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13310643840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41592468510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29727404640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87492398775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.852675                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76851150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5630560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86144960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       844797660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       449001630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1017435720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     517860540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13310643840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41459253240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29839585920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87438578550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.533507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  77147741750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5630560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85848368250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199585                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78825                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176711                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       852677                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 852677                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31149952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31149952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287134                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287134                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1363884000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1563058000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       978006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           340967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          340966                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1768                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2624264                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626032                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105814144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105878656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282530                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12773440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1158216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003933                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1153673     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4531      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1158216                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168626670000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3307685000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2280000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2624778996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
