
*** Running vivado
    with args -log dis_est.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dis_est.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dis_est.tcl -notrace
Command: synth_design -top dis_est -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: Helper process launched with PID 5396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1351.035 ; gain = 9.820 ; free physical = 103 ; free virtual = 4147
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dis_est' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:46]
INFO: [Synth 8-3491] module 'gk_1' declared at '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:34' bound to instance 'gk_1comp' of component 'gk_1' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:94]
INFO: [Synth 8-638] synthesizing module 'gk_1' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'gk_1' (1#1) [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:44]
INFO: [Synth 8-3491] module 'sigma_k' declared at '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:34' bound to instance 'sigma_kcomp' of component 'sigma_k' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:102]
INFO: [Synth 8-638] synthesizing module 'sigma_k' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sigma_k' (2#1) [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:44]
INFO: [Synth 8-3491] module 'sigmak' declared at '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak_1.vhd:34' bound to instance 'sigmak_comp' of component 'sigmak' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:110]
INFO: [Synth 8-638] synthesizing module 'sigmak' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sigmak' (3#1) [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak_1.vhd:46]
INFO: [Synth 8-3491] module 'x_fus' declared at '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:33' bound to instance 'x_fus_comp' of component 'x_fus' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:120]
INFO: [Synth 8-638] synthesizing module 'x_fus' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'x_fus' (4#1) [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'dis_est' (5#1) [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1396.785 ; gain = 55.570 ; free physical = 158 ; free virtual = 4189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1396.785 ; gain = 55.570 ; free physical = 159 ; free virtual = 4190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1396.785 ; gain = 55.570 ; free physical = 159 ; free virtual = 4190
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/constrs_1/imports/prova1/pcrula.xdc]
Finished Parsing XDC File [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/constrs_1/imports/prova1/pcrula.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/constrs_1/imports/prova1/pcrula.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dis_est_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dis_est_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.199 ; gain = 0.000 ; free physical = 105 ; free virtual = 3932
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.199 ; gain = 0.000 ; free physical = 105 ; free virtual = 3932
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.199 ; gain = 0.000 ; free physical = 105 ; free virtual = 3932
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1652.199 ; gain = 0.000 ; free physical = 105 ; free virtual = 3932
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1652.199 ; gain = 310.984 ; free physical = 175 ; free virtual = 4005
=======
INFO: Helper process launched with PID 6012 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 363.535 ; gain = 100.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dis_est' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:17]
INFO: [Synth 8-3491] module 'gk_1' declared at 'C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:15' bound to instance 'gk_1comp' of component 'gk_1' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:67]
INFO: [Synth 8-638] synthesizing module 'gk_1' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:25]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:17' bound to instance 'add0' of component 'addsubfsm_v6' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:36]
INFO: [Synth 8-638] synthesizing module 'addsubfsm_v6' [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element sl_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element sign_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element s_res_exp_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element out_man_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element pos_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'addsubfsm_v6' (1#1) [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:28]
INFO: [Synth 8-3491] module 'divNR' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:14' bound to instance 'divGk' of component 'divNR' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:47]
INFO: [Synth 8-638] synthesizing module 'divNR' [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:28]
	Parameter FRAC_WIDTH bound to: 18 - type: integer 
	Parameter EXP_WIDTH bound to: 8 - type: integer 
	Parameter FP_WIDTH bound to: 27 - type: integer 
	Parameter FRAC_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'fixMul' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:30' bound to instance 'FMul1' of component 'fixMul' [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fixMul' [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fixMul' (2#1) [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:169]
INFO: [Synth 8-226] default block is never used [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element Vax_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element ExpoenteR_reg was removed.  [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'divNR' (3#1) [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'gk_1' (4#1) [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/gk_1.vhd:25]
INFO: [Synth 8-3491] module 'sigma_k' declared at 'C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:34' bound to instance 'sigma_kcomp' of component 'sigma_k' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:75]
INFO: [Synth 8-638] synthesizing module 'sigma_k' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:45]
WARNING: [Synth 8-614] signal 'sigmak_0' is read in the process but is not in the sensitivity list [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:50]
WARNING: [Synth 8-614] signal 'ready_sigma' is read in the process but is not in the sensitivity list [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:50]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'sigma_k' (5#1) [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigma_k.vhd:45]
WARNING: [Synth 8-5640] Port 'ready_sigma' is missing in component declaration [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:49]
INFO: [Synth 8-3491] module 'sigmak' declared at 'C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak.vhd:36' bound to instance 'sigmak_comp' of component 'sigmak' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sigmak' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak.vhd:50]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:26' bound to instance 'mul' of component 'multiplierfsm_v2' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak.vhd:61]
INFO: [Synth 8-638] synthesizing module 'multiplierfsm_v2' [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:36]
WARNING: [Synth 8-614] signal 's_mul_man' is read in the process but is not in the sensitivity list [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:64]
WARNING: [Synth 8-614] signal 's_add_exp' is read in the process but is not in the sensitivity list [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'multiplierfsm_v2' (6#1) [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:36]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:17' bound to instance 'add0' of component 'addsubfsm_v6' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'sigmak' (7#1) [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/sigmak.vhd:50]
INFO: [Synth 8-3491] module 'x_fus' declared at 'C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:35' bound to instance 'x_fus_comp' of component 'x_fus' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:95]
INFO: [Synth 8-638] synthesizing module 'x_fus' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:45]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:17' bound to instance 'sub0' of component 'addsubfsm_v6' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:55]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:26' bound to instance 'mul' of component 'multiplierfsm_v2' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:66]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:17' bound to instance 'add0' of component 'addsubfsm_v6' [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:78]
WARNING: [Synth 8-3848] Net reset in module/entity x_fus does not have driver. [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'x_fus' (8#1) [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/x_fus.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'dis_est' (9#1) [C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.srcs/sources_1/new/dis_est.vhd:17]
WARNING: [Synth 8-3331] design sigmak has unconnected port ready_gk_1
WARNING: [Synth 8-3331] design sigmak has unconnected port ready_sigma_1
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[26]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[25]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[24]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[23]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[22]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[21]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[20]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[19]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[18]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[17]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[16]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[15]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[14]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[13]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[12]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[11]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[10]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[9]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[8]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[7]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[6]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[5]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[4]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[3]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[2]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[1]
WARNING: [Synth 8-3331] design sigmak has unconnected port sigma_z[0]
WARNING: [Synth 8-3331] design sigma_k has unconnected port start
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 420.313 ; gain = 157.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 420.313 ; gain = 157.586
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
<<<<<<< HEAD
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1652.199 ; gain = 310.984 ; free physical = 175 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1652.199 ; gain = 310.984 ; free physical = 176 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1652.199 ; gain = 310.984 ; free physical = 175 ; free virtual = 4005
=======
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 420.313 ; gain = 157.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/addsubfsm_v6.vhd:170]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'addsubfsm_v6'
INFO: [Synth 8-5544] ROM "update" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_as" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_as" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oper" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:40]
INFO: [Synth 8-5544] ROM "MEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opA_mul" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cont" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FinDiv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SDOut" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CalDiv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CpiaResul" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/ana01/Downloads/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:129]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                              001 |                               00
                  addsub |                              010 |                               01
                  output |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'addsubfsm_v6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 438.813 ; gain = 176.086
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               27 Bit    Registers := 8     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 6     
	   4 Input     27 Bit        Muxes := 3     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 33    
	   4 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 5     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 22    
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 121   
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addsubfsm_v6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   8 Input      1 Bit        Muxes := 1     
Module divNR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
Module sigma_k 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module multiplierfsm_v2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP FMul1/multOp, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP FMul1/multOp.
DSP Report: register A is absorbed into DSP FMul1/multOp.
DSP Report: operator FMul1/multOp is absorbed into DSP FMul1/multOp.
DSP Report: operator FMul1/multOp is absorbed into DSP FMul1/multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
INFO: [Synth 8-5545] ROM "sigma_kcomp/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sigma_kcomp/ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP sigmak_comp/mul/multOp, operation Mode is: A*B.
DSP Report: operator sigmak_comp/mul/multOp is absorbed into DSP sigmak_comp/mul/multOp.
DSP Report: operator sigmak_comp/mul/multOp is absorbed into DSP sigmak_comp/mul/multOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 729.215 ; gain = 466.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1652.199 ; gain = 310.984 ; free physical = 163 ; free virtual = 3995
=======
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|divNR            | A2*B2       | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1678.199 ; gain = 336.984 ; free physical = 108 ; free virtual = 3870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1678.199 ; gain = 336.984 ; free physical = 108 ; free virtual = 3870
=======
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   134|
|3     |DSP48E1 |     3|
|4     |LUT1    |    27|
|5     |LUT2    |   258|
|6     |LUT3    |   390|
|7     |LUT4    |   416|
|8     |LUT5    |   303|
|9     |LUT6    |   783|
|10    |FDCE    |    28|
|11    |FDPE    |    27|
|12    |FDRE    |   403|
|13    |FDSE    |     2|
|14    |LDC     |    27|
|15    |IBUF    |   111|
|16    |OBUF    |    28|
+------+--------+------+

Report Instance Areas: 
<<<<<<< HEAD
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   250|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.215 ; gain = 346.000 ; free physical = 107 ; free virtual = 3870
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1687.215 ; gain = 90.586 ; free physical = 161 ; free virtual = 3924
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.223 ; gain = 346.000 ; free physical = 161 ; free virtual = 3925
=======
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |  2941|
|2     |  gk_1comp    |gk_1               |   609|
|3     |    add0      |addsubfsm_v6_3     |   242|
|4     |    divGk     |divNR              |   367|
|5     |      FMul1   |fixMul             |   168|
|6     |  sigma_kcomp |sigma_k            |   823|
|7     |  sigmak_comp |sigmak             |   352|
|8     |    add0      |addsubfsm_v6_1     |   197|
|9     |    mul       |multiplierfsm_v2_2 |   155|
|10    |  x_fus_comp  |x_fus              |  1017|
|11    |    add0      |addsubfsm_v6       |   201|
|12    |    mul       |multiplierfsm_v2   |   340|
|13    |    sub0      |addsubfsm_v6_0     |   476|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 729.215 ; gain = 466.488
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1693.215 ; gain = 0.000 ; free physical = 124 ; free virtual = 3866
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.215 ; gain = 0.000
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LDC => LDCE: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
<<<<<<< HEAD
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1693.215 ; gain = 352.180 ; free physical = 173 ; free virtual = 3916
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1693.215 ; gain = 0.000 ; free physical = 173 ; free virtual = 3917
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.runs/synth_1/dis_est.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dis_est_utilization_synth.rpt -pb dis_est_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 00:07:17 2019...
=======
68 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 729.215 ; gain = 479.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 729.215 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ana01/Desktop/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/PROVA/prova1/prova1.runs/synth_1/dis_est.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dis_est_utilization_synth.rpt -pb dis_est_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  7 17:32:19 2019...
>>>>>>> a434efe0d53e484c909a8a9132c912c08870f6f4
