NDSummary.OnToolTipsLoaded("File3:mvau_tb_v1.sv",{431:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",433:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Asynchronous active low reset</div></div>",434:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output valid signal</div></div>",435:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output from DUT</div></div>",436:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT where each element is divided into multiple elements as DUT produces a packed output of size PE x TDstI Dimension: PE, word length: TDstI</div></div>",437:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid</div></div>",438:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">The weight matrix of dimensions (MatrixW/SIMD)*(MatrixH) x MatrixH of word length TW x SIMD</div></div>",439:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI</div></div>",440:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation stream to DUT Dimension: SIMD, word length: TSrcI</div></div>",441:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output matrix holding output of behavioral simulation Dimension: MatrixH x ACT_MatrixW</div></div>",442:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count for successful output matching</div></div>",443:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates the comparison is done, helps in debugging</div></div>",444:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count the total number of cycles taken to get all outputs</div></div>",445:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates when simulation starts</div></div>",446:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input ready to the DUT</div></div>",447:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output ready from the DUT</div></div>",449:"<div class=\"NDToolTip TInitial LSystemVerilog\"><div class=\"TTSummary\">Initialization of Clock and Reset and performing validation between output of DUT and behavioral model</div></div>",451:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating clock using the CLK_PER as clock period</div></div>",452:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generates a weight matrix using memory files</div></div>",453:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Input matrix generation using random data</div></div>",454:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating the golden output data</div></div>",456:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Always block for calculating the total run time of simulation in terms of clock cycles</div></div>",460:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Three counters to control the generation of input</div></div>",461:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating input for the DUT from the input tensor</div></div>"});