
Processor: PROC1
sim: ** simulation statistics **
sim_num_insn               15689535 # total number of instructions committed
sim_num_refs                4757828 # total number of loads and stores committed
sim_num_loads               3467022 # total number of loads committed
sim_num_stores         1290806.0000 # total number of stores committed
sim_num_branches            1436123 # total number of branches committed
sim_elapsed_time                 79 # total simulation time in seconds
sim_inst_rate           198601.7089 # simulation speed (in insts/sec)
sim_total_insn             17067634 # total number of instructions executed
sim_total_refs              4997546 # total number of loads and stores executed
sim_total_loads             3606864 # total number of loads executed
sim_total_stores       1390682.0000 # total number of stores executed
sim_total_branches          1685341 # total number of branches executed
sim_cycle                  11290355 # total simulation time in cycles
num_bus_access               402845 # total number of access bus
cycle_wait_bus              2417070 # total cycle waiting for bus
cycle_bus_busy                    0 # total cycle waiting (wasted) for bus busy
sim_IPC                      1.3896 # instructions per cycle
sim_CPI                      0.7196 # cycles per instruction
sim_exec_BW                  1.5117 # total instructions (mis-spec + committed) per cycle
sim_IPB                     10.9249 # instruction per branch
IFQ_count                  32745035 # cumulative IFQ occupancy
IFQ_fcount                  7682464 # cumulative IFQ full count
ifq_occupancy                2.9003 # avg IFQ occupancy (insn's)
ifq_rate                     1.5117 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.9185 # avg IFQ occupant latency (cycle's)
ifq_full                     0.6804 # fraction of time (cycle's) IFQ was full
RUU_count                 129976195 # cumulative RUU occupancy
RUU_fcount                  7624739 # cumulative RUU full count
ruu_occupancy               11.5121 # avg RUU occupancy (insn's)
ruu_rate                     1.5117 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.6154 # avg RUU occupant latency (cycle's)
ruu_full                     0.6753 # fraction of time (cycle's) RUU was full
LSQ_count                  39062701 # cumulative LSQ occupancy
LSQ_fcount                      845 # cumulative LSQ full count
lsq_occupancy                3.4598 # avg LSQ occupancy (insn's)
lsq_rate                     1.5117 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.2887 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0001 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups         1753895 # total number of bpred lookups
bpred_bimod.updates         1436123 # total number of updates
bpred_bimod.addr_hits       1318231 # total number of address-predicted hits
bpred_bimod.dir_hits        1320109 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses           116014 # total number of misses
bpred_bimod.jr_hits            8661 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen            9029 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP          256 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP          265 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9179 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9192 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9592 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.9660 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes         9404 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops         9656 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP         8764 # total number of RAS predictions used
bpred_bimod.ras_hits.PP         8405 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9590 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses               17502155 # total number of accesses
il1.hits                   17499917 # total number of hits
il1.misses                     2238 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                4364914 # total number of accesses
dl1.hits                    4350867 # total number of hits
dl1.misses                    14047 # total number of misses
dl1.replacements               1133 # total number of replacements
dl1.writebacks                 1116 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0032 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0003 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0003 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  17401 # total number of accesses
ul2.hits                       9123 # total number of hits
ul2.misses                     8278 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.4757 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              17502155 # total number of accesses
itlb.hits                  17502117 # total number of hits
itlb.misses                      38 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               4472286 # total number of accesses
dtlb.hits                   4472163 # total number of hits
dtlb.misses                     123 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           2414118.1337 # total power usage of rename unit
bpred_power            6452338.5557 # total power usage of bpred unit
window_power           14070768.5356 # total power usage of instruction window
lsq_power              10211699.8892 # total power usage of load/store queue
regfile_power          20832471.5114 # total power usage of arch. regfile
icache_power           673285384.6866 # total power usage of icache
dcache_power           1616549069.1291 # total power usage of dcache
dcache2_power          8508298.3686 # total power usage of dcache2
alu_power              84035223.7851 # total power usage of alu
falu_power             63359890.9482 # total power usage of falu
resultbus_power        12031526.2627 # total power usage of resultbus
clock_power            163256541.5617 # total power usage of clock
avg_rename_power             0.2138 # avg power usage of rename unit
avg_bpred_power              0.5715 # avg power usage of bpred unit
avg_window_power             1.2463 # avg power usage of instruction window
avg_lsq_power                0.9045 # avg power usage of lsq
avg_regfile_power            1.8452 # avg power usage of arch. regfile
avg_icache_power            59.6337 # avg power usage of icache
avg_dcache_power           143.1796 # avg power usage of dcache
avg_dcache2_power            0.7536 # avg power usage of dcache2
avg_alu_power                7.4431 # avg power usage of alu
avg_falu_power               5.6119 # avg power usage of falu
avg_resultbus_power          1.0656 # avg power usage of resultbus
avg_clock_power             14.4598 # avg power usage of clock
fetch_stage_power      679737723.2423 # total power usage of fetch stage
dispatch_stage_power   2414118.1337 # total power usage of dispatch stage
issue_stage_power      1745406585.9703 # total power usage of issue stage
avg_fetch_power             60.2052 # average power of fetch unit per cycle
avg_dispatch_power           0.2138 # average power of dispatch unit per cycle
avg_issue_power            154.5927 # average power of issue unit per cycle
total_power            2611647440.4193 # total power per cycle
avg_total_power_cycle      231.3167 # average total power per cycle
avg_total_power_cycle_nofp_nod2     224.9512 # average total power per cycle
avg_total_power_insn       153.0175 # average total power per insn
avg_total_power_insn_nofp_nod2     148.8068 # average total power per insn
rename_power_cc1       2060616.6720 # total power usage of rename unit_cc1
bpred_power_cc1         926956.6834 # total power usage of bpred unit_cc1
window_power_cc1       11332861.4389 # total power usage of instruction window_cc1
lsq_power_cc1          2800352.0291 # total power usage of lsq_cc1
regfile_power_cc1      14624831.7028 # total power usage of arch. regfile_cc1
icache_power_cc1       584334972.6175 # total power usage of icache_cc1
dcache_power_cc1       581776376.0868 # total power usage of dcache_cc1
dcache2_power_cc1        15604.5983 # total power usage of dcache2_cc1
alu_power_cc1          18849969.0576 # total power usage of alu_cc1
resultbus_power_cc1    9168834.6437 # total power usage of resultbus_cc1
clock_power_cc1        85561183.0991 # total power usage of clock_cc1
avg_rename_power_cc1         0.1825 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0821 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.0038 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.2480 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.2953 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        51.7552 # avg power usage of icache_cc1
avg_dcache_power_cc1        51.5286 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0014 # avg power usage of dcache2_cc1
avg_alu_power_cc1            1.6696 # avg power usage of alu_cc1
avg_resultbus_power_cc1       0.8121 # avg power usage of resultbus_cc1
avg_clock_power_cc1          7.5783 # avg power usage of clock_cc1
fetch_stage_power_cc1  585261929.3009 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 2060616.6720 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  623943997.8543 # total power usage of issue stage_cc1
avg_fetch_power_cc1         51.8373 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.1825 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         55.2635 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  1311452558.6291 # total power per cycle_cc1
avg_total_power_cycle_cc1     116.1569 # average total power per cycle_cc1
avg_total_power_insn_cc1      76.8386 # average total power per insn_cc1
rename_power_cc2       1160796.0316 # total power usage of rename unit_cc2
bpred_power_cc2         522148.8886 # total power usage of bpred unit_cc2
window_power_cc2       8428209.0615 # total power usage of instruction window_cc2
lsq_power_cc2          1617282.0575 # total power usage of lsq_cc2
regfile_power_cc2      3447733.5292 # total power usage of arch. regfile_cc2
icache_power_cc2       584334972.6175 # total power usage of icache_cc2
dcache_power_cc2       397603461.6494 # total power usage of dcache_cc2
dcache2_power_cc2         8342.6206 # total power usage of dcache2_cc2
alu_power_cc2          18517335.9359 # total power usage of alu_cc2
resultbus_power_cc2    5206549.1962 # total power usage of resultbus_cc2
clock_power_cc2        70560425.9761 # total power usage of clock_cc2
avg_rename_power_cc2         0.1028 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0462 # avg power usage of bpred unit_cc2
avg_window_power_cc2         0.7465 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.1432 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.3054 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        51.7552 # avg power usage of icache_cc2
avg_dcache_power_cc2        35.2162 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0007 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.6401 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.4612 # avg power usage of resultbus_cc2
avg_clock_power_cc2          6.2496 # avg power usage of clock_cc2
fetch_stage_power_cc2  584857121.5061 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 1160796.0316 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  431381180.5210 # total power usage of issue stage_cc2
avg_fetch_power_cc2         51.8015 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1028 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         38.2079 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1091407257.5640 # total power per cycle_cc2
avg_total_power_cycle_cc2      96.6672 # average total power per cycle_cc2
avg_total_power_insn_cc2      63.9460 # average total power per insn_cc2
rename_power_cc3       1196146.1777 # total power usage of rename unit_cc3
bpred_power_cc3        1074689.9115 # total power usage of bpred unit_cc3
window_power_cc3       8512451.0739 # total power usage of instruction window_cc3
lsq_power_cc3          2350062.3525 # total power usage of lsq_cc3
regfile_power_cc3      3747614.0511 # total power usage of arch. regfile_cc3
icache_power_cc3       593230013.8386 # total power usage of icache_cc3
dcache_power_cc3       501735081.7062 # total power usage of dcache_cc3
dcache2_power_cc3       857611.9975 # total power usage of dcache2_cc3
alu_power_cc3          25035861.4116 # total power usage of alu_cc3
resultbus_power_cc3    5314459.5578 # total power usage of resultbus_cc3
clock_power_cc3        78323852.3693 # total power usage of clock_cc3
avg_rename_power_cc3         0.1059 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.0952 # avg power usage of bpred unit_cc3
avg_window_power_cc3         0.7540 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.2081 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.3319 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        52.5431 # avg power usage of icache_cc3
avg_dcache_power_cc3        44.4393 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.0760 # avg power usage of dcache2_cc3
avg_alu_power_cc3            2.2175 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.4707 # avg power usage of resultbus_cc3
avg_clock_power_cc3          6.9372 # avg power usage of clock_cc3
fetch_stage_power_cc3  594304703.7502 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 1196146.1777 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  543805528.0996 # total power usage of issue stage_cc3
avg_fetc