<profile>

<section name = "Vitis HLS Report for 'matmul_8ul_1ul_8ul_s'" level="0">
<item name = "Date">Fri Mar 21 12:05:08 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.439 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">110, 110, 1.100 us, 1.100 us, 110, 110, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789">matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, 77, 77, 0.770 us, 0.770 us, 65, 65, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 14, 1141, 1256, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 517, -</column>
<column name="Register">-, -, 35, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789">matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2, 0, 14, 1141, 1256, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_address0">9, 2, 6, 12</column>
<column name="agg_result_address0_local">152, 33, 6, 198</column>
<column name="agg_result_address1">9, 2, 6, 12</column>
<column name="agg_result_address1_local">152, 33, 6, 198</column>
<column name="agg_result_ce0">9, 2, 1, 2</column>
<column name="agg_result_ce1">9, 2, 1, 2</column>
<column name="agg_result_d0">9, 2, 64, 128</column>
<column name="agg_result_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul&lt;8ul, 1ul, 8ul&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul&lt;8ul, 1ul, 8ul&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul&lt;8ul, 1ul, 8ul&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul&lt;8ul, 1ul, 8ul&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul&lt;8ul, 1ul, 8ul&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul&lt;8ul, 1ul, 8ul&gt;, return value</column>
<column name="agg_result_address0">out, 6, ap_memory, agg_result, array</column>
<column name="agg_result_ce0">out, 1, ap_memory, agg_result, array</column>
<column name="agg_result_we0">out, 1, ap_memory, agg_result, array</column>
<column name="agg_result_d0">out, 64, ap_memory, agg_result, array</column>
<column name="agg_result_address1">out, 6, ap_memory, agg_result, array</column>
<column name="agg_result_ce1">out, 1, ap_memory, agg_result, array</column>
<column name="agg_result_we1">out, 1, ap_memory, agg_result, array</column>
<column name="agg_result_d1">out, 64, ap_memory, agg_result, array</column>
<column name="agg_result_q1">in, 64, ap_memory, agg_result, array</column>
<column name="A_0_read">in, 64, ap_none, A_0_read, scalar</column>
<column name="A_0_read_31">in, 64, ap_none, A_0_read_31, scalar</column>
<column name="A_0_read_32">in, 64, ap_none, A_0_read_32, scalar</column>
<column name="A_0_read_33">in, 64, ap_none, A_0_read_33, scalar</column>
<column name="A_0_read_34">in, 64, ap_none, A_0_read_34, scalar</column>
<column name="A_0_read_35">in, 64, ap_none, A_0_read_35, scalar</column>
<column name="A_0_read_36">in, 64, ap_none, A_0_read_36, scalar</column>
<column name="A_0_read_37">in, 64, ap_none, A_0_read_37, scalar</column>
<column name="B_0_address0">out, 3, ap_memory, B_0, array</column>
<column name="B_0_ce0">out, 1, ap_memory, B_0, array</column>
<column name="B_0_q0">in, 64, ap_memory, B_0, array</column>
</table>
</item>
</section>
</profile>
