{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 20:52:07 2014 " "Info: Processing started: Wed Oct 29 20:52:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tjl -c tjl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tjl -c tjl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 384 24 192 400 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_datain_reg0 memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_memory_reg0 197.01 MHz 5.076 ns Internal " "Info: Clock \"clk\" has Internal fmax of 197.01 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_datain_reg0\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_memory_reg0\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_datain_reg0 1 MEM M4K_X17_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_memory_reg0 2 MEM M4K_X17_Y16 0 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X17_Y16; Fanout = 0; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.792 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 7.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clk 1 CLK PIN_240 62 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 62; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 384 24 192 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.609 ns) + CELL(0.708 ns) 7.792 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_memory_reg0 2 MEM M4K_X17_Y16 0 " "Info: 2: + IC(5.609 ns) + CELL(0.708 ns) = 7.792 ns; Loc. = M4K_X17_Y16; Fanout = 0; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 28.02 % ) " "Info: Total cell delay = 2.183 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 71.98 % ) " "Info: Total interconnect delay = 5.609 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.806 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 7.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clk 1 CLK PIN_240 62 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 62; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 384 24 192 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.609 ns) + CELL(0.722 ns) 7.806 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_datain_reg0 2 MEM M4K_X17_Y16 1 " "Info: 2: + IC(5.609 ns) + CELL(0.722 ns) = 7.806 ns; Loc. = M4K_X17_Y16; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.331 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 28.15 % ) " "Info: Total cell delay = 2.197 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 71.85 % ) " "Info: Total interconnect delay = 5.609 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.792 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.792 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_memory_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[0\] register sld_hub:sld_hub_inst\|tdo 134.84 MHz 7.416 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 134.84 MHz between source register \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 7.416 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.447 ns + Longest register register " "Info: + Longest register to register delay is 3.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[0\] 1 REG LC_X20_Y11_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y11_N2; Fanout = 1; REG Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.442 ns) 1.691 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~2 2 COMB LC_X19_Y12_N3 1 " "Info: 2: + IC(1.249 ns) + CELL(0.442 ns) = 1.691 ns; Loc. = LC_X19_Y12_N3; Fanout = 1; COMB Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 2.228 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 3 COMB LC_X19_Y12_N7 1 " "Info: 3: + IC(0.423 ns) + CELL(0.114 ns) = 2.228 ns; Loc. = LC_X19_Y12_N7; Fanout = 1; COMB Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.524 ns sld_hub:sld_hub_inst\|tdo~5 4 COMB LC_X19_Y12_N8 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.524 ns; Loc. = LC_X19_Y12_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.478 ns) 3.447 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X19_Y12_N0 2 " "Info: 5: + IC(0.445 ns) + CELL(0.478 ns) = 3.447 ns; Loc. = LC_X19_Y12_N0; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.148 ns ( 33.30 % ) " "Info: Total cell delay = 1.148 ns ( 33.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 66.70 % ) " "Info: Total interconnect delay = 2.299 ns ( 66.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.249ns 0.423ns 0.182ns 0.445ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.310 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 176 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 176; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.599 ns) + CELL(0.711 ns) 5.310 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X19_Y12_N0 2 " "Info: 2: + IC(4.599 ns) + CELL(0.711 ns) = 5.310 ns; Loc. = LC_X19_Y12_N0; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.39 % ) " "Info: Total cell delay = 0.711 ns ( 13.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 86.61 % ) " "Info: Total interconnect delay = 4.599 ns ( 86.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.310 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 176 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 176; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.599 ns) + CELL(0.711 ns) 5.310 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[0\] 2 REG LC_X20_Y11_N2 1 " "Info: 2: + IC(4.599 ns) + CELL(0.711 ns) = 5.310 ns; Loc. = LC_X20_Y11_N2; Fanout = 1; REG Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\|WORD_SR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.39 % ) " "Info: Total cell delay = 0.711 ns ( 13.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 86.61 % ) " "Info: Total interconnect delay = 4.599 ns ( 86.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.447 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.249ns 0.423ns 0.182ns 0.445ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg2 a\[2\] clk 2.539 ns memory " "Info: tsu for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg2\" (data pin = \"a\[2\]\", clock pin = \"clk\") is 2.539 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.252 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns a\[2\] 1 PIN PIN_3 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 2; PIN Node = 'a\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 240 16 184 256 "a\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(0.383 ns) 10.252 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg2 2 MEM M4K_X17_Y16 18 " "Info: 2: + IC(8.400 ns) + CELL(0.383 ns) = 10.252 ns; Loc. = M4K_X17_Y16; Fanout = 18; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.783 ns" { a[2] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 18.06 % ) " "Info: Total cell delay = 1.852 ns ( 18.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 81.94 % ) " "Info: Total interconnect delay = 8.400 ns ( 81.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.252 ns" { a[2] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.252 ns" { a[2] {} a[2]~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 {} } { 0.000ns 0.000ns 8.400ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.806 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 7.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clk 1 CLK PIN_240 62 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 62; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 384 24 192 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.609 ns) + CELL(0.722 ns) 7.806 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg2 2 MEM M4K_X17_Y16 18 " "Info: 2: + IC(5.609 ns) + CELL(0.722 ns) = 7.806 ns; Loc. = M4K_X17_Y16; Fanout = 18; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.331 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 28.15 % ) " "Info: Total cell delay = 2.197 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 71.85 % ) " "Info: Total interconnect delay = 5.609 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.252 ns" { a[2] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.252 ns" { a[2] {} a[2]~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 {} } { 0.000ns 0.000ns 8.400ns } { 0.000ns 1.469ns 0.383ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg2 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[10\] lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg0 18.962 ns memory " "Info: tco from clock \"clk\" to destination pin \"q\[10\]\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg0\" is 18.962 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.806 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 7.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clk 1 CLK PIN_240 62 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 62; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 384 24 192 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.609 ns) + CELL(0.722 ns) 7.806 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg0 2 MEM M4K_X17_Y16 18 " "Info: 2: + IC(5.609 ns) + CELL(0.722 ns) = 7.806 ns; Loc. = M4K_X17_Y16; Fanout = 18; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.331 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 28.15 % ) " "Info: Total cell delay = 2.197 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 71.85 % ) " "Info: Total interconnect delay = 5.609 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.506 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg0 1 MEM M4K_X17_Y16 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 18; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|ram_block3a23~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 775 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|q_a\[10\] 2 MEM M4K_X17_Y16 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y16; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|altsyncram_jv62:altsyncram1\|q_a\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|q_a[10] } "NODE_NAME" } } { "db/altsyncram_jv62.tdf" "" { Text "D:/tjl/db/altsyncram_jv62.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.074 ns) + CELL(2.124 ns) 10.506 ns q\[10\] 3 PIN PIN_139 0 " "Info: 3: + IC(4.074 ns) + CELL(2.124 ns) = 10.506 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'q\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|q_a[10] q[10] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/tjl/Block1.bdf" { { 296 520 696 312 "q\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.432 ns ( 61.22 % ) " "Info: Total cell delay = 6.432 ns ( 61.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 38.78 % ) " "Info: Total interconnect delay = 4.074 ns ( 38.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|q_a[10] q[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|q_a[10] {} q[10] {} } { 0.000ns 0.000ns 4.074ns } { 0.000ns 4.308ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { clk lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { clk {} clk~out0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 {} } { 0.000ns 0.000ns 5.609ns } { 0.000ns 1.475ns 0.722ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|q_a[10] q[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|ram_block3a23~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|altsyncram_jv62:altsyncram1|q_a[10] {} q[10] {} } { 0.000ns 0.000ns 4.074ns } { 0.000ns 4.308ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.356 ns register " "Info: th for register \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.356 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.331 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 176 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 176; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.620 ns) + CELL(0.711 ns) 5.331 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out 2 REG LC_X19_Y16_N1 2 " "Info: 2: + IC(4.620 ns) + CELL(0.711 ns) = 5.331 ns; Loc. = LC_X19_Y16_N1; Fanout = 2; REG Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.34 % ) " "Info: Total cell delay = 0.711 ns ( 13.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 86.66 % ) " "Info: Total interconnect delay = 4.620 ns ( 86.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out {} } { 0.000ns 4.620ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 181 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.990 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y10_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.681 ns) + CELL(0.309 ns) 2.990 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out 2 REG LC_X19_Y16_N1 2 " "Info: 2: + IC(2.681 ns) + CELL(0.309 ns) = 2.990 ns; Loc. = LC_X19_Y16_N1; Fanout = 2; REG Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sf51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { altera_internal_jtag~TDIUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 10.33 % ) " "Info: Total cell delay = 0.309 ns ( 10.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.681 ns ( 89.67 % ) " "Info: Total interconnect delay = 2.681 ns ( 89.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { altera_internal_jtag~TDIUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { altera_internal_jtag~TDIUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out {} } { 0.000ns 2.681ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out {} } { 0.000ns 4.620ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { altera_internal_jtag~TDIUTAP lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { altera_internal_jtag~TDIUTAP {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sf51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out {} } { 0.000ns 2.681ns } { 0.000ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 20:52:08 2014 " "Info: Processing ended: Wed Oct 29 20:52:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
