Running: D:\program\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/verilog/Simple_Single_CPU/TestBench_isim_beh.exe -prj D:/verilog/Simple_Single_CPU/TestBench_beh.prj work.TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Sign_Extend.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Shift_Left_Two_32.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Reg_File.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/ProgramCounter.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/MUX_2to1.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Instr_Memory.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Decoder.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/ALU_Ctrl.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/ALU.v" into library work
WARNING:HDLCompiler:936 - "D:/verilog/Simple_Single_CPU/ALU.v" Line 32: Keyword 'unsigned' is not allowed here in this mode of verilog
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Adder.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Simple_Single_CPU.v" into library work
Analyzing Verilog file "D:/verilog/Simple_Single_CPU/Test_Bench.v" into library work
Analyzing Verilog file "D:/program/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ProgramCounter
Compiling module Adder
Compiling module Instr_Memory
Compiling module MUX_2to1(size=5)
Compiling module Reg_File
Compiling module Decoder
Compiling module ALU_Ctrl
Compiling module MUX_2to1(size=32)
Compiling module Sign_Extend
Compiling module ALU
Compiling module Shift_Left_Two_32
Compiling module Simple_Single_CPU
Compiling module TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable D:/verilog/Simple_Single_CPU/TestBench_isim_beh.exe
Fuse Memory Usage: 28452 KB
Fuse CPU Usage: 2202 ms
