{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750595813430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750595813431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 06:36:53 2025 " "Processing started: Sun Jun 22 06:36:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750595813431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750595813431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750595813431 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clkIP.qip " "Tcl Script File clkIP.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clkIP.qip " "set_global_assignment -name QIP_FILE clkIP.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1750595813620 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1750595813620 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clkIP.sip " "Tcl Script File clkIP.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE clkIP.sip " "set_global_assignment -name SIP_FILE clkIP.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1750595813620 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1750595813620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750595813927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750595813927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "ALU/Multiplier.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "ALU/Subtractor.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "ALU/Adder.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hardware/RAM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/gpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/gpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "hardware/GPR.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "testbenches/RAM_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RAM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 RegisterFile.sv(9) " "Verilog HDL Declaration information at RegisterFile.sv(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750595822073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 RegisterFile.sv(10) " "Verilog HDL Declaration information at RegisterFile.sv(10): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750595822074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 RegisterFile.sv(12) " "Verilog HDL Declaration information at RegisterFile.sv(12): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750595822074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "testbenches/RegisterFile_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RegisterFile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "testbenches/ControlUnit_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "testbenches/CPU_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/immextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/immextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend " "Found entity 1: ImmExtend" {  } { { "hardware/ImmExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/immextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/immextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend_tb " "Found entity 1: ImmExtend_tb" {  } { { "testbenches/ImmExtend_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ImmExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/signextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_tb " "Found entity 1: SignExtend_tb" {  } { { "testbenches/SignExtend_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_gen " "Found entity 1: video_gen" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/byteextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/byteextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ByteExtend " "Found entity 1: ByteExtend" {  } { { "hardware/ByteExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uartRX.sv(5) " "Verilog HDL Declaration information at uartRX.sv(5): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750595822092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ALU/ShiftLeft.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750595822094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750595822094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_bout ALU.sv(25) " "Verilog HDL Implicit Net warning at ALU.sv(25): created implicit net for \"sub_bout\"" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750595822094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750595822130 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vgaclk 0 CPU.sv(12) " "Net \"vgaclk\" at CPU.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750595822133 "|CPU"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tablero " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tablero\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750595822133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgaCont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgaCont\"" {  } { { "hardware/CPU.sv" "vgaCont" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(32) " "Verilog HDL assignment warning at vga_controller.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822134 "|CPU|vga_controller:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(34) " "Verilog HDL assignment warning at vga_controller.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822134 "|CPU|vga_controller:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_gen video_gen:videoInst " "Elaborating entity \"video_gen\" for hierarchy \"video_gen:videoInst\"" {  } { { "hardware/CPU.sv" "videoInst" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_gen.sv(25) " "Verilog HDL assignment warning at video_gen.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822137 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_gen.sv(26) " "Verilog HDL assignment warning at video_gen.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822137 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_gen.sv(27) " "Verilog HDL assignment warning at video_gen.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822137 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_gen.sv(28) " "Verilog HDL assignment warning at video_gen.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822137 "|CPU|video_gen:videoInst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tablero " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tablero\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750595822137 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tablero " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tablero\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750595822137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRX uartRX:receiver " "Elaborating entity \"uartRX\" for hierarchy \"uartRX:receiver\"" {  } { { "hardware/CPU.sv" "receiver" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(54) " "Verilog HDL assignment warning at uartRX.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822139 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uartRX.sv(61) " "Verilog HDL assignment warning at uartRX.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822139 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(63) " "Verilog HDL assignment warning at uartRX.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822139 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(74) " "Verilog HDL assignment warning at uartRX.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822139 "|CPU|uartRX:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:c1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:c1\"" {  } { { "hardware/CPU.sv" "c1" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822140 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ControlUnit.sv(167) " "Verilog HDL Case Statement warning at ControlUnit.sv(167): case item expression covers a value already covered by a previous case item" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 167 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1750595822140 "|CPU|ControlUnit:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:c2 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:c2\"" {  } { { "hardware/CPU.sv" "c2" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR RegisterFile:c2\|GPR:r0 " "Elaborating entity \"GPR\" for hierarchy \"RegisterFile:c2\|GPR:r0\"" {  } { { "hardware/RegisterFile.sv" "r0" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:c3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:c3\"" {  } { { "hardware/CPU.sv" "c3" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:c4 " "Elaborating entity \"ROM\" for hierarchy \"ROM:c4\"" {  } { { "hardware/CPU.sv" "c4" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822546 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.data_a 0 ROM.sv(8) " "Net \"instruction_set.data_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750595822547 "|CPU|ROM:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.waddr_a 0 ROM.sv(8) " "Net \"instruction_set.waddr_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750595822547 "|CPU|ROM:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.we_a 0 ROM.sv(8) " "Net \"instruction_set.we_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750595822547 "|CPU|ROM:c4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:c5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:c5\"" {  } { { "hardware/CPU.sv" "c5" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822548 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sub_cout ALU.sv(9) " "Verilog HDL warning at ALU.sv(9): object sub_cout used but never assigned" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1750595822549 "|CPU|ALU:c5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sub_cout 0 ALU.sv(9) " "Net \"sub_cout\" at ALU.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750595822549 "|CPU|ALU:c5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:c5\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:c5\|Adder:adder\"" {  } { { "hardware/ALU.sv" "adder" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:c5\|Subtractor:subtractor " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:c5\|Subtractor:subtractor\"" {  } { { "hardware/ALU.sv" "subtractor" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU:c5\|Multiplier:multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"ALU:c5\|Multiplier:multiplier\"" {  } { { "hardware/ALU.sv" "multiplier" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:c5\|ShiftLeft:shift " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:c5\|ShiftLeft:shift\"" {  } { { "hardware/ALU.sv" "shift" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtend ImmExtend:c6 " "Elaborating entity \"ImmExtend\" for hierarchy \"ImmExtend:c6\"" {  } { { "hardware/CPU.sv" "c6" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:c7 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:c7\"" {  } { { "hardware/CPU.sv" "c7" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SignExtend.sv(10) " "Verilog HDL assignment warning at SignExtend.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750595822558 "|CPU|SignExtend:c7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteExtend ByteExtend:extender " "Elaborating entity \"ByteExtend\" for hierarchy \"ByteExtend:extender\"" {  } { { "hardware/CPU.sv" "extender" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750595822558 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1750595828484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg " "Generated suppressed messages file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1750595828544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750595828584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 06:37:08 2025 " "Processing ended: Sun Jun 22 06:37:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750595828584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750595828584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750595828584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750595828584 ""}
