git clone --depth 1 --no-tags https://github.com/OCT-FPGA/P4Framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613534340
git clone --depth 1 --no-tags https://github.com/weak-kid/verilog-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615052503
git clone --depth 1 --no-tags https://github.com/milanlazic97/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606808058
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab4-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609657493
git clone --depth 1 --no-tags https://github.com/simon27gr/LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624162578
git clone --depth 1 --no-tags https://github.com/shenalekanayaka/chipdev_questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625292083
git clone --depth 1 --no-tags https://github.com/samdeutrom/uart_rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625488237
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625462971
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Diseno_Logico-Proyecto_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622728027
git clone --depth 1 --no-tags https://github.com/aileneiioana/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604014689
git clone --depth 1 --no-tags https://github.com/planetofwar/SecureBoot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603854209
git clone --depth 1 --no-tags https://github.com/ibrahimhamada/Stopwatch-System-using-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604228061
git clone --depth 1 --no-tags https://github.com/madhams/ELEC422.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604802239
git clone --depth 1 --no-tags https://github.com/truebogdan/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604566896
git clone --depth 1 --no-tags https://github.com/robertcosminn/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604570076
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604478741
git clone --depth 1 --no-tags https://github.com/eeweather/593DesignRev0.7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605798673
git clone --depth 1 --no-tags https://github.com/mmerioles/ECE111_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617689648
git clone --depth 1 --no-tags https://github.com/gsmark36/very-simple-riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617902022
git clone --depth 1 --no-tags https://github.com/gTipSchool/ELEC4907_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610399767
git clone --depth 1 --no-tags https://github.com/vsdmitri/processor-cache-memory-emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616119491
git clone --depth 1 --no-tags https://github.com/Moh3000/CCLU_DV-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612206661
git clone --depth 1 --no-tags https://github.com/Tuareau/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621305026
git clone --depth 1 --no-tags https://github.com/perriestudios/RISC-V32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602794535
git clone --depth 1 --no-tags https://github.com/JaishreeJ/UVM_project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615697611
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Multi_Mode_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616186426
git clone --depth 1 --no-tags https://github.com/djhugroo/PongGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599508427
git clone --depth 1 --no-tags https://github.com/djhugroo/HighRiscSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599507381
git clone --depth 1 --no-tags https://github.com/rajathpi/assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599582219
git clone --depth 1 --no-tags https://github.com/visnjicm/verilog-traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617684589
git clone --depth 1 --no-tags https://github.com/vishwajeet-sinh/Daul-Port-RAM-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603430000
git clone --depth 1 --no-tags https://github.com/Eduard2609/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604569681
git clone --depth 1 --no-tags https://github.com/q1e123/TSC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604566935
git clone --depth 1 --no-tags https://github.com/Chico0212/Systemverilog_PSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606020672
git clone --depth 1 --no-tags https://github.com/acoskuner500/CSCE714_Team6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599868392
git clone --depth 1 --no-tags https://github.com/Yr-Nemsis/cse141l_wdnmd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599892946
git clone --depth 1 --no-tags https://github.com/varunven/riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603333294
git clone --depth 1 --no-tags https://github.com/FpgaPublish/Simulate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603074304
git clone --depth 1 --no-tags https://github.com/davidcursaru/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607017894
git clone --depth 1 --no-tags https://github.com/ASHIWINIPATHAK/Aes_encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628287949
git clone --depth 1 --no-tags https://github.com/nandgyf/ELEC527_Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628499176
git clone --depth 1 --no-tags https://github.com/al719/ATM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622670495
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622738205
git clone --depth 1 --no-tags https://github.com/bluewww/verilator-exploration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622371442
git clone --depth 1 --no-tags https://github.com/TEAmofey/spbsu-comp-arch22-lab2-TEAmofey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622669242
git clone --depth 1 --no-tags https://github.com/SamShankle/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623779710
git clone --depth 1 --no-tags https://github.com/sumiravishan/Multiple-Memory-Designs-and-UVM-coverage-based-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627263672
git clone --depth 1 --no-tags https://github.com/Goku2699/Verification_comb_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626474048
git clone --depth 1 --no-tags https://github.com/yosapkota/1-MHz-Sine-Wave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627586521
git clone --depth 1 --no-tags https://github.com/michaelblakeferguson/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610196780
git clone --depth 1 --no-tags https://github.com/Carlos12001/sumador_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613581507
git clone --depth 1 --no-tags https://github.com/LayzRay/Architecture-of-microprocessor-systems-and-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612156252
git clone --depth 1 --no-tags https://github.com/calebturner603/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616627099
git clone --depth 1 --no-tags https://github.com/Shaheer-Ilyas2/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622867083
git clone --depth 1 --no-tags https://github.com/chenlonglong/lab_VD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624275150
git clone --depth 1 --no-tags https://github.com/AndyWuu1/HW6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623708817
git clone --depth 1 --no-tags https://github.com/GrGabriela/AM2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623649974
git clone --depth 1 --no-tags https://github.com/Hadi-loo/Computer-Architecture-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599023900
git clone --depth 1 --no-tags https://github.com/ryanleontini/OTTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600225382
git clone --depth 1 --no-tags https://github.com/mddanish05/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600725550
git clone --depth 1 --no-tags https://github.com/AbdoWise-z/AES-FSM-128-192-256-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608167559
git clone --depth 1 --no-tags https://github.com/jesus154b/lAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611464921
git clone --depth 1 --no-tags https://github.com/Mell0r/Simple-CPU-cache-memory-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615650851
git clone --depth 1 --no-tags https://github.com/ArlanCode/Projeto-de-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614862681
git clone --depth 1 --no-tags https://github.com/Vk1708/Independent-Component-Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614468096
git clone --depth 1 --no-tags https://github.com/amiteshkr63/tgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600484520
git clone --depth 1 --no-tags https://github.com/Agfra167/sv_scope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602861995
git clone --depth 1 --no-tags https://github.com/Drakon-top/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602990966
git clone --depth 1 --no-tags https://github.com/jesus154b/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602255212
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/APB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627873234
git clone --depth 1 --no-tags https://github.com/Neptunya/ee-271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627799559
git clone --depth 1 --no-tags https://github.com/xinzhuo20/ECE385-SP23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628135296
git clone --depth 1 --no-tags https://github.com/Ambika14-3/AHB-Protocol-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628244342
git clone --depth 1 --no-tags https://github.com/Krupski37/SPI-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622240956
git clone --depth 1 --no-tags https://github.com/ncrouch1/EE-CSE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622022625
git clone --depth 1 --no-tags https://github.com/Amirhosseinbayat/ComputerArchitecture-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624883224
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625181327
git clone --depth 1 --no-tags https://github.com/andreeahaldan/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604026092
git clone --depth 1 --no-tags https://github.com/MarcEftimie/FPGA-camera-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608782988
git clone --depth 1 --no-tags https://github.com/BrianMere/CPE233FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613591466
git clone --depth 1 --no-tags https://github.com/HDS0211/Project_1-One-Dimensional-Convolution-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612752398
git clone --depth 1 --no-tags https://github.com/Chuning99/Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604388496
git clone --depth 1 --no-tags https://github.com/Chuning99/Lab5-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604388966
git clone --depth 1 --no-tags https://github.com/EngineersBox/Warp-Scheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605091574
git clone --depth 1 --no-tags https://github.com/karthdjd/SYSTEM-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604970742
git clone --depth 1 --no-tags https://github.com/Kaigard/B8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614356033
git clone --depth 1 --no-tags https://github.com/lathifsharieff/AXIlite_VDMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614268531
git clone --depth 1 --no-tags https://github.com/mmmmarryyy/processor_cache_memory_simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615969687
git clone --depth 1 --no-tags https://github.com/MarleyLobao/UVM_Traffic_RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617006657
git clone --depth 1 --no-tags https://github.com/ethannhang/csce611-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617237167
git clone --depth 1 --no-tags https://github.com/keterbasary1/AHB-RAM-32b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618351117
git clone --depth 1 --no-tags https://github.com/felipegangorra/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619135192
git clone --depth 1 --no-tags https://github.com/Sososy/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623245399
git clone --depth 1 --no-tags https://github.com/Saliya-99/SV-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620369791
git clone --depth 1 --no-tags https://github.com/ioanstag1/Computer-Architecture-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614545096
git clone --depth 1 --no-tags https://github.com/sebsadface/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621009279
git clone --depth 1 --no-tags https://github.com/VictorAldica/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604567503
git clone --depth 1 --no-tags https://github.com/Tibi0821/TSC2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604567967
git clone --depth 1 --no-tags https://github.com/george12388/tsc_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604570824
