#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 23 15:41:53 2017
# Process ID: 9788
# Current directory: C:/Users/freespace/Desktop/quicksdcard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8184 C:\Users\freespace\Desktop\quicksdcard\quicksdcard.xpr
# Log file: C:/Users/freespace/Desktop/quicksdcard/vivado.log
# Journal file: C:/Users/freespace/Desktop/quicksdcard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/freespace/Desktop/quicksdcard/quicksdcard.xpr
open_bd_design {C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_microblaze_0_1 design_1_axi_timer_0_0 design_1_clk_wiz_0_0 design_1_axi_uartlite_0_0 design_1_lmb_bram_0 design_1_axi_quad_spi_0_0 design_1_microblaze_0_axi_periph_0 design_1_mdm_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_microblaze_0_1 design_1_axi_timer_0_0 design_1_clk_wiz_0_0 design_1_axi_uartlite_0_0 design_1_lmb_bram_0 design_1_axi_quad_spi_0_0 design_1_microblaze_0_axi_periph_0 design_1_mdm_1_0}] -no_script -sync -force -quiet
set_property  ip_repo_paths  C:/Users/freespace/Desktop/myvga_1.0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myvga:1.0 myvga_0
endgroup
set_property location {3 1600 526} [get_bd_cells myvga_0]
set_property location {3 1718 491} [get_bd_cells myvga_0]
connect_bd_net [get_bd_pins myvga_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins myvga_0/reset] [get_bd_pins rst_clk_wiz_0_100M/peripheral_reset]
launch_sdk -workspace C:/Users/freespace/Desktop/quicksdcard/quicksdcard.sdk -hwspec C:/Users/freespace/Desktop/quicksdcard/quicksdcard.sdk/design_1_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {3 1637 385} [get_bd_cells blk_mem_gen_0]
set_property location {3 1103 398} [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property location {2 602 614} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 1136 603} [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
set_property location {2 566 576} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 571 601} [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
connect_bd_net [get_bd_pins myvga_0/addr] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins myvga_0/enable] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins rst_clk_wiz_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins myvga_0/data]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins clk_wiz_0/clk_out1]
create_bd_port -dir I hsync
undo
create_bd_port -dir O vsync
set_property location {1282 410} [get_bd_ports vsync]
connect_bd_net [get_bd_ports vsync] [get_bd_pins myvga_0/vsync]
create_bd_port -dir O hsync
create_bd_port -dir O rgb
startgroup
set_property location {1289 439} [get_bd_ports hsync]
set_property location {1289 459} [get_bd_ports rgb]
endgroup
startgroup
set_property location {1287 407} [get_bd_ports rgb]
set_property location {1287 387} [get_bd_ports hsync]
endgroup
startgroup
connect_bd_net [get_bd_ports hsync] [get_bd_pins myvga_0/hsync]
connect_bd_net [get_bd_ports rgb] [get_bd_pins myvga_0/hsync]
endgroup
delete_bd_objs [get_bd_nets myvga_0_hsync]
connect_bd_net [get_bd_ports hsync] [get_bd_pins myvga_0/hsync]
set_property location {1289 449} [get_bd_ports rgb]
set_property location {1282 409} [get_bd_ports vsync]
set_property location {1277 430} [get_bd_ports rgb]
connect_bd_net [get_bd_ports rgb] [get_bd_pins myvga_0/rgb]
save_bd_design
reset_run synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_rst_clk_wiz_0_100M_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
reset_run design_1_ilmb_v10_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/freespace/Desktop/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper.sysdef C:/Users/freespace/Desktop/quicksdcard/quicksdcard.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/freespace/Desktop/quicksdcard/quicksdcard.sdk -hwspec C:/Users/freespace/Desktop/quicksdcard/quicksdcard.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name myvga_v1_0_project -directory C:/Users/freespace/Desktop/quicksdcard/quicksdcard.tmp/myvga_v1_0_project c:/Users/freespace/Desktop/myvga_1.0/component.xml
close_project
ipx::edit_ip_in_project -upgrade true -name myvga_v1_0_project -directory C:/Users/freespace/Desktop/quicksdcard/quicksdcard.tmp/myvga_v1_0_project c:/Users/freespace/Desktop/myvga_1.0/component.xml
close_project
set_property  ip_repo_paths  {c:/Users/freespace/Desktop/myvga_1.0 C:/Users/freespace/Desktop/UartToVga} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/freespace/Desktop/myvga_1.0 c:/Users/freespace/Desktop/UartToVga C:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/vga_test_0_1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/freespace/Desktop/myvga_1.0 c:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/vga_test_0_1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/freespace/Desktop/myvga_1.0 c:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/vga_test_0_1 C:/Users/freespace/Desktop/UartToVga} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_test:1.0 vga_test_0
endgroup
set_property location {4 1308 607} [get_bd_cells vga_test_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_test:1.0 vga_test_1
endgroup
delete_bd_objs [get_bd_cells vga_test_1]
delete_bd_objs [get_bd_nets myvga_0_addr] [get_bd_nets myvga_0_enable] [get_bd_nets myvga_0_hsync] [get_bd_nets myvga_0_vsync] [get_bd_nets myvga_0_rgb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells myvga_0]
set_property location {3 1110 408} [get_bd_cells vga_test_0]
ipx::edit_ip_in_project -upgrade true -name vga_test_v1_0_project -directory C:/Users/freespace/Desktop/quicksdcard/quicksdcard.tmp/vga_test_v1_0_project c:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/component.xml
close_project
connect_bd_net [get_bd_pins vga_test_0/addr] [get_bd_pins blk_mem_gen_0/addrb]
ipx::edit_ip_in_project -upgrade true -name vga_test_v1_0_project -directory C:/Users/freespace/Desktop/quicksdcard/quicksdcard.tmp/vga_test_v1_0_project c:/Users/freespace/Desktop/UartToVga/UartToVga.ipdefs/lab8mat_0/component.xml
startgroup
current_project quicksdcard
create_bd_cell -type ip -vlnv xilinx.com:user:myvga:1.0 myvga_0
endgroup
ipx::edit_ip_in_project -upgrade true -name myvga_v1_0_project -directory C:/Users/freespace/Desktop/quicksdcard/quicksdcard.tmp/myvga_v1_0_project c:/Users/freespace/Desktop/myvga_1.0/component.xml
current_project vga_test_v1_0_project
current_project myvga_v1_0_project
current_project vga_test_v1_0_project
current_project myvga_v1_0_project
current_project quicksdcard
current_project myvga_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/freespace/Desktop/myvga_1.0
close_project
open_bd_design {C:/Users/freespace/Desktop/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets vga_test_0_addr] [get_bd_cells vga_test_0]
report_ip_status -name ip_status 
connect_bd_net [get_bd_ports hsync] [get_bd_pins myvga_0/hsync]
set_property location {1428 427} [get_bd_ports vsync]
save_bd_design
