Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 31 16:50:42 2023
| Host         : cad103.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 218686 |     0 |          0 |    274080 | 79.79 |
|   LUT as Logic             | 216507 |     0 |          0 |    274080 | 78.99 |
|   LUT as Memory            |   2179 |     0 |          0 |    144000 |  1.51 |
|     LUT as Distributed RAM |   1380 |     0 |            |           |       |
|     LUT as Shift Register  |    799 |     0 |            |           |       |
| CLB Registers              |  80347 |     0 |          0 |    548160 | 14.66 |
|   Register as Flip Flop    |  80347 |     0 |          0 |    548160 | 14.66 |
|   Register as Latch        |      0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   2082 |     0 |          0 |     34260 |  6.08 |
| F7 Muxes                   |    402 |     0 |          0 |    137040 |  0.29 |
| F8 Muxes                   |     48 |     0 |          0 |     68520 |  0.07 |
| F9 Muxes                   |      0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2164  |          Yes |           - |          Set |
| 66142 |          Yes |           - |        Reset |
| 262   |          Yes |         Set |            - |
| 11779 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  32683 |     0 |          0 |     34260 | 95.40 |
|   CLBL                                     |  15449 |     0 |            |           |       |
|   CLBM                                     |  17234 |     0 |            |           |       |
| LUT as Logic                               | 216507 |     0 |          0 |    274080 | 78.99 |
|   using O5 output only                     |   1009 |       |            |           |       |
|   using O6 output only                     | 205988 |       |            |           |       |
|   using O5 and O6                          |   9510 |       |            |           |       |
| LUT as Memory                              |   2179 |     0 |          0 |    144000 |  1.51 |
|   LUT as Distributed RAM                   |   1380 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |      4 |       |            |           |       |
|     using O5 and O6                        |   1376 |       |            |           |       |
|   LUT as Shift Register                    |    799 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |    799 |       |            |           |       |
|     using O5 and O6                        |      0 |       |            |           |       |
| CLB Registers                              |  80347 |     0 |          0 |    548160 | 14.66 |
|   Register driven from within the CLB      |  56903 |       |            |           |       |
|   Register driven from outside the CLB     |  23444 |       |            |           |       |
|     LUT in front of the register is unused |   3936 |       |            |           |       |
|     LUT in front of the register is used   |  19508 |       |            |           |       |
| Unique Control Sets                        |   1661 |       |          0 |     68520 |  2.42 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  288 |     0 |          0 |       912 | 31.58 |
|   RAMB36/FIFO*    |  288 |     0 |          0 |       912 | 31.58 |
|     RAMB36E2 only |  288 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1824 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   32 |     0 |          0 |      2520 |  1.27 |
|   DSP48E2 only |   32 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |       328 |  0.61 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       404 |  0.74 |
|   BUFGCE             |    3 |     0 |          0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| LUT6      | 99309 |                 CLB |
| FDCE      | 66142 |            Register |
| LUT4      | 49477 |                 CLB |
| LUT5      | 37204 |                 CLB |
| LUT3      | 24768 |                 CLB |
| LUT2      | 14906 |                 CLB |
| FDRE      | 11779 |            Register |
| RAMD32    |  2412 |                 CLB |
| FDPE      |  2164 |            Register |
| CARRY8    |  2082 |                 CLB |
| SRLC32E   |   548 |                 CLB |
| MUXF7     |   402 |                 CLB |
| LUT1      |   353 |                 CLB |
| RAMS32    |   344 |                 CLB |
| RAMB36E2  |   288 |            BLOCKRAM |
| FDSE      |   262 |            Register |
| SRL16E    |   251 |                 CLB |
| MUXF8     |    48 |                 CLB |
| DSP48E2   |    32 |          Arithmetic |
| BUFGCE    |     3 |               Clock |
| PS8       |     1 |            Advanced |
| PLLE4_ADV |     1 |               Clock |
| IBUFCTRL  |     1 |              Others |
| DIFFINBUF |     1 |                 I/O |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


