
---------- Begin Simulation Statistics ----------
final_tick                               151798231000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689848                       # Number of bytes of host memory used
host_op_rate                                   240811                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   416.08                       # Real time elapsed on the host
host_tick_rate                              364829990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.151798                       # Number of seconds simulated
sim_ticks                                151798231000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615362                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096222                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479297                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65353                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.517982                       # CPI: cycles per instruction
system.cpu.discardedOps                        190020                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42613504                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43407507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001740                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        19938247                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.658769                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        151798231                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       131859984                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           98                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       308973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       619242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39874                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17980                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55240                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29275392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29275392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74483                       # Request fanout histogram
system.membus.respLayer1.occupancy         1291386500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           770321000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            130776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       327084                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           179495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          179494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           275                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       130501                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       928962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                929512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    152884480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              152954880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58101                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10207744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           368372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030810                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 368025     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    346      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             368372                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2916922000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2789959995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2475000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               235772                       # number of demand (read+write) hits
system.l2.demand_hits::total                   235783                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              235772                       # number of overall hits
system.l2.overall_hits::total                  235783                       # number of overall hits
system.l2.demand_misses::.cpu.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74224                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74488                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               264                       # number of overall misses
system.l2.overall_misses::.cpu.data             74224                       # number of overall misses
system.l2.overall_misses::total                 74488                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9823762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9854556000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9823762000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9854556000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           309996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               310271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          309996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              310271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.239435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240074                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.239435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240074                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116643.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132352.904721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132297.229084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116643.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132352.904721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132297.229084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               39874                       # number of writebacks
system.l2.writebacks::total                     39874                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74483                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74483                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8338896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8364410000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8338896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8364410000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.239419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.239419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240058                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96643.939394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112355.272909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112299.585140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96643.939394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112355.272909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112299.585140                       # average overall mshr miss latency
system.l2.replacements                          58101                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       287210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           287210                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       287210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       287210                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            124255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                124255                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7602838000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7602838000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        179495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.307752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.307752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137632.838523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137632.838523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6498038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6498038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.307752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.307752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117632.838523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117632.838523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116643.939394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116643.939394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96643.939394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96643.939394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        111517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            111517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2220924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2220924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       130501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        130501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.145470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.145470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 116989.254109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116989.254109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1840858000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1840858000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.145432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96994.467569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96994.467569                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16034.076334                       # Cycle average of tags in use
system.l2.tags.total_refs                      619139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.312264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.179571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.958774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15999.937988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16155                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2551061                       # Number of tag accesses
system.l2.tags.data_accesses                  2551061                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19000064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19067648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10207744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10207744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            445223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         125166571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125611793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       445223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           445223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67245474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67245474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67245474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           445223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        125166571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192857267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    159496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027223594250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              434371                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39874                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9996                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10286373500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1489585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15872317250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34527.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53277.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   267265                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  143867                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               159496                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   65355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    632.778366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   512.493339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.279088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          660      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1635      3.53%      4.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16678     36.05%     41.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          660      1.43%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3819      8.26%     50.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          566      1.22%     51.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3140      6.79%     58.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          320      0.69%     59.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18783     40.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.878213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.884859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.698393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9642     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.529540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.477975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.400424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8253     85.54%     85.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.37%     85.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              321      3.33%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.13%     89.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              957      9.92%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.10%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.20%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.11%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               23      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19066688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10206528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19067648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10207744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       125.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  151795307000                       # Total gap between requests
system.mem_ctrls.avgGap                    1327380.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18999104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10206528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 445222.579701867537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 125160246.432647824287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 67237463.393101066351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       159496                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39887000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15832430250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3520119807750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37771.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53330.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22070270.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            165305280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87858045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1064238420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          416227140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11982406800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15075749310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45595152960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74386937955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.038240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118336949000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5068700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28392582000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165005400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87702450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1062888960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          416242800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11982406800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14783298840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45841427040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        74338972290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.722257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118980285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5068700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27749246000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018677                       # number of overall hits
system.cpu.icache.overall_hits::total         7018677                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          275                       # number of overall misses
system.cpu.icache.overall_misses::total           275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32424000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32424000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32424000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32424000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7018952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7018952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7018952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7018952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117905.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117905.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117905.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117905.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31874000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31874000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115905.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115905.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115905.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115905.454545                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018677                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7018952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7018952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117905.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117905.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115905.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115905.454545                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           241.445677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7018952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25523.461818                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   241.445677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.235787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.235787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28076083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28076083                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51730856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51730856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51732605                       # number of overall hits
system.cpu.dcache.overall_hits::total        51732605                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       324292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         324292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       330964                       # number of overall misses
system.cpu.dcache.overall_misses::total        330964                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18075236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18075236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18075236000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18075236000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52055148                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52055148                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006357                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55737.532841                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55737.532841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54613.903627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54613.903627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       287210                       # number of writebacks
system.cpu.dcache.writebacks::total            287210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       308016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       308016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       309996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       309996                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15611152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15611152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15809984000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15809984000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50682.925562                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50682.925562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51000.606459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51000.606459                       # average overall mshr miss latency
system.cpu.dcache.replacements                 308971                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40974867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40974867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       130195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        130195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5221968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5221968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41105062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41105062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40108.821383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40108.821383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1674                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1674                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       128521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       128521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4832703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4832703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37602.438512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37602.438512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10755989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10755989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       194097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       194097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12853268000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12853268000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66220.848339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66220.848339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14602                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14602                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       179495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10778449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10778449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60048.742305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60048.742305                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.792305                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.792305                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    198832000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    198832000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100420.202020                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100420.202020                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.229322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52042676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            309995                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.882308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.229322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208564575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208564575                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 151798231000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
