# compile vhdl design source files
vhdl xil_defaultlib  "../../../debounce.srcs/sources_1/new/debounce.vhd"
vhdl xil_defaultlib  "../../../debounce.srcs/sim_1/new/tb_debounce.vhd"

# Do not sort compile order
nosort
