{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699507813434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699507813438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 11:00:13 2023 " "Processing started: Thu Nov 09 11:00:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699507813438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507813438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507813438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699507813727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699507813727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 3 3 " "Found 3 design units, including 3 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispinput " "Found entity 1: dispinput" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699507823795 ""} { "Info" "ISGN_ENTITY_NAME" "2 dispoutput " "Found entity 2: dispoutput" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699507823795 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab5 " "Found entity 3: Lab5" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699507823795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699507823824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispinput dispinput:firstip " "Elaborating entity \"dispinput\" for hierarchy \"dispinput:firstip\"" {  } { { "Lab5.v" "firstip" { Text "D:/HDL/Lab5/Lab5.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699507823829 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Lab5.v(19) " "Verilog HDL Case Statement warning at Lab5.v(19): case item expression covers a value already covered by a previous case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab5.v(7) " "Verilog HDL Case Statement warning at Lab5.v(7): incomplete case statement has no default case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o Lab5.v(5) " "Verilog HDL Always Construct warning at Lab5.v(5): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] Lab5.v(5) " "Inferred latch for \"o\[0\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] Lab5.v(5) " "Inferred latch for \"o\[1\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] Lab5.v(5) " "Inferred latch for \"o\[2\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] Lab5.v(5) " "Inferred latch for \"o\[3\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] Lab5.v(5) " "Inferred latch for \"o\[4\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] Lab5.v(5) " "Inferred latch for \"o\[5\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] Lab5.v(5) " "Inferred latch for \"o\[6\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] Lab5.v(5) " "Inferred latch for \"o\[7\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[8\] Lab5.v(5) " "Inferred latch for \"o\[8\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[9\] Lab5.v(5) " "Inferred latch for \"o\[9\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[10\] Lab5.v(5) " "Inferred latch for \"o\[10\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[11\] Lab5.v(5) " "Inferred latch for \"o\[11\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[12\] Lab5.v(5) " "Inferred latch for \"o\[12\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[13\] Lab5.v(5) " "Inferred latch for \"o\[13\]\" at Lab5.v(5)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823830 "|Lab5|dispinput:firstip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispoutput dispoutput:sumop " "Elaborating entity \"dispoutput\" for hierarchy \"dispoutput:sumop\"" {  } { { "Lab5.v" "sumop" { Text "D:/HDL/Lab5/Lab5.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699507823832 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Lab5.v(48) " "Verilog HDL Case Statement warning at Lab5.v(48): case item expression covers a value already covered by a previous case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab5.v(36) " "Verilog HDL Case Statement warning at Lab5.v(36): incomplete case statement has no default case item" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h Lab5.v(34) " "Verilog HDL Always Construct warning at Lab5.v(34): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[0\] Lab5.v(34) " "Inferred latch for \"h\[0\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[1\] Lab5.v(34) " "Inferred latch for \"h\[1\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] Lab5.v(34) " "Inferred latch for \"h\[2\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] Lab5.v(34) " "Inferred latch for \"h\[3\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[4\] Lab5.v(34) " "Inferred latch for \"h\[4\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[5\] Lab5.v(34) " "Inferred latch for \"h\[5\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[6\] Lab5.v(34) " "Inferred latch for \"h\[6\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[7\] Lab5.v(34) " "Inferred latch for \"h\[7\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[8\] Lab5.v(34) " "Inferred latch for \"h\[8\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[9\] Lab5.v(34) " "Inferred latch for \"h\[9\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[10\] Lab5.v(34) " "Inferred latch for \"h\[10\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[11\] Lab5.v(34) " "Inferred latch for \"h\[11\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[12\] Lab5.v(34) " "Inferred latch for \"h\[12\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823833 "|Lab5|dispoutput:sumop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[13\] Lab5.v(34) " "Inferred latch for \"h\[13\]\" at Lab5.v(34)" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507823834 "|Lab5|dispoutput:sumop"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispinput:firstip\|o\[12\] dispinput:firstip\|o\[11\] " "Duplicate LATCH primitive \"dispinput:firstip\|o\[12\]\" merged with LATCH primitive \"dispinput:firstip\|o\[11\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699507824441 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispinput:secondip\|o\[12\] dispinput:secondip\|o\[11\] " "Duplicate LATCH primitive \"dispinput:secondip\|o\[12\]\" merged with LATCH primitive \"dispinput:secondip\|o\[11\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699507824441 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispoutput:sumop\|h\[13\] dispoutput:sumop\|h\[7\] " "Duplicate LATCH primitive \"dispoutput:sumop\|h\[13\]\" merged with LATCH primitive \"dispoutput:sumop\|h\[7\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699507824441 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dispoutput:sumop\|h\[10\] dispoutput:sumop\|h\[7\] " "Duplicate LATCH primitive \"dispoutput:sumop\|h\[10\]\" merged with LATCH primitive \"dispoutput:sumop\|h\[7\]\"" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699507824441 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1699507824441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[0\] " "Latch dispinput:firstip\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824441 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[1\] " "Latch dispinput:firstip\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824441 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[2\] " "Latch dispinput:firstip\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[3\] " "Latch dispinput:firstip\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[4\] " "Latch dispinput:firstip\|o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[5\] " "Latch dispinput:firstip\|o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[6\] " "Latch dispinput:firstip\|o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:firstip\|o\[11\] " "Latch dispinput:firstip\|o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[3\] " "Ports D and ENA on the latch are fed by the same signal x\[3\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[0\] " "Latch dispinput:secondip\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[1\] " "Latch dispinput:secondip\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[2\] " "Latch dispinput:secondip\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[3\] " "Latch dispinput:secondip\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[4\] " "Latch dispinput:secondip\|o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[5\] " "Latch dispinput:secondip\|o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[6\] " "Latch dispinput:secondip\|o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispinput:secondip\|o\[11\] " "Latch dispinput:secondip\|o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[3\] " "Ports D and ENA on the latch are fed by the same signal y\[3\]" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[0\] " "Latch dispoutput:sumop\|h\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[1\] " "Latch dispoutput:sumop\|h\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[2\] " "Latch dispoutput:sumop\|h\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[3\] " "Latch dispoutput:sumop\|h\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[4\] " "Latch dispoutput:sumop\|h\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824442 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[5\] " "Latch dispoutput:sumop\|h\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824443 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[6\] " "Latch dispoutput:sumop\|h\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824443 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[7\] " "Latch dispoutput:sumop\|h\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824443 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[9\] " "Latch dispoutput:sumop\|h\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824443 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[11\] " "Latch dispoutput:sumop\|h\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824443 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dispoutput:sumop\|h\[12\] " "Latch dispoutput:sumop\|h\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~synth " "Ports D and ENA on the latch are fed by the same signal Add0~synth" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699507824443 ""}  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699507824443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d\[7\] VCC " "Pin \"d\[7\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[8\] VCC " "Pin \"d\[8\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|d[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[9\] VCC " "Pin \"d\[9\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[10\] VCC " "Pin \"d\[10\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|d[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d\[13\] VCC " "Pin \"d\[13\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[7\] VCC " "Pin \"e\[7\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|e[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[8\] VCC " "Pin \"e\[8\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|e[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[9\] VCC " "Pin \"e\[9\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|e[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[10\] VCC " "Pin \"e\[10\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|e[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e\[13\] VCC " "Pin \"e\[13\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|e[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[8\] VCC " "Pin \"f\[8\]\" is stuck at VCC" {  } { { "Lab5.v" "" { Text "D:/HDL/Lab5/Lab5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699507824456 "|Lab5|f[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699507824456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699507824520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699507825042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699507825042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699507825107 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699507825107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699507825107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699507825107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699507825119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 11:00:25 2023 " "Processing ended: Thu Nov 09 11:00:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699507825119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699507825119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699507825119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699507825119 ""}
