// A1            A2              WR              WD          Write_enable        Rst        expected 1 (RD1)  expected 2 (RD2)
00000000	00000001	00000000	12345678	00000000	00000000	00000000	00000000 // read reg $0,1
00000000	00000001	00000001	12345678	00000001	00000000	00000000	12345678 // write to reg 1, read reg 0,1
00000001	00000002	0000001F	F000000F	00000001	00000000	12345678	00000000 // write to reg 31, read reg 1,2
00000000	0000001F	00000000	00000FFF	00000001	00000000	00000000	F000000F // write reg 0, read reg 0, 31 
0000001F	00000005	00000005	F0F0F0F0	00000001	00000000	F000000F	F0F0F0F0 // write reg 5, read reg 31, 5
00000006	00000007	00000006	DEADBEEF	00000001	00000000	DEADBEEF	00000000 // write reg 6, read reg 6,7
00000008	00000009	00000009	60606060	00000001	00000000	00000000	60606060 // write reg 9, read reg 8,9
00000006	0000001F	00000006	FFFFFFFF	00000001	00000001	00000000	00000000 // reset
00000001	00000009	0000000C	CCCCCCCC	00000001	00000001	00000000	00000000 // reset
00000001	00000009	0000000C	CCCCCCCC	00000001	00000000	00000000	00000000 // write reg 12, read reg 1,9
0000000C	0000000C	0000000C	CCCCCCCC	00000001	00000000	CCCCCCCC	CCCCCCCC // write reg 12, read reg 12,12