# verilog-eq
Make an equalizer in Verilog. Submission for my designs' midterm.
I will place a picture in case I misunderstood something here.
- Understand FIR and IIR, and choose which one.
- Equalize the wav file, in software at least
- Implement on a FPGA kit, and give results of used resources.
Reference:
- My fren's attempt: https://github.com/phuoc09/8-band
