{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733363010284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733363010284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 20:43:30 2024 " "Processing started: Wed Dec 04 20:43:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733363010284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733363010284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733363010284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733363010727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "C:/UART-Project/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011189 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/UART-Project/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficlightcontroller-struc " "Found design unit 1: trafficlightcontroller-struc" {  } { { "trafficlightcontroller.vhd" "" { Text "C:/UART-Project/trafficlightcontroller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011200 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficlightcontroller " "Found entity 1: trafficlightcontroller" {  } { { "trafficlightcontroller.vhd" "" { Text "C:/UART-Project/trafficlightcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-struc " "Found design unit 1: timer-struc" {  } { { "timer.vhd" "" { Text "C:/UART-Project/timer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011206 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/UART-Project/timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitaddersubtractor-struc " "Found design unit 1: nbitaddersubtractor-struc" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/UART-Project/nbitaddersubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011209 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitaddersubtractor " "Found entity 1: nbitaddersubtractor" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/UART-Project/nbitaddersubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behav " "Found design unit 1: fulladder-behav" {  } { { "fulladder.vhd" "" { Text "C:/UART-Project/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011212 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/UART-Project/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmController-rtl " "Found design unit 1: fsmController-rtl" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011215 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmController " "Found entity 1: fsmController" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitcounter-rtl " "Found design unit 1: fourbitcounter-rtl" {  } { { "fourbitcounter.vhd" "" { Text "C:/UART-Project/fourbitcounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitcounter " "Found entity 1: fourbitcounter" {  } { { "fourbitcounter.vhd" "" { Text "C:/UART-Project/fourbitcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitcomparator-RTL " "Found design unit 1: fourbitcomparator-RTL" {  } { { "fourbitcomparator.vhd" "" { Text "C:/UART-Project/fourbitcomparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitcomparator " "Found entity 1: fourbitcomparator" {  } { { "fourbitcomparator.vhd" "" { Text "C:/UART-Project/fourbitcomparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter_control-rtl " "Found design unit 1: transmitter_control-rtl" {  } { { "transmitter_control.vhd" "" { Text "C:/UART-Project/transmitter_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter_control " "Found entity 1: transmitter_control" {  } { { "transmitter_control.vhd" "" { Text "C:/UART-Project/transmitter_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-rtl " "Found design unit 1: transmitter-rtl" {  } { { "transmitter.vhd" "" { Text "C:/UART-Project/transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhd" "" { Text "C:/UART-Project/transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threebitcounter-struc " "Found design unit 1: threebitcounter-struc" {  } { { "threebitcounter.vhd" "" { Text "C:/UART-Project/threebitcounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 threebitcounter " "Found entity 1: threebitcounter" {  } { { "threebitcounter.vhd" "" { Text "C:/UART-Project/threebitcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "threebitadder.vhd" "" { Text "C:/UART-Project/threebitadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "threebitadder.vhd" "" { Text "C:/UART-Project/threebitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/UART-Project/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/UART-Project/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/UART-Project/onebitadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011234 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/UART-Project/onebitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit4to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebit4to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebit4to1mux-behav " "Found design unit 1: onebit4to1mux-behav" {  } { { "onebit4to1mux.vhd" "" { Text "C:/UART-Project/onebit4to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011244 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebit4to1mux " "Found entity 1: onebit4to1mux" {  } { { "onebit4to1mux.vhd" "" { Text "C:/UART-Project/onebit4to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitshiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitshiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitshiftreg-struc " "Found design unit 1: nbitshiftreg-struc" {  } { { "nbitshiftreg.vhd" "" { Text "C:/UART-Project/nbitshiftreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011251 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitshiftreg " "Found entity 1: nbitshiftreg" {  } { { "nbitshiftreg.vhd" "" { Text "C:/UART-Project/nbitshiftreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitreg-struc " "Found design unit 1: nbitreg-struc" {  } { { "nbitreg.vhd" "" { Text "C:/UART-Project/nbitreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011255 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitreg " "Found entity 1: nbitreg" {  } { { "nbitreg.vhd" "" { Text "C:/UART-Project/nbitreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcomparator-rtl " "Found design unit 1: nbitcomparator-rtl" {  } { { "nbitcomparator.vhd" "" { Text "C:/UART-Project/nbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011259 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcomparator " "Found entity 1: nbitcomparator" {  } { { "nbitcomparator.vhd" "" { Text "C:/UART-Project/nbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit8to1mux-behav " "Found design unit 1: nbit8to1mux-behav" {  } { { "nbit8to1mux.vhd" "" { Text "C:/UART-Project/nbit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011264 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit8to1mux " "Found entity 1: nbit8to1mux" {  } { { "nbit8to1mux.vhd" "" { Text "C:/UART-Project/nbit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit2to1mux-behav " "Found design unit 1: nbit2to1mux-behav" {  } { { "nbit2to1mux.vhd" "" { Text "C:/UART-Project/nbit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit2to1mux " "Found entity 1: nbit2to1mux" {  } { { "nbit2to1mux.vhd" "" { Text "C:/UART-Project/nbit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/UART-Project/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/UART-Project/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dividebyn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DividebyN-behav " "Found design unit 1: DividebyN-behav" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""} { "Info" "ISGN_ENTITY_NAME" "1 DividebyN " "Found entity 1: DividebyN" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategenerator-rtl " "Found design unit 1: baudrategenerator-rtl" {  } { { "baudrategenerator.vhd" "" { Text "C:/UART-Project/baudrategenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategenerator " "Found entity 1: baudrategenerator" {  } { { "baudrategenerator.vhd" "" { Text "C:/UART-Project/baudrategenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-rtl " "Found design unit 1: UART-rtl" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebit8to1mux-behav " "Found design unit 1: onebit8to1mux-behav" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebit8to1mux " "Found entity 1: onebit8to1mux" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-behav " "Found design unit 1: edge_detect-behav" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_resettoone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_resettoone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_resetToOne-rtl " "Found design unit 1: enARdFF_resetToOne-rtl" {  } { { "enardFF_resetToOne.vhd" "" { Text "C:/UART-Project/enardFF_resetToOne.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_resetToOne " "Found entity 1: enARdFF_resetToOne" {  } { { "enardFF_resetToOne.vhd" "" { Text "C:/UART-Project/enardFF_resetToOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-rtl " "Found design unit 1: receiver-rtl" {  } { { "receiver.vhd" "" { Text "C:/UART-Project/receiver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "C:/UART-Project/receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver_controller-rtl " "Found design unit 1: receiver_controller-rtl" {  } { { "receiver_controller.vhd" "" { Text "C:/UART-Project/receiver_controller.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver_controller " "Found entity 1: receiver_controller" {  } { { "receiver_controller.vhd" "" { Text "C:/UART-Project/receiver_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733363011281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733363011329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_block " "Elaborating entity \"UART\" for hierarchy \"UART:uart_block\"" {  } { { "top_level.vhd" "uart_block" { Text "C:/UART-Project/top_level.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategenerator UART:uart_block\|baudrategenerator:baudrate " "Elaborating entity \"baudrategenerator\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\"" {  } { { "UART.vhd" "baudrate" { Text "C:/UART-Project/UART.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividebyN UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41 " "Elaborating entity \"DividebyN\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\"" {  } { { "baudrategenerator.vhd" "divby41" { Text "C:/UART-Project/baudrategenerator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividebyN UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0 " "Elaborating entity \"DividebyN\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\"" {  } { { "baudrategenerator.vhd" "divby256_0" { Text "C:/UART-Project/baudrategenerator.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit8to1mux UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux " "Elaborating entity \"onebit8to1mux\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\"" {  } { { "baudrategenerator.vhd" "mux" { Text "C:/UART-Project/baudrategenerator.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividebyN UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8 " "Elaborating entity \"DividebyN\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\"" {  } { { "baudrategenerator.vhd" "divby8" { Text "C:/UART-Project/baudrategenerator.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect UART:uart_block\|edge_detect:detect_inc " "Elaborating entity \"edge_detect\" for hierarchy \"UART:uart_block\|edge_detect:detect_inc\"" {  } { { "UART.vhd" "detect_inc" { Text "C:/UART-Project/UART.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_resetToOne UART:uart_block\|enARdFF_resetToOne:enable_tx " "Elaborating entity \"enARdFF_resetToOne\" for hierarchy \"UART:uart_block\|enARdFF_resetToOne:enable_tx\"" {  } { { "UART.vhd" "enable_tx" { Text "C:/UART-Project/UART.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver UART:uart_block\|receiver:R " "Elaborating entity \"receiver\" for hierarchy \"UART:uart_block\|receiver:R\"" {  } { { "UART.vhd" "R" { Text "C:/UART-Project/UART.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg UART:uart_block\|receiver:R\|nbitreg:RDR " "Elaborating entity \"nbitreg\" for hierarchy \"UART:uart_block\|receiver:R\|nbitreg:RDR\"" {  } { { "receiver.vhd" "RDR" { Text "C:/UART-Project/receiver.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 UART:uart_block\|receiver:R\|nbitreg:RDR\|enARdFF_2:\\reg:7:biti " "Elaborating entity \"enARdFF_2\" for hierarchy \"UART:uart_block\|receiver:R\|nbitreg:RDR\|enARdFF_2:\\reg:7:biti\"" {  } { { "nbitreg.vhd" "\\reg:7:biti" { Text "C:/UART-Project/nbitreg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitshiftreg UART:uart_block\|receiver:R\|nbitshiftreg:RSR " "Elaborating entity \"nbitshiftreg\" for hierarchy \"UART:uart_block\|receiver:R\|nbitshiftreg:RSR\"" {  } { { "receiver.vhd" "RSR" { Text "C:/UART-Project/receiver.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit4to1mux UART:uart_block\|receiver:R\|nbitshiftreg:RSR\|onebit4to1mux:mux0 " "Elaborating entity \"onebit4to1mux\" for hierarchy \"UART:uart_block\|receiver:R\|nbitshiftreg:RSR\|onebit4to1mux:mux0\"" {  } { { "nbitshiftreg.vhd" "mux0" { Text "C:/UART-Project/nbitshiftreg.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threebitcounter UART:uart_block\|receiver:R\|threebitcounter:clkCounter " "Elaborating entity \"threebitcounter\" for hierarchy \"UART:uart_block\|receiver:R\|threebitcounter:clkCounter\"" {  } { { "receiver.vhd" "clkCounter" { Text "C:/UART-Project/receiver.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitAdder UART:uart_block\|receiver:R\|threebitcounter:clkCounter\|threeBitAdder:adder " "Elaborating entity \"threeBitAdder\" for hierarchy \"UART:uart_block\|receiver:R\|threebitcounter:clkCounter\|threeBitAdder:adder\"" {  } { { "threebitcounter.vhd" "adder" { Text "C:/UART-Project/threebitcounter.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder UART:uart_block\|receiver:R\|threebitcounter:clkCounter\|threeBitAdder:adder\|oneBitAdder:add2 " "Elaborating entity \"oneBitAdder\" for hierarchy \"UART:uart_block\|receiver:R\|threebitcounter:clkCounter\|threeBitAdder:adder\|oneBitAdder:add2\"" {  } { { "threebitadder.vhd" "add2" { Text "C:/UART-Project/threebitadder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg UART:uart_block\|receiver:R\|threebitcounter:clkCounter\|nbitreg:reg " "Elaborating entity \"nbitreg\" for hierarchy \"UART:uart_block\|receiver:R\|threebitcounter:clkCounter\|nbitreg:reg\"" {  } { { "threebitcounter.vhd" "reg" { Text "C:/UART-Project/threebitcounter.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcomparator UART:uart_block\|receiver:R\|nbitcomparator:clkComparator " "Elaborating entity \"nbitcomparator\" for hierarchy \"UART:uart_block\|receiver:R\|nbitcomparator:clkComparator\"" {  } { { "receiver.vhd" "clkComparator" { Text "C:/UART-Project/receiver.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator UART:uart_block\|receiver:R\|nbitcomparator:clkComparator\|oneBitComparator:comparatorMSB " "Elaborating entity \"oneBitComparator\" for hierarchy \"UART:uart_block\|receiver:R\|nbitcomparator:clkComparator\|oneBitComparator:comparatorMSB\"" {  } { { "nbitcomparator.vhd" "comparatorMSB" { Text "C:/UART-Project/nbitcomparator.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver_controller UART:uart_block\|receiver:R\|receiver_controller:controller " "Elaborating entity \"receiver_controller\" for hierarchy \"UART:uart_block\|receiver:R\|receiver_controller:controller\"" {  } { { "receiver.vhd" "controller" { Text "C:/UART-Project/receiver.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011550 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadRSR receiver_controller.vhd(6) " "VHDL Signal Declaration warning at receiver_controller.vhd(6): used implicit default value for signal \"loadRSR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "receiver_controller.vhd" "" { Text "C:/UART-Project/receiver_controller.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1733363011550 "|top_level|UART:uart_block|receiver:R|receiver_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_E receiver_controller.vhd(11) " "Verilog HDL or VHDL warning at receiver_controller.vhd(11): object \"state_E\" assigned a value but never read" {  } { { "receiver_controller.vhd" "" { Text "C:/UART-Project/receiver_controller.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733363011550 "|top_level|UART:uart_block|receiver:R|receiver_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux UART:uart_block\|nbit2to1mux:transmit_data_mux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"UART:uart_block\|nbit2to1mux:transmit_data_mux\"" {  } { { "UART.vhd" "transmit_data_mux" { Text "C:/UART-Project/UART.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter UART:uart_block\|transmitter:T " "Elaborating entity \"transmitter\" for hierarchy \"UART:uart_block\|transmitter:T\"" {  } { { "UART.vhd" "T" { Text "C:/UART-Project/UART.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux UART:uart_block\|transmitter:T\|nbit2to1mux:boundmux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"UART:uart_block\|transmitter:T\|nbit2to1mux:boundmux\"" {  } { { "transmitter.vhd" "boundmux" { Text "C:/UART-Project/transmitter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter_control UART:uart_block\|transmitter:T\|transmitter_control:controller " "Elaborating entity \"transmitter_control\" for hierarchy \"UART:uart_block\|transmitter:T\|transmitter_control:controller\"" {  } { { "transmitter.vhd" "controller" { Text "C:/UART-Project/transmitter.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit8to1mux nbit8to1mux:mux " "Elaborating entity \"nbit8to1mux\" for hierarchy \"nbit8to1mux:mux\"" {  } { { "top_level.vhd" "mux" { Text "C:/UART-Project/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trafficlightcontroller trafficlightcontroller:lab3 " "Elaborating entity \"trafficlightcontroller\" for hierarchy \"trafficlightcontroller:lab3\"" {  } { { "top_level.vhd" "lab3" { Text "C:/UART-Project/top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer trafficlightcontroller:lab3\|timer:traffic_timer " "Elaborating entity \"timer\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\"" {  } { { "trafficlightcontroller.vhd" "traffic_timer" { Text "C:/UART-Project/trafficlightcontroller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcounter trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST " "Elaborating entity \"fourbitcounter\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\"" {  } { { "timer.vhd" "counterMST" { Text "C:/UART-Project/timer.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitaddersubtractor trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder " "Elaborating entity \"nbitaddersubtractor\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder\"" {  } { { "fourbitcounter.vhd" "adder" { Text "C:/UART-Project/fourbitcounter.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder\|fulladder:FA0\"" {  } { { "nbitaddersubtractor.vhd" "FA0" { Text "C:/UART-Project/nbitaddersubtractor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitreg:reg " "Elaborating entity \"nbitreg\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitreg:reg\"" {  } { { "fourbitcounter.vhd" "reg" { Text "C:/UART-Project/fourbitcounter.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux trafficlightcontroller:lab3\|nbit2to1mux:counter_mux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"trafficlightcontroller:lab3\|nbit2to1mux:counter_mux\"" {  } { { "trafficlightcontroller.vhd" "counter_mux" { Text "C:/UART-Project/trafficlightcontroller.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcomparator trafficlightcontroller:lab3\|fourbitcomparator:compare " "Elaborating entity \"fourbitcomparator\" for hierarchy \"trafficlightcontroller:lab3\|fourbitcomparator:compare\"" {  } { { "trafficlightcontroller.vhd" "compare" { Text "C:/UART-Project/trafficlightcontroller.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmController trafficlightcontroller:lab3\|fsmController:controller " "Elaborating entity \"fsmController\" for hierarchy \"trafficlightcontroller:lab3\|fsmController:controller\"" {  } { { "trafficlightcontroller.vhd" "controller" { Text "C:/UART-Project/trafficlightcontroller.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011710 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[0\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[0\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[1\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[1\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[2\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[2\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[3\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[3\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[4\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[4\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[5\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[5\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[6\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[6\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[7\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[7\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[0\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[0\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[1\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[1\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[2\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[2\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[3\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[3\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[4\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[4\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[5\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[5\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[6\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[6\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[7\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[7\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel1 fsmController.vhd(101) " "Inferred latch for \"sel1\" at fsmController.vhd(101)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel2 fsmController.vhd(100) " "Inferred latch for \"sel2\" at fsmController.vhd(100)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733363011710 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer trafficlightcontroller:lab3\|debouncer:sscs_debounce " "Elaborating entity \"debouncer\" for hierarchy \"trafficlightcontroller:lab3\|debouncer:sscs_debounce\"" {  } { { "trafficlightcontroller.vhd" "sscs_debounce" { Text "C:/UART-Project/trafficlightcontroller.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733363011725 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~5 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~5" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733363012014 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1733363012014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[0\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[0\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[1\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[1\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[2\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[2\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[3\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[3\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[4\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[4\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733363012154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733363012722 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enardFF_resetToOne.vhd" "" { Text "C:/UART-Project/enardFF_resetToOne.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733363012775 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733363012775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733363013337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733363013726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733363014398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014398 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[0\] " "No output dependent on input pin \"MSC\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|MSC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[1\] " "No output dependent on input pin \"MSC\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|MSC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[2\] " "No output dependent on input pin \"MSC\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|MSC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[3\] " "No output dependent on input pin \"MSC\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|MSC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSC\[0\] " "No output dependent on input pin \"SSC\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|SSC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSC\[1\] " "No output dependent on input pin \"SSC\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|SSC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSC\[2\] " "No output dependent on input pin \"SSC\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|SSC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSC\[3\] " "No output dependent on input pin \"SSC\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733363014538 "|top_level|SSC[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733363014538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733363014540 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733363014540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733363014540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733363014540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733363014600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:43:34 2024 " "Processing ended: Wed Dec 04 20:43:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733363014600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733363014600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733363014600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733363014600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733363016333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733363016333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 20:43:35 2024 " "Processing started: Wed Dec 04 20:43:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733363016333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733363016333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UARTProject -c UARTProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733363016334 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733363016426 ""}
{ "Info" "0" "" "Project  = UARTProject" {  } {  } 0 0 "Project  = UARTProject" 0 0 "Fitter" 0 0 1733363016426 ""}
{ "Info" "0" "" "Revision = UARTProject" {  } {  } 0 0 "Revision = UARTProject" 0 0 "Fitter" 0 0 1733363016426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733363016554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UARTProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"UARTProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733363016554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733363016608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733363016608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733363016608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733363016761 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733363016776 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733363017363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733363017363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 502 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 504 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 506 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363017363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 510 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733363017363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733363017363 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733363017363 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[0\] " "Pin MSC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[1\] " "Pin MSC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[2\] " "Pin MSC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSC\[3\] " "Pin MSC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSC[3] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[0\] " "Pin SSC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[1\] " "Pin SSC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[2\] " "Pin SSC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSC\[3\] " "Pin SSC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSC[3] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[0\] " "Pin MSTL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSTL[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[1\] " "Pin MSTL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSTL[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTL\[2\] " "Pin MSTL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MSTL[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[0\] " "Pin SSTL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSTL[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[1\] " "Pin SSTL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSTL[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTL\[2\] " "Pin SSTL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSTL[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TxD " "Pin TxD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TxD } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GClock } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GReset } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSCS " "Pin SSCS not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SSCS } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "loopback_switch " "Pin loopback_switch not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { loopback_switch } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { loopback_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BaudRateSel\[2\] " "Pin BaudRateSel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BaudRateSel[2] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BaudRateSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BaudRateSel\[1\] " "Pin BaudRateSel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BaudRateSel[1] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BaudRateSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BaudRateSel\[0\] " "Pin BaudRateSel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BaudRateSel[0] } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BaudRateSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RxD " "Pin RxD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RxD } } } { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733363019090 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733363019090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UARTProject.sdc " "Synopsys Design Constraints File file not found: 'UARTProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733363019409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733363019409 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~0  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~1  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~2  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~3  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363019424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733363019424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733363019424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733363019424 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733363019424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 490 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 415 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o " "Destination node UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "Automatically promoted node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk~0 " "Destination node UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk~0" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41|int_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41|int_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GReset~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node GReset~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|edge_detect:detect_inc\|edge_detected " "Destination node UART:uart_block\|edge_detect:detect_inc\|edge_detected" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|edge_detect:detect_inc|edge_detected } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|counter_reset " "Destination node UART:uart_block\|counter_reset" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|counter_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_block\|edge_detect:detect_inc\|signal_prev~0 " "Destination node UART:uart_block\|edge_detect:detect_inc\|signal_prev~0" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_block|edge_detect:detect_inc|signal_prev~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733363019473 ""}  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/UART-Project/" { { 0 { 0 ""} 0 491 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733363019473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733363019881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733363020310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733363020310 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733363020310 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 14 7 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 14 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733363020310 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733363020310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733363020310 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733363020310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733363020310 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733363020310 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363020355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733363023065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363023399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733363023414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733363028886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363028886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733363029284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "C:/UART-Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733363032520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733363032520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363034104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733363034104 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733363034104 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733363034122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733363034230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733363034637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733363034716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733363035089 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733363035530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UART-Project/output_files/UARTProject.fit.smsg " "Generated suppressed messages file C:/UART-Project/output_files/UARTProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733363036877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6241 " "Peak virtual memory: 6241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733363037325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:43:57 2024 " "Processing ended: Wed Dec 04 20:43:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733363037325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733363037325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733363037325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733363037325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733363038799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733363038799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 20:43:58 2024 " "Processing started: Wed Dec 04 20:43:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733363038799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733363038799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UARTProject -c UARTProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733363038799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733363042560 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733363042716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733363043967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:44:03 2024 " "Processing ended: Wed Dec 04 20:44:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733363043967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733363043967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733363043967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733363043967 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733363044732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733363045737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733363045754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 20:44:05 2024 " "Processing started: Wed Dec 04 20:44:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733363045754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733363045754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UARTProject -c UARTProject " "Command: quartus_sta UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733363045754 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733363045848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733363046137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733363046137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733363046195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733363046195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UARTProject.sdc " "Synopsys Design Constraints File file not found: 'UARTProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733363046560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733363046560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BaudRateSel\[0\] BaudRateSel\[0\] " "create_clock -period 1.000 -name BaudRateSel\[0\] BaudRateSel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " "create_clock -period 1.000 -name UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733363046563 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o  from: datab  to: combout " "Cell: uart_block\|baudrate\|mux\|o  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~0  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~1  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~2  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~3  from: dataa  to: combout " "Cell: uart_block\|baudrate\|mux\|o~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733363047036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733363047054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733363047073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733363047179 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733363047179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.585 " "Worst-case setup slack is -7.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.585            -214.608 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -7.585            -214.608 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.235            -204.456 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -7.235            -204.456 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.697             -66.685 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -6.697             -66.685 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.491            -182.880 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -6.491            -182.880 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.862            -164.638 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -5.862            -164.638 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.165            -144.187 BaudRateSel\[0\]  " "   -5.165            -144.187 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.914            -137.147 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -4.914            -137.147 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.457            -123.894 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -4.457            -123.894 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181            -115.651 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -4.181            -115.651 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679             -13.126 GClock  " "   -1.679             -13.126 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -0.242 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -0.242              -0.242 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363047179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.237 " "Worst-case hold slack is -6.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.237            -118.601 BaudRateSel\[0\]  " "   -6.237            -118.601 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355             -78.331 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -4.355             -78.331 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143             -72.872 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -4.143             -72.872 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.594             -56.924 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -3.594             -56.924 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567             -26.910 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -2.567             -26.910 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877             -12.249 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -1.877             -12.249 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046              -2.106 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -1.046              -2.106 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684              -1.086 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -0.684              -1.086 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -0.337 GClock  " "   -0.337              -0.337 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -0.325 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -0.325              -0.325 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "    0.385               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363047205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.300 " "Worst-case recovery slack is -7.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.300             -43.800 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -7.300             -43.800 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.950             -41.700 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -6.950             -41.700 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.206             -37.236 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -6.206             -37.236 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.577             -33.462 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -5.577             -33.462 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.880             -29.280 BaudRateSel\[0\]  " "   -4.880             -29.280 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629             -27.774 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -4.629             -27.774 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.172             -25.032 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -4.172             -25.032 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.896             -23.376 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -3.896             -23.376 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119              -5.771 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -1.119              -5.771 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.676 GClock  " "   -0.419              -1.676 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363047211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.799 " "Worst-case removal slack is -3.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.799             -22.794 BaudRateSel\[0\]  " "   -3.799             -22.794 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428             -14.568 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -2.428             -14.568 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.216             -13.296 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -2.216             -13.296 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667             -10.002 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -1.667             -10.002 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -3.840 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -0.640              -3.840 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "    0.050               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "    0.881               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "    0.932               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 GClock  " "    0.944               0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.345               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "    1.345               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363047225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.551 " "Worst-case minimum pulse width slack is -3.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.551            -734.778 BaudRateSel\[0\]  " "   -3.551            -734.778 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 GClock  " "   -3.000             -23.560 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -34.695 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -1.285             -34.695 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -1.285              -2.570 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363047228 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733363048020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733363048037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733363048592 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o  from: datab  to: combout " "Cell: uart_block\|baudrate\|mux\|o  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~0  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~1  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~2  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~3  from: dataa  to: combout " "Cell: uart_block\|baudrate\|mux\|o~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048638 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733363048638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733363048690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733363048690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.844 " "Worst-case setup slack is -6.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.844            -194.198 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -6.844            -194.198 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.532            -185.147 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -6.532            -185.147 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.040             -58.656 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -6.040             -58.656 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.867            -165.861 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -5.867            -165.861 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.283            -148.925 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -5.283            -148.925 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582            -128.467 BaudRateSel\[0\]  " "   -4.582            -128.467 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.439            -124.450 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -4.439            -124.450 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022            -112.357 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -4.022            -112.357 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.760            -104.629 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -3.760            -104.629 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -10.481 GClock  " "   -1.466             -10.481 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.133 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -0.133              -0.133 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363048702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.703 " "Worst-case hold slack is -5.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.703            -106.698 BaudRateSel\[0\]  " "   -5.703            -106.698 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851             -70.826 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -3.851             -70.826 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.645             -65.397 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -3.645             -65.397 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145             -50.900 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -3.145             -50.900 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.233             -24.229 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -2.233             -24.229 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599             -10.839 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -1.599             -10.839 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858              -1.801 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -0.858              -1.801 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -0.827 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -0.535              -0.827 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -0.282 GClock  " "   -0.282              -0.282 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.216 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -0.216              -0.216 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "    0.339               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363048735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.558 " "Worst-case recovery slack is -6.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.558             -39.348 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -6.558             -39.348 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.246             -37.476 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -6.246             -37.476 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.581             -33.486 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -5.581             -33.486 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.997             -29.982 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -4.997             -29.982 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.296             -25.776 BaudRateSel\[0\]  " "   -4.296             -25.776 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.153             -24.918 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -4.153             -24.918 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.736             -22.416 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -3.736             -22.416 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.474             -20.844 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -3.474             -20.844 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906              -4.607 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -0.906              -4.607 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -1.128 GClock  " "   -0.282              -1.128 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363048754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.407 " "Worst-case removal slack is -3.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407             -20.442 BaudRateSel\[0\]  " "   -3.407             -20.442 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192             -13.152 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -2.192             -13.152 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986             -11.916 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -1.986             -11.916 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486              -8.916 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -1.486              -8.916 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -3.444 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -0.574              -3.444 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "    0.060               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "    0.801               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "    0.837               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 GClock  " "    0.851               0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "    1.218               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363048781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.173 " "Worst-case minimum pulse width slack is -3.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173            -663.853 BaudRateSel\[0\]  " "   -3.173            -663.853 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 GClock  " "   -3.000             -23.560 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -1.285             -39.835 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -34.695 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -1.285             -34.695 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -1.285              -2.570 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363048797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733363050208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o  from: datab  to: combout " "Cell: uart_block\|baudrate\|mux\|o  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~0  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~1  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~2  from: datad  to: combout " "Cell: uart_block\|baudrate\|mux\|o~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~3  from: dataa  to: combout " "Cell: uart_block\|baudrate\|mux\|o~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout " "Cell: uart_block\|baudrate\|mux\|o~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733363050383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733363050399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733363050399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.830 " "Worst-case setup slack is -3.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.830            -107.423 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -3.830            -107.423 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.662            -102.551 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -3.662            -102.551 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.327             -26.893 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -3.327             -26.893 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.293             -91.850 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -3.293             -91.850 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010             -83.643 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -3.010             -83.643 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.551             -70.332 BaudRateSel\[0\]  " "   -2.551             -70.332 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.528             -69.665 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -2.528             -69.665 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306             -63.227 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -2.306             -63.227 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189             -59.834 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -2.189             -59.834 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -1.316 GClock  " "   -0.314              -1.316 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "    0.399               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363050446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.390 " "Worst-case hold slack is -3.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.390             -62.006 BaudRateSel\[0\]  " "   -3.390             -62.006 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -39.199 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -2.283             -39.199 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.201             -37.356 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -2.201             -37.356 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933             -29.561 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -1.933             -29.561 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409             -14.202 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -1.409             -14.202 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093              -6.604 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -1.093              -6.604 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -1.578 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -0.680              -1.578 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -0.861 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -0.505              -0.861 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -0.383 GClock  " "   -0.383              -0.383 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -0.344 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -0.344              -0.344 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "    0.174               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363050478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.669 " "Worst-case recovery slack is -3.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669             -22.014 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -3.669             -22.014 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501             -21.006 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -3.501             -21.006 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132             -18.792 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -3.132             -18.792 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.849             -17.094 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -2.849             -17.094 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390             -14.340 BaudRateSel\[0\]  " "   -2.390             -14.340 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.367             -14.202 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -2.367             -14.202 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.145             -12.870 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -2.145             -12.870 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028             -12.168 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -2.028             -12.168 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.141 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -0.047              -0.141 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 GClock  " "    0.298               0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363050530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.963 " "Worst-case removal slack is -1.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.963             -11.778 BaudRateSel\[0\]  " "   -1.963             -11.778 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188              -7.128 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -1.188              -7.128 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106              -6.636 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -1.106              -6.636 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -5.028 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -0.838              -5.028 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -1.884 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -0.314              -1.884 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "    0.002               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "    0.415               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "    0.456               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 GClock  " "    0.462               0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "    0.651               0.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363050557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -320.245 BaudRateSel\[0\]  " "   -3.000            -320.245 BaudRateSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.983 GClock  " "   -3.000             -19.983 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:1:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:2:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:3:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:4:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:5:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:\\ripple_divby2:6:divby256_k\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk  " "   -1.000             -31.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk  " "   -1.000             -27.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk  " "   -1.000              -2.000 UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\|int_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733363050588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733363053436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733363053436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733363053898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:44:13 2024 " "Processing ended: Wed Dec 04 20:44:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733363053898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733363053898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733363053898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733363053898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733363055777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733363055785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 20:44:15 2024 " "Processing started: Wed Dec 04 20:44:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733363055785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733363055785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UARTProject -c UARTProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733363055785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_7_1200mv_85c_slow.vho C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_7_1200mv_85c_slow.vho in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_7_1200mv_0c_slow.vho C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_7_1200mv_0c_slow.vho in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_min_1200mv_0c_fast.vho C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_min_1200mv_0c_fast.vho in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject.vho C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject.vho in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_7_1200mv_85c_vhd_slow.sdo C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_7_1200mv_85c_vhd_slow.sdo in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_7_1200mv_0c_vhd_slow.sdo C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_7_1200mv_0c_vhd_slow.sdo in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_min_1200mv_0c_vhd_fast.sdo C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_min_1200mv_0c_vhd_fast.sdo in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056657 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTProject_vhd.sdo C:/UART-Project/simulation/modelsim/ simulation " "Generated file UARTProject_vhd.sdo in folder \"C:/UART-Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733363056704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733363056780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 20:44:16 2024 " "Processing ended: Wed Dec 04 20:44:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733363056780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733363056780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733363056780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733363056780 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733363057469 ""}
