_: &default
  head: |
    #include "exception.h"
  env: RVTEST_RV64UV
  templates:
    test_basic_without_mask: |
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        la a3, {vd_data} ;  // vd data label
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3) ;
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} v24, v8, v16;  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1;
        .balign  ({ebits}/8)        
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection


    test_special_without_mask: |
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        la a3, {vd_data} ;  // vd data label
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3) ;
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} v24, v8, v16;  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection       
    test_vta_eq_tu_without_mask: |   
      test_{num}: 
        li TESTNUM, {num}; // {num} set automatically            
        li t0, 4;
        fsrm t1, t0;      //set rounding mode as RMM            
        li a0, {vs1_shape[0]} ; // vl of source data = (vlmax, VLEN/SEW)
        vsetvli t0, a0, e{ebits},m{lmul_orig},ta,ma;
        la a1, {vs1_data} ; // vs1 data label
        la a2, {vs2_data} ; // vs2 data label
        la a3, {orig_data}; // original data label of target register
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3);
        li a0, {vl} ;       // set vl of test instruction
        vsetvli t0, a0, e{ebits},m{lmul},tu,ma;
        li t0, 0;
        csrw vstart, t0;    // set vstart as 0
        {name} v24, v8, v16 ; // {name} is the test instruction            
      1:li a0, {vs1_shape[0]} ;
        vsetvli t0, a0, e{ebits},m{lmul_orig},ta,ma;
        la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);  // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vs1_shape[0]}, ({ebits}/8), 0;// there are {vs1_shape[0]} sets of ({ebits}/8) bytes 0
        .popsection   
    test_rounding_mode_without_mask: |   
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, {frm};
        fsrm t1, t0;         // set rounding mode 
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        la a3, {vd_data} ;  // vd data label
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3) ;
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} v24, v8, v16;  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection

    test_vs1_eq_vs2_without_mask: |  
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a3, {vd_data} ;  // vd data label
        vle{ebits}.v {vs1_name}, (a1) ; 
        vle{ebits}.v {vd_name}, (a3) ;        
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} {vd_name}, {vs1_name}, {vs1_name};  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v {vd_name}, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection    
    test_dest_eq_vs1_without_mask : | 
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        vle{ebits}.v {vs1_name}, (a1) ; 
        vle{ebits}.v {vs2_name}, (a2) ;
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} {vs1_name}, {vs1_name}, {vs2_name};  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v {vs1_name}, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection                 
    test_dest_eq_vs2_without_mask: |  
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        vle{ebits}.v {vs1_name}, (a1) ; 
        vle{ebits}.v {vs2_name}, (a2) ;
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} {vs2_name}, {vs1_name}, {vs2_name};  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v {vs2_name}, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection     
    test_dest_eq_vs1vs2_without_mask: |   
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        vle{ebits}.v {vs1_name}, (a1) ; 
        li t0, 0;
        csrw vstart, t0;      // set vstart as 0
        {name} {vs1_name}, {vs1_name}, {vs1_name};  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v {vs1_name}, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection    
    test_basic_with_mask: |
      test_{num}:
        li TESTNUM, {num}; // num set automatically            
        li t0, 4;
        fsrm t1, t0;      //set rounding mode as RMM            
        li a0, {vl} ;  // set vl of test instruction 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        la a3, {vd_data} ;  // vd data label
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3) ;      
        la a0, {mask_data} ;//v0 data label
        vle1.v v0, (a0);
        li t0, 0;
        csrw vstart, t0; //set vstart as 0 
        {name} v24, v8, v16, v0.t ; // name is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;    // test if vstart==0 after the instruction
        j fail;              
      1:vsetvli x0, x0, e{ebits},m{lmul},ta,mu;
        la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3), v0.t;# save the result data into test_{num}_data memory
        .pushsection .data, 1;
        .balign  ({ebits}/8)
      test_{num}_data:
          .fill {vl}, ({ebits}/8), 0;# there are {vl} sets of ({ebits}/8) bytes 0
          .popsection
    test_basic_with_mask_mu: |
      test_{num}:
        li TESTNUM, {num}; // num set automatically            
        li t0, 4;
        fsrm t1, t0;      //set rounding mode as RMM            
        li a0, {vl} ;  // set vl of test instruction 
        vsetvli t0, a0, e{ebits},m{lmul},ta,mu;
        la a1, {vs1_data} ; // vs1 data label
        la a2, {vs2_data} ; // vs1 data label
        la a3, {orig_data}; // original data label of target register
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3);         
        la a0, {mask_data} ;//v0 data label
        vle1.v v0, (a0);
        li t0, 0;
        csrw vstart, t0; //set vstart as 0 
        {name} v24, v8, v16, v0.t ; // name is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;    // test if vstart==0 after the instruction
        j fail;              
      1:vsetvli x0, x0, e{ebits},m{lmul},ta,ma;
        la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);# save the result data into test_{num}_data memory
        .pushsection .data, 1;
        .balign  ({ebits}/8)
      test_{num}_data:
          .fill {vl}, ({ebits}/8), 0;# there are {vl} sets of ({ebits}/8) bytes 0
          .popsection            
    test_vstart_not_eq_zero_without_mask: |   
      test_{num}: 
        li TESTNUM, {num};   // {num} set automatically
        li t0, 4;
        fsrm t1, t0;         // set rounding mode as RMM
        li a0, {vl} ; 
        vsetvli t0, a0, e{ebits},m{lmul},ta,ma;
        la a1, {vs1_data} ;  // vs1 data label
        la a2, {vs2_data} ;  // vs2 data label
        la a3, {orig_data}; // original data label of target register
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3);
        li t0, {vstart};
        csrw vstart, t0;      // set vstart
        {name} v24, v8, v16;  // {name} is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;          // test if vstart==0 after the instruction
        j fail;
      1:la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);    // save the result data into test_{num}_data memory
        .pushsection .data, 1; 
        .balign  ({ebits}/8)
      test_{num}_data:
        .fill {vl}, ({ebits}/8), 0;  // there are {vl} sets of ({ebits}/8) bytes 0
        .popsection 
    test_vstart_not_eq_zero_with_mask: | 
      test_{num}:
        li TESTNUM, {num}; // num set automatically            
        li t0, 4;
        fsrm t1, t0;      //set rounding mode as RMM            
        li a0, {vl} ;  // set vl of test instruction 
        vsetvli t0, a0, e{ebits},m{lmul},ta,mu;
        la a1, {vs1_data} ; // vs1 data label
        la a2, {vs2_data} ; // vs1 data label
        la a3, {orig_data}; // original data label of target register
        vle{ebits}.v v8, (a1) ; 
        vle{ebits}.v v16, (a2) ;
        vle{ebits}.v v24, (a3);         
        la a0, {mask_data} ;//v0 data label
        vle1.v v0, (a0);
        li t0, {vstart};
        csrw vstart, t0; //set vstart
        {name} v24, v8, v16, v0.t ; // name is the test instruction
        csrr t0, vstart;
        beqz t0, 1f;    // test if vstart==0 after the instruction
        j fail;              
      1:vsetvli x0, x0, e{ebits},m{lmul},ta,ma;
        la a3, test_{num}_data; 
        vse{ebits}.v v24, (a3);# save the result data into test_{num}_data memory
        .pushsection .data, 1;
        .balign  ({ebits}/8)
      test_{num}_data:
          .fill {vl}, ({ebits}/8), 0;# there are {vl} sets of ({ebits}/8) bytes 0
          .popsection
    test_exception_wrong_sew_without_mask: |
      test_{num}: 
        li TESTNUM, {num}; // {num} set automatically            
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sw t0, 0(t1);          
        li a0, {vl} ;     //vl
        vsetvli t0, a0, e{sew},m{lmul},ta,ma;
        {name} v24, v8, v16 ; // {name} is the test instruction
        j fail;
      test_{num}_end:
    test_exception_lmul_vreg_no_without_mask: |
      test_{num}: 
        li TESTNUM, {num}; // {num} set automatically              
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sw t0, 0(t1);       
        li a0, {vl} ;     // vl
        vsetvli t0, a0, e{ebits},m{lmul},tu,mu;
        {name} {vd_name}, {vs1_name}, {vs2_name} ; // {name} is the test instruction
        j fail;
      test_{num}_end:
    test_exception_wrong_lmul_without_mask: |
      test_{num}: 
        li TESTNUM, {num}; // {num} set automatically            
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sw t0, 0(t1);          
        li a0, 1 ;     //vl
        vsetvli t0, a0, e{sew},m{lmul},ta,ma;
        {name} v24, v8, v16 ; // {name} is the test instruction
        j fail;
      test_{num}_end: 

  basic_cases:
    test_basic_without_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, vl).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, vl).astype(bits_to_dtype_float(ebits))
        vd: np.linspace(-400, 400, vl).astype(bits_to_dtype_float(ebits))  
    test_basic_with_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        mask: vector_mask_array_random(vl)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))
        vd: np.linspace(-400, 400, vl).astype(bits_to_dtype_float(ebits))  
       

  cases:
    test_basic_without_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: vector_vl_list(lmul, ebits, vlen)
        vs1: np.linspace(-500, 300, vl).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, vl).astype(bits_to_dtype_float(ebits))
        vd: np.linspace(-400, 400, vl).astype(bits_to_dtype_float(ebits))

    test_special_without_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: 1
        vl: 1
        vs1: scalar_float_list_special(ebits)
        vs2: scalar_float_list_special(ebits)
        vd: scalar_float_list_special(ebits)

    test_vta_eq_tu_without_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        lmul_orig: 1 if isinstance(lmul,str) else lmul
        vl: list(np.random.choice( vector_vl_list(lmul, ebits, vlen), 1))
        vs1: np.linspace(-500, 300, vector_len_vreg_aligned(lmul, ebits, vlen)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, vector_len_vreg_aligned(lmul, ebits, vlen)).astype(bits_to_dtype_float(ebits)) 
        orig: np.linspace(-400, 400, vector_len_vreg_aligned(lmul, ebits, vlen)).astype(bits_to_dtype_float(ebits))       

    test_rounding_mode_without_mask:
      matrix:
        frm: [ 0, 1, 2, 3]
        ebits: [ 16, 32, 64 ]
        lmul: list(np.random.choice( vector_lmul_list(ebits), 1 ))
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))
        vd: np.linspace(-400, 400, vl).astype(bits_to_dtype_float(ebits)) 

    test_vs1_eq_vs2_without_mask:
      matrix:
        ebits: [ 16, 32, 64 ]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: vs1
        vd: np.linspace(-400, 400, vl).astype(bits_to_dtype_float(ebits))
        vs1_name: alloc_vreg( lmul )
        vd_name: alloc_vreg( lmul, vs1_name )
        

    test_dest_eq_vs1_without_mask:
      matrix:
        ebits: [ 16, 32, 64 ]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))
        vd: vs1
        vs1_name: alloc_vreg( lmul )
        vs2_name: alloc_vreg( lmul, vs1_name )

      
    test_dest_eq_vs2_without_mask:
      matrix:
        ebits: [ 16, 32, 64 ]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))
        vd: vs2
        vs1_name: alloc_vreg( lmul )
        vs2_name: alloc_vreg( lmul, vs1_name )    
    
    test_dest_eq_vs1vs2_without_mask:
      matrix:
        ebits: [ 16, 32, 64 ]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: vs1
        vd: vs1
        vs1_name: alloc_vreg( lmul )

    test_basic_with_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        mask: vector_mask_array_random(vl)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))
        vd: np.linspace(-400, 400, vl).astype(bits_to_dtype_float(ebits))
      
    test_basic_with_mask_mu:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        mask: vector_mask_array_random(vl)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))   
        orig:  np.linspace(-400, 400, int(vl)).astype(bits_to_dtype_float(ebits))  
      
    test_vstart_not_eq_zero_without_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))   
        orig:  np.linspace(-400, 400, int(vl)).astype(bits_to_dtype_float(ebits))
        vstart:   "list(np.random.choice(vl, 2)) + [ vector_vlmax(lmul, ebits, vlen) + 1 ]"

    test_vstart_not_eq_zero_with_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: vector_lmul_list(ebits)
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: np.linspace(-500, 300, int(vl)).astype(bits_to_dtype_float(ebits))
        vs2: np.linspace(-300, 500, int(vl)).astype(bits_to_dtype_float(ebits))   
        orig:  np.linspace(-400, 400, int(vl)).astype(bits_to_dtype_float(ebits))
        mask: vector_mask_array_random(vl)
        vstart:   "list(np.random.choice(vl, 2)) + [ vector_vlmax(lmul, ebits, vlen) + 1 ]"    
  
    test_exception_wrong_sew_without_mask  @ sew, lmul, vl:
      - [ 8, 1, 50 ]
      - [ 8, 4, 200 ] 
      - [ 8, "f2", 15 ]
      - [ 128, 1, 3 ]
      - [ 128, 2, 10 ]
      - [ 128, 4, 20 ]
      - [ 256, 1, 2 ]
      - [ 256, 4, 10 ]
      - [ 256, 8, 25 ]
      - [ 512, 2, 2 ]
      - [ 512, 4, 5 ]
      - [ 512, 8, 11 ]
      - [ 1024, 1, 1 ]
      - [ 1024, 4, 3 ]
      - [ 1024, 8, 5 ]
    test_exception_lmul_vreg_no_without_mask  @ ebits, lmul, vl, vs1_name, vs2_name, vd_name:
      - [ 16, 2, 50, "v1", "v2", "v4" ]
      - [ 32, 2, 35, "v6", "v3", "v8" ]
      - [ 64, 2, 15, "v10", "v18", "v11" ]
      - [ 64, 4, 30, "v3", "v4", "v8" ]
      - [ 16, 4, 77, "v12", "v15", "v20" ]
      - [ 32, 4, 37, "v24", "v28", "v27" ]
      - [ 32, 8, 111, "v7", "v8", "v16" ]
      - [ 16, 8, 201, "v16", "v25", "v24" ]
      - [ 64, 8, 33, "v0", "v8", "v27" ]
    test_exception_wrong_lmul_without_mask:
      matrix:
        sew: [16, 32, 64]
        lmul: vector_illegal_lmul(sew)      


  random_cases:
    test_vstart_not_eq_zero_without_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: 1
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: scalar_float_random(ebits, vl)
        vs2: scalar_float_random(ebits, vl)  
        orig:  scalar_float_random(ebits, vl)
        vstart:   np.random.randint(0, vl)

    test_vstart_not_eq_zero_with_mask:
      matrix:
        ebits: [16, 32, 64]
        lmul: 1
        vl: np.random.randint(1, vector_vlmax(lmul, ebits, vlen) + 1)
        vs1: scalar_float_random(ebits, vl)
        vs2: scalar_float_random(ebits, vl)  
        orig:  scalar_float_random(ebits, vl)
        mask: vector_mask_array_random(vl)
        vstart:   np.random.randint(0, vl)

  basic_check:
    test_basic_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_basic_with_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True)    

  check:
    test_basic_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True)     
    test_special_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_vta_eq_tu_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_rounding_mode_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_vs1_eq_vs2_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_dest_eq_vs1_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_dest_eq_vs2_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_dest_eq_vs1vs2_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_basic_with_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_basic_with_mask_mu: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_vstart_not_eq_zero_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_vstart_not_eq_zero_with_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
  
  random_check:
    test_vstart_not_eq_zero_without_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 
    test_vstart_not_eq_zero_with_mask: np.allclose( result, golden, rtol=5e-3, atol=1e-2, equal_nan=True) 


vfmacc_vv:
  <<: *default

vfnmacc_vv:
  <<: *default
  
vfmsac_vv:
  <<: *default
  
vfnmsac_vv:
  <<: *default
  
vfmadd_vv:
  <<: *default

vfnmadd_vv:
  <<: *default

vfmsub_vv:
  <<: *default
  
vfnmsub_vv:
  <<: *default


