# Reading D:/distr/programming/fpga/intelFPGA/18.1/sim/modelsim_ase/tcl/vsim/pref.tcl
# do AdderWithCarry_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/distr/programming/fpga/intelFPGA/18.1/sim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/projects/training/fpga/AIlearning/AdderWithCarry {D:/projects/training/fpga/AIlearning/AdderWithCarry/AdderWithCarry.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:35 on Sep 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/projects/training/fpga/AIlearning/AdderWithCarry" D:/projects/training/fpga/AIlearning/AdderWithCarry/AdderWithCarry.v 
# -- Compiling module AdderWithCarry
# 
# Top level modules:
# 	AdderWithCarry
# End time: 21:48:35 on Sep 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/projects/training/fpga/AIlearning/AdderWithCarry/tbAdderWithCarry.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:52 on Sep 08,2024
# vlog -reportprogress 300 -work work D:/projects/training/fpga/AIlearning/AdderWithCarry/tbAdderWithCarry.v 
# -- Compiling module tbAdderWithCarry
# 
# Top level modules:
# 	tbAdderWithCarry
# End time: 21:48:52 on Sep 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tbAdderWithCarry
# vsim work.tbAdderWithCarry 
# Start time: 21:48:55 on Sep 08,2024
# Loading work.tbAdderWithCarry
# Loading work.AdderWithCarry
add wave -position insertpoint  \
sim:/tbAdderWithCarry/a \
sim:/tbAdderWithCarry/b \
sim:/tbAdderWithCarry/bin \
sim:/tbAdderWithCarry/s \
sim:/tbAdderWithCarry/bout \
sim:/tbAdderWithCarry/underflow
run -all
# ** Note: $stop    : D:/projects/training/fpga/AIlearning/AdderWithCarry/tbAdderWithCarry.v(39)
#    Time: 40 ns  Iteration: 0  Instance: /tbAdderWithCarry
# Break in Module tbAdderWithCarry at D:/projects/training/fpga/AIlearning/AdderWithCarry/tbAdderWithCarry.v line 39
# End time: 21:50:14 on Sep 08,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
