<profile>

<section name = "Vitis HLS Report for 'chensy'" level="0">
<item name = "Date">Sun Feb  2 20:37:43 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">rinos</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 11.710 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_1">?, ?, 27, 21, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 1148, 1295, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 463, -</column>
<column name="Register">-, -, 536, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="faddfsub_32ns_32ns_32_6_no_dsp_1_U2">faddfsub_32ns_32ns_32_6_no_dsp_1, 0, 0, 278, 392, 0</column>
<column name="faddfsub_32ns_32ns_32_6_no_dsp_1_U3">faddfsub_32ns_32ns_32_6_no_dsp_1, 0, 0, 278, 392, 0</column>
<column name="faddfsub_32ns_32ns_32_7_full_dsp_1_U1">faddfsub_32ns_32ns_32_7_full_dsp_1, 0, 2, 306, 231, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U4">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U5">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_251_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_condition_244">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_590">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_594">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_245_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 22, 1, 22</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 31, 62</column>
<column name="ap_sig_allocacmp_x_load">13, 3, 32, 96</column>
<column name="ap_sig_allocacmp_y_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_z_load">13, 3, 32, 96</column>
<column name="grp_fu_150_opcode">13, 3, 2, 6</column>
<column name="grp_fu_150_p0">13, 3, 32, 96</column>
<column name="grp_fu_150_p1">13, 3, 32, 96</column>
<column name="grp_fu_154_opcode">13, 3, 2, 6</column>
<column name="grp_fu_154_p0">25, 6, 32, 192</column>
<column name="grp_fu_154_p1">21, 5, 32, 160</column>
<column name="grp_fu_159_opcode">13, 3, 2, 6</column>
<column name="grp_fu_159_p0">13, 3, 32, 96</column>
<column name="grp_fu_159_p1">13, 3, 32, 96</column>
<column name="grp_fu_163_p0">29, 7, 32, 224</column>
<column name="grp_fu_163_p1">25, 6, 32, 192</column>
<column name="grp_fu_169_p0">17, 4, 32, 128</column>
<column name="grp_fu_169_p1">17, 4, 32, 128</column>
<column name="i_fu_76">9, 2, 31, 62</column>
<column name="w_fu_72">9, 2, 32, 64</column>
<column name="x_fu_60">9, 2, 32, 64</column>
<column name="y_fu_64">9, 2, 32, 64</column>
<column name="z_fu_68">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="alpha_read_reg_376">32, 0, 32, 0</column>
<column name="ap_CS_fsm">21, 0, 21, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="beta_read_reg_366">32, 0, 32, 0</column>
<column name="dt_read_reg_381">32, 0, 32, 0</column>
<column name="epsilon_read_reg_356">32, 0, 32, 0</column>
<column name="gamma_read_reg_361">32, 0, 32, 0</column>
<column name="i_fu_76">31, 0, 31, 0</column>
<column name="icmp_ln12_reg_387">1, 0, 1, 0</column>
<column name="mul7_reg_407">32, 0, 32, 0</column>
<column name="reg_196">32, 0, 32, 0</column>
<column name="w_fu_72">32, 0, 32, 0</column>
<column name="w_load_reg_419">32, 0, 32, 0</column>
<column name="x_fu_60">32, 0, 32, 0</column>
<column name="x_load_reg_391">32, 0, 32, 0</column>
<column name="y_fu_64">32, 0, 32, 0</column>
<column name="y_load_reg_412">32, 0, 32, 0</column>
<column name="z_fu_68">32, 0, 32, 0</column>
<column name="z_load_reg_400">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, chensy, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, chensy, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, chensy, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, chensy, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, chensy, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, chensy, return value</column>
<column name="dt">in, 32, ap_none, dt, scalar</column>
<column name="num_iterations">in, 32, ap_none, num_iterations, scalar</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="sigma">in, 32, ap_none, sigma, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
<column name="gamma">in, 32, ap_none, gamma, scalar</column>
<column name="epsilon">in, 32, ap_none, epsilon, scalar</column>
<column name="x_out">out, 32, ap_vld, x_out, pointer</column>
<column name="x_out_ap_vld">out, 1, ap_vld, x_out, pointer</column>
<column name="y_out">out, 32, ap_vld, y_out, pointer</column>
<column name="y_out_ap_vld">out, 1, ap_vld, y_out, pointer</column>
<column name="z_out">out, 32, ap_vld, z_out, pointer</column>
<column name="z_out_ap_vld">out, 1, ap_vld, z_out, pointer</column>
<column name="w_out">out, 32, ap_vld, w_out, pointer</column>
<column name="w_out_ap_vld">out, 1, ap_vld, w_out, pointer</column>
</table>
</item>
</section>
</profile>
