Analysis & Synthesis report for simple_nios_lab
Mon Jan 21 14:41:14 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 18. Source assignments for simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 19. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 20. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 21. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 23. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram|altsyncram_2cg1:auto_generated
 28. Source assignments for simple_nios_lab_pll:pll
 29. Source assignments for simple_nios_lab_pll:pll|simple_nios_lab_pll_stdsync_sv6:stdsync2|simple_nios_lab_pll_dffpipe_l2c:dffpipe3
 30. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux
 33. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux_001
 34. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 35. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 36. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 37. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux_005
 38. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 39. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 40. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 41. Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 42. Source assignments for simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller
 43. Source assignments for simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo
 48. Parameter Settings for User Entity Instance: simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo
 49. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a
 50. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b
 52. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 54. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram
 55. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 57. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 58. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 59. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 60. Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy
 61. Parameter Settings for User Entity Instance: simple_nios_lab_onchip:onchip
 62. Parameter Settings for User Entity Instance: simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator
 64. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator
 65. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 66. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 67. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator
 68. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
 69. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator
 70. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 71. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent
 72. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent
 73. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 74. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 77. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent
 80. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
 83. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo
 86. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent
 87. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
 90. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_003|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_005|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_006|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_007|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
109. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
110. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
111. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
112. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
113. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
114. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
115. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
116. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
117. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
118. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
119. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
120. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
121. Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
122. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller
123. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller
124. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
125. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
126. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001
127. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
128. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
129. Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
130. scfifo Parameter Settings by Entity Instance
131. altsyncram Parameter Settings by Entity Instance
132. Port Connectivity Checks: "simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
133. Port Connectivity Checks: "simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
134. Port Connectivity Checks: "simple_nios_lab_rst_controller_001:rst_controller_001"
135. Port Connectivity Checks: "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
136. Port Connectivity Checks: "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller"
137. Port Connectivity Checks: "simple_nios_lab_rst_controller:rst_controller"
138. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
139. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
140. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
141. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
142. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
143. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode"
144. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode"
145. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode"
146. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode"
147. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
148. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
149. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo"
150. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent"
151. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo"
152. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
153. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
154. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo"
155. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent"
156. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
157. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
158. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
159. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
160. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent"
161. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent"
162. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
163. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator"
164. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
165. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator"
166. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
167. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
168. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
169. Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
170. Port Connectivity Checks: "simple_nios_lab_pll:pll|simple_nios_lab_pll_altpll_es22:sd1"
171. Port Connectivity Checks: "simple_nios_lab_pll:pll"
172. Port Connectivity Checks: "simple_nios_lab_onchip:onchip"
173. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy"
174. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
175. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
176. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_pib:the_simple_nios_lab_nios_cpu_nios2_oci_pib"
177. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo|simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc"
178. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace|simple_nios_lab_nios_cpu_nios2_oci_td_mode:simple_nios_lab_nios_cpu_nios2_oci_trc_ctrl_td_mode"
179. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_itrace:the_simple_nios_lab_nios_cpu_nios2_oci_itrace"
180. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk"
181. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_xbrk:the_simple_nios_lab_nios_cpu_nios2_oci_xbrk"
182. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug"
183. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci"
184. Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_test_bench:the_simple_nios_lab_nios_cpu_test_bench"
185. Port Connectivity Checks: "simple_nios_lab_nios:nios"
186. Port Connectivity Checks: "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic"
187. Port Connectivity Checks: "simple_nios_lab_jtag_uart:jtag_uart"
188. Post-Synthesis Netlist Statistics for Top Partition
189. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
190. Elapsed Time Per Partition
191. Analysis & Synthesis Messages
192. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 21 14:41:14 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; simple_nios_lab                             ;
; Top-level Entity Name              ; simple_nios_lab                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,781                                       ;
;     Total combinational functions  ; 1,576                                       ;
;     Dedicated logic registers      ; 955                                         ;
; Total registers                    ; 955                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 76,800                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                            ; simple_nios_lab    ; simple_nios_lab    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; simple_nios_lab/synthesis/simple_nios_lab.vhd                                                               ; yes             ; User VHDL File                               ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd                                                               ; simple_nios_lab ;
; simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd                                                ; simple_nios_lab ;
; simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd                                            ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v                                              ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v                                            ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv                                          ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v                                    ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v                  ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv                       ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv                           ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv                     ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv                         ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv                       ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv                           ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv                     ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv                         ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv                        ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv                        ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv                        ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv                            ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv                                          ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv                                     ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v                                                ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v                                                ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v                                                  ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v                                                  ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.hex                                             ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v                                               ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v                                               ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v                                                 ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v                                                 ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v                                             ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v                                             ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v                          ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v                          ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v                             ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v                             ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v                         ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v                         ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v                                  ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v                                  ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v                                                 ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v                                                 ; simple_nios_lab ;
; simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v                                            ; simple_nios_lab ;
; scfifo.tdf                                                                                                  ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;                 ;
; a_regfifo.inc                                                                                               ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;                 ;
; a_dpfifo.inc                                                                                                ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;                 ;
; a_i2fifo.inc                                                                                                ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;                 ;
; a_fffifo.inc                                                                                                ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;                 ;
; a_f2fifo.inc                                                                                                ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;                 ;
; aglobal180.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/aglobal180.inc                                                               ;                 ;
; db/scfifo_9621.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/scfifo_9621.tdf                                                                                          ;                 ;
; db/a_dpfifo_bb01.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf                                                                                        ;                 ;
; db/a_fefifo_7cf.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/a_fefifo_7cf.tdf                                                                                         ;                 ;
; db/cntr_337.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/cntr_337.tdf                                                                                             ;                 ;
; db/altsyncram_dtn1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/altsyncram_dtn1.tdf                                                                                      ;                 ;
; db/cntr_n2b.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/cntr_n2b.tdf                                                                                             ;                 ;
; alt_jtag_atlantic.v                                                                                         ; yes             ; Encrypted Megafunction                       ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                          ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altrom.inc                                                                   ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altram.inc                                                                   ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altdpram.inc                                                                 ;                 ;
; db/altsyncram_s0c1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/altsyncram_s0c1.tdf                                                                                      ;                 ;
; altera_std_synchronizer.v                                                                                   ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                    ;                 ;
; db/altsyncram_0n61.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/altsyncram_0n61.tdf                                                                                      ;                 ;
; sld_virtual_jtag_basic.v                                                                                    ; yes             ; Megafunction                                 ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                     ;                 ;
; db/altsyncram_2cg1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/MAX1000/Simple_Nios_lab/db/altsyncram_2cg1.tdf                                                                                      ;                 ;
; sld_hub.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld      ;
; db/ip/sldd0c8d2e6/alt_sld_fab.v                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/alt_sld_fab.v                                                                             ; alt_sld_fab     ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; alt_sld_fab     ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; alt_sld_fab     ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; alt_sld_fab     ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; alt_sld_fab     ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;                 ;
; sld_rom_sr.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,781                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 1576                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 836                                                                          ;
;     -- 3 input functions                    ; 438                                                                          ;
;     -- <=2 input functions                  ; 302                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 1469                                                                         ;
;     -- arithmetic mode                      ; 107                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 955                                                                          ;
;     -- Dedicated logic registers            ; 955                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 10                                                                           ;
; Total memory bits                           ; 76800                                                                        ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; simple_nios_lab_pll:pll|simple_nios_lab_pll_altpll_es22:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 892                                                                          ;
; Total fan-out                               ; 10575                                                                        ;
; Average fan-out                             ; 3.91                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                     ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
; |simple_nios_lab                                                                                                                        ; 1576 (0)            ; 955 (0)                   ; 76800       ; 0          ; 0            ; 0       ; 0         ; 10   ; 0            ; 0          ; |simple_nios_lab                                                                                                                                                                                                                                                                                                                                                                                 ; simple_nios_lab                                 ; simple_nios_lab ;
;    |simple_nios_lab_jtag_uart:jtag_uart|                                                                                                ; 143 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                             ; simple_nios_lab_jtag_uart                       ; simple_nios_lab ;
;       |alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|                                                                   ; 56 (56)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                               ; work            ;
;       |simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|                                                       ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                   ; simple_nios_lab_jtag_uart_scfifo_r              ; simple_nios_lab ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                      ; scfifo                                          ; work            ;
;             |scfifo_9621:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                           ; scfifo_9621                                     ; work            ;
;                |a_dpfifo_bb01:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                      ; a_dpfifo_bb01                                   ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                              ; a_fefifo_7cf                                    ; work            ;
;                      |cntr_337:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                         ; cntr_337                                        ; work            ;
;                   |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                              ; altsyncram_dtn1                                 ; work            ;
;                   |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                ; cntr_n2b                                        ; work            ;
;                   |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                      ; cntr_n2b                                        ; work            ;
;       |simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|                                                       ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                   ; simple_nios_lab_jtag_uart_scfifo_w              ; simple_nios_lab ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                      ; scfifo                                          ; work            ;
;             |scfifo_9621:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                           ; scfifo_9621                                     ; work            ;
;                |a_dpfifo_bb01:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                      ; a_dpfifo_bb01                                   ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                              ; a_fefifo_7cf                                    ; work            ;
;                      |cntr_337:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                         ; cntr_337                                        ; work            ;
;                   |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                              ; altsyncram_dtn1                                 ; work            ;
;                   |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                ; cntr_n2b                                        ; work            ;
;                   |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                      ; cntr_n2b                                        ; work            ;
;    |simple_nios_lab_leds:leds|                                                                                                          ; 19 (19)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_leds:leds                                                                                                                                                                                                                                                                                                                                                       ; simple_nios_lab_leds                            ; simple_nios_lab ;
;    |simple_nios_lab_mm_interconnect_0:mm_interconnect_0|                                                                                ; 279 (0)             ; 152 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                             ; simple_nios_lab_mm_interconnect_0               ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|                                                                       ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|                                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                              ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                        ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; simple_nios_lab ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 3 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser        ; simple_nios_lab ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                  ; simple_nios_lab ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; simple_nios_lab ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                          ; altera_std_synchronizer_nocut                   ; simple_nios_lab ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 3 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser        ; simple_nios_lab ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                  ; simple_nios_lab ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                              ; altera_std_synchronizer_nocut                   ; simple_nios_lab ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                              ; altera_std_synchronizer_nocut                   ; simple_nios_lab ;
;       |altera_merlin_master_agent:nios_data_master_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                      ; simple_nios_lab ;
;       |altera_merlin_master_agent:nios_instruction_master_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                      ; simple_nios_lab ;
;       |altera_merlin_master_translator:nios_data_master_translator|                                                                     ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                 ; simple_nios_lab ;
;       |altera_merlin_master_translator:nios_instruction_master_translator|                                                              ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                 ; simple_nios_lab ;
;       |altera_merlin_slave_agent:nios_debug_mem_slave_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                       ; simple_nios_lab ;
;       |altera_merlin_slave_agent:pll_pll_slave_agent|                                                                                   ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                       ; simple_nios_lab ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                ; simple_nios_lab ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; simple_nios_lab ;
;       |altera_merlin_slave_translator:leds_s1_translator|                                                                               ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                  ; simple_nios_lab ;
;       |altera_merlin_slave_translator:nios_debug_mem_slave_translator|                                                                  ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                  ; simple_nios_lab ;
;       |altera_merlin_slave_translator:onchip_s1_translator|                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                  ; simple_nios_lab ;
;       |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                         ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                  ; simple_nios_lab ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                   ; 4 (4)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; simple_nios_lab_mm_interconnect_0_cmd_demux     ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; simple_nios_lab_mm_interconnect_0_cmd_demux_001 ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                               ; simple_nios_lab_mm_interconnect_0_cmd_demux_001 ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                               ; simple_nios_lab_mm_interconnect_0_cmd_demux_001 ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                       ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                   ; simple_nios_lab_mm_interconnect_0_cmd_mux_002   ; simple_nios_lab ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                        ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                       ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                   ; simple_nios_lab_mm_interconnect_0_cmd_mux_002   ; simple_nios_lab ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                        ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_router:router|                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; simple_nios_lab_mm_interconnect_0_router        ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_router_001:router_001|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; simple_nios_lab_mm_interconnect_0_router_001    ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; simple_nios_lab_mm_interconnect_0_rsp_mux       ; simple_nios_lab ;
;       |simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; simple_nios_lab_mm_interconnect_0_rsp_mux_001   ; simple_nios_lab ;
;    |simple_nios_lab_nios:nios|                                                                                                          ; 969 (0)             ; 572 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios                                                                                                                                                                                                                                                                                                                                                       ; simple_nios_lab_nios                            ; simple_nios_lab ;
;       |simple_nios_lab_nios_cpu:cpu|                                                                                                    ; 969 (680)           ; 572 (303)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; simple_nios_lab_nios_cpu                        ; simple_nios_lab ;
;          |simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|                                                    ; 289 (34)            ; 269 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci                                                                                                                                                                                                                                                ; simple_nios_lab_nios_cpu_nios2_oci              ; simple_nios_lab ;
;             |simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|                             ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper                                                                                                                                                  ; simple_nios_lab_nios_cpu_debug_slave_wrapper    ; simple_nios_lab ;
;                |simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|                            ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk                                                      ; simple_nios_lab_nios_cpu_debug_slave_sysclk     ; simple_nios_lab ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work            ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work            ;
;                |simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|                                  ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck                                                            ; simple_nios_lab_nios_cpu_debug_slave_tck        ; simple_nios_lab ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work            ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work            ;
;                |sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work            ;
;             |simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|                                   ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg                                                                                                                                                        ; simple_nios_lab_nios_cpu_nios2_avalon_reg       ; simple_nios_lab ;
;             |simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break|                                     ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break                                                                                                                                                          ; simple_nios_lab_nios_cpu_nios2_oci_break        ; simple_nios_lab ;
;             |simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|                                     ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug                                                                                                                                                          ; simple_nios_lab_nios_cpu_nios2_oci_debug        ; simple_nios_lab ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work            ;
;             |simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|                                           ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem                                                                                                                                                                ; simple_nios_lab_nios_cpu_nios2_ocimem           ; simple_nios_lab ;
;                |simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram                                                                           ; simple_nios_lab_nios_cpu_ociram_sp_ram_module   ; simple_nios_lab ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work            ;
;                      |altsyncram_0n61:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                 ; work            ;
;          |simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a                                                                                                                                                                                                                                 ; simple_nios_lab_nios_cpu_register_bank_a_module ; simple_nios_lab ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work            ;
;                |altsyncram_s0c1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                        ; altsyncram_s0c1                                 ; work            ;
;          |simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b                                                                                                                                                                                                                                 ; simple_nios_lab_nios_cpu_register_bank_b_module ; simple_nios_lab ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work            ;
;                |altsyncram_s0c1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                        ; altsyncram_s0c1                                 ; work            ;
;    |simple_nios_lab_onchip:onchip|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_onchip:onchip                                                                                                                                                                                                                                                                                                                                                   ; simple_nios_lab_onchip                          ; simple_nios_lab ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                         ; altsyncram                                      ; work            ;
;          |altsyncram_2cg1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram|altsyncram_2cg1:auto_generated                                                                                                                                                                                                                                                                                          ; altsyncram_2cg1                                 ; work            ;
;    |simple_nios_lab_pll:pll|                                                                                                            ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_pll:pll                                                                                                                                                                                                                                                                                                                                                         ; simple_nios_lab_pll                             ; simple_nios_lab ;
;       |simple_nios_lab_pll_altpll_es22:sd1|                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_pll:pll|simple_nios_lab_pll_altpll_es22:sd1                                                                                                                                                                                                                                                                                                                     ; simple_nios_lab_pll_altpll_es22                 ; simple_nios_lab ;
;       |simple_nios_lab_pll_stdsync_sv6:stdsync2|                                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_pll:pll|simple_nios_lab_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                ; simple_nios_lab_pll_stdsync_sv6                 ; simple_nios_lab ;
;          |simple_nios_lab_pll_dffpipe_l2c:dffpipe3|                                                                                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_pll:pll|simple_nios_lab_pll_stdsync_sv6:stdsync2|simple_nios_lab_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                       ; simple_nios_lab_pll_dffpipe_l2c                 ; simple_nios_lab ;
;    |simple_nios_lab_rst_controller:rst_controller|                                                                                      ; 6 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; simple_nios_lab_rst_controller                  ; simple_nios_lab ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                            ; altera_reset_controller                         ; simple_nios_lab ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer                       ; simple_nios_lab ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                       ; simple_nios_lab ;
;    |simple_nios_lab_rst_controller_001:rst_controller_001|                                                                              ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                           ; simple_nios_lab_rst_controller_001              ; simple_nios_lab ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                ; altera_reset_controller                         ; simple_nios_lab ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; altera_reset_synchronizer                       ; simple_nios_lab ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                         ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                     ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                             ; alt_sld_fab                                     ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                ; sld_jtag_hub                                    ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                        ; sld_rom_sr                                      ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                      ; sld_shadow_jsm                                  ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram|altsyncram_2cg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; simple_nios_lab_onchip.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File      ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab                                                                                                                                                                                                                                                                     ; simple_nios_lab.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_irq_mapper:irq_mapper                                                                                                                                                                                                                               ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart                                                                                                                                                                                                                                 ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_leds:leds                                                                                                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                 ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                               ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                            ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                     ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                    ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                               ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                               ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                     ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                            ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                  ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                        ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                              ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent                                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                                  ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                             ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo                                                                                                                                                            ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                              ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router                                                                                                                                                                 ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_003                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_005                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_006                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_007                                                                                                                                                         ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                               ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                             ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                        ; simple_nios_lab.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                   ; simple_nios_lab.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_nios:nios                                                                                                                                                                                                                                           ; simple_nios_lab.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu                                                                                                                                                                                                              ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_onchip:onchip                                                                                                                                                                                                                                       ; simple_nios_lab.qsys ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_pll:pll                                                                                                                                                                                                                                             ; simple_nios_lab.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                ; simple_nios_lab.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                    ; simple_nios_lab.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |simple_nios_lab|simple_nios_lab_sysid:sysid                                                                                                                                                                                                                                         ; simple_nios_lab.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51,57,58,72..74]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51,57,58,72..74]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,3,10,12,17,19..21,23..25,29,31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_im:the_simple_nios_lab_nios_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_im:the_simple_nios_lab_nios_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_xbrk:the_simple_nios_lab_nios_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                     ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                     ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                               ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                               ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                         ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                         ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                 ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                 ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,6,8,14,15,22,26..28]                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,4,5,7]                                                                                                                                                                                      ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[13]                                                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                                                                                                          ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                   ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                        ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                   ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                   ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                     ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                     ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                 ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                 ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                         ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                         ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                               ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                               ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[9,16,18]                                                                                                                                                                                      ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[11]                                                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                             ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                              ; Merged with simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize.011 ; Merged with simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize.001 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 543                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                              ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                 ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                    ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                   ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                           ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                            ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                              ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                            ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                           ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                           ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                              ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                   ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                   ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                              ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                             ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                             ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                             ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                       ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                       ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                       ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                               ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                               ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                                              ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                   ; Lost Fanouts              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                     ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                              ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                               ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                       ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                   ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                      ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; Stuck at GND              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC              ; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 955   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 169   ;
; Number of registers using Asynchronous Clear ; 623   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 394   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ; 23      ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                        ; 1       ;
; simple_nios_lab_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                              ; 5       ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                      ; 11      ;
; simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                             ; 35      ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                     ; 1       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                     ; 4       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                        ; 2       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                 ; 2       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|i_read                                                                                                                                                                                                                                                                   ; 6       ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; simple_nios_lab_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                       ; 3       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; 9       ;
; simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                          ; 4       ;
; simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                              ; 1       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                     ; 1       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                        ; 1       ;
; simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                          ; 3       ;
; simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                              ; 1       ;
; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ; 2       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                     ; 1       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 1       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; 1       ;
; simple_nios_lab_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                              ; 2       ;
; simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 28                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|MonDReg[19]                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|MonDReg[5]                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break|break_readreg[22]                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|sr[36]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|sr[33]                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|sr[4]                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|sr[17]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_leds:leds|data_out[0]                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|MonAReg[10]                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|E_logic_result[27]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|W_rf_wr_data[18]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |simple_nios_lab|simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |simple_nios_lab|simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |simple_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram|altsyncram_2cg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------+
; Source assignments for simple_nios_lab_pll:pll ;
+----------------+-------+------+----------------+
; Assignment     ; Value ; From ; To             ;
+----------------+-------+------+----------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg     ;
+----------------+-------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_pll:pll|simple_nios_lab_pll_stdsync_sv6:stdsync2|simple_nios_lab_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_onchip:onchip ;
+----------------+----------------------------+------------------------------+
; Parameter Name ; Value                      ; Type                         ;
+----------------+----------------------------+------------------------------+
; INIT_FILE      ; simple_nios_lab_onchip.hex ; String                       ;
+----------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+------------------------------------+
; Parameter Name                     ; Value                      ; Type                               ;
+------------------------------------+----------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                            ;
; WIDTH_A                            ; 32                         ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                         ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                       ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                            ;
; WIDTH_B                            ; 1                          ; Untyped                            ;
; WIDTHAD_B                          ; 1                          ; Untyped                            ;
; NUMWORDS_B                         ; 1                          ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                            ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                            ;
; INIT_FILE                          ; simple_nios_lab_onchip.hex ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 2048                       ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                            ;
; DEVICE_FAMILY                      ; MAX 10                     ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_2cg1            ; Untyped                            ;
+------------------------------------+----------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_003|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_005|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_006|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_007|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                      ;
; output_reset_sync_edges   ; deassert ; String                                              ;
; sync_depth                ; 2        ; Signed Integer                                      ;
; reset_request_present     ; 1        ; Signed Integer                                      ;
; reset_req_wait_time       ; 1        ; Signed Integer                                      ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                      ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                      ;
; use_reset_request_in0     ; 0        ; Signed Integer                                      ;
; use_reset_request_in1     ; 0        ; Signed Integer                                      ;
; use_reset_request_in2     ; 0        ; Signed Integer                                      ;
; use_reset_request_in3     ; 0        ; Signed Integer                                      ;
; use_reset_request_in4     ; 0        ; Signed Integer                                      ;
; use_reset_request_in5     ; 0        ; Signed Integer                                      ;
; use_reset_request_in6     ; 0        ; Signed Integer                                      ;
; use_reset_request_in7     ; 0        ; Signed Integer                                      ;
; use_reset_request_in8     ; 0        ; Signed Integer                                      ;
; use_reset_request_in9     ; 0        ; Signed Integer                                      ;
; use_reset_request_in10    ; 0        ; Signed Integer                                      ;
; use_reset_request_in11    ; 0        ; Signed Integer                                      ;
; use_reset_request_in12    ; 0        ; Signed Integer                                      ;
; use_reset_request_in13    ; 0        ; Signed Integer                                      ;
; use_reset_request_in14    ; 0        ; Signed Integer                                      ;
; use_reset_request_in15    ; 0        ; Signed Integer                                      ;
; adapt_reset_request       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                              ;
; output_reset_sync_edges   ; deassert ; String                                                      ;
; sync_depth                ; 2        ; Signed Integer                                              ;
; reset_request_present     ; 0        ; Signed Integer                                              ;
; reset_req_wait_time       ; 1        ; Signed Integer                                              ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                              ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                              ;
; use_reset_request_in0     ; 0        ; Signed Integer                                              ;
; use_reset_request_in1     ; 0        ; Signed Integer                                              ;
; use_reset_request_in2     ; 0        ; Signed Integer                                              ;
; use_reset_request_in3     ; 0        ; Signed Integer                                              ;
; use_reset_request_in4     ; 0        ; Signed Integer                                              ;
; use_reset_request_in5     ; 0        ; Signed Integer                                              ;
; use_reset_request_in6     ; 0        ; Signed Integer                                              ;
; use_reset_request_in7     ; 0        ; Signed Integer                                              ;
; use_reset_request_in8     ; 0        ; Signed Integer                                              ;
; use_reset_request_in9     ; 0        ; Signed Integer                                              ;
; use_reset_request_in10    ; 0        ; Signed Integer                                              ;
; use_reset_request_in11    ; 0        ; Signed Integer                                              ;
; use_reset_request_in12    ; 0        ; Signed Integer                                              ;
; use_reset_request_in13    ; 0        ; Signed Integer                                              ;
; use_reset_request_in14    ; 0        ; Signed Integer                                              ;
; use_reset_request_in15    ; 0        ; Signed Integer                                              ;
; adapt_reset_request       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                          ;
; Entity Instance            ; simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                         ;
; Entity Instance            ; simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                 ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                            ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_rst_controller_001:rst_controller_001"                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_rst_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_pll:pll|simple_nios_lab_pll_altpll_es22:sd1" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_pll:pll"                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; areset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_onchip:onchip" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                  ;
+--------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_pib:the_simple_nios_lab_nios_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo|simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace|simple_nios_lab_nios_cpu_nios2_oci_td_mode:simple_nios_lab_nios_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_itrace:the_simple_nios_lab_nios_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_xbrk:the_simple_nios_lab_nios_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_test_bench:the_simple_nios_lab_nios_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_nios:nios"                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_nios_lab_jtag_uart:jtag_uart"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 870                         ;
;     CLR               ; 283                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 73                          ;
;     ENA               ; 139                         ;
;     ENA CLR           ; 168                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 1426                        ;
;     arith             ; 99                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 1327                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 180                         ;
;         3 data inputs ; 362                         ;
;         4 data inputs ; 761                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.75                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 150                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 142                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 75                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.12                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 21 14:40:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_nios_lab -c simple_nios_lab
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file simple_nios_lab/synthesis/simple_nios_lab.vhd
    Info (12022): Found design unit 1: simple_nios_lab-rtl File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 17
    Info (12023): Found entity 1: simple_nios_lab File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd
    Info (12022): Found design unit 1: simple_nios_lab_rst_controller-rtl File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: simple_nios_lab_rst_controller File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd
    Info (12022): Found design unit 1: simple_nios_lab_rst_controller_001-rtl File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: simple_nios_lab_rst_controller_001 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv
    Info (12023): Found entity 1: simple_nios_lab_irq_mapper File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_avalon_st_adapter File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_mux_001 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_mux File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_demux_003 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_rsp_demux File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_mux_002 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_mux File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_demux_001 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_cmd_demux File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_router_004_default_decode File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: simple_nios_lab_mm_interconnect_0_router_004 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_router_002_default_decode File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: simple_nios_lab_mm_interconnect_0_router_002 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_router_001_default_decode File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: simple_nios_lab_mm_interconnect_0_router_001 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: simple_nios_lab_mm_interconnect_0_router_default_decode File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: simple_nios_lab_mm_interconnect_0_router File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v
    Info (12023): Found entity 1: simple_nios_lab_sysid File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_sysid.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v
    Info (12023): Found entity 1: simple_nios_lab_pll_dffpipe_l2c File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 37
    Info (12023): Found entity 2: simple_nios_lab_pll_stdsync_sv6 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 98
    Info (12023): Found entity 3: simple_nios_lab_pll_altpll_es22 File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 130
    Info (12023): Found entity 4: simple_nios_lab_pll File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v
    Info (12023): Found entity 1: simple_nios_lab_onchip File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v
    Info (12023): Found entity 1: simple_nios_lab_nios File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v
    Info (12023): Found entity 1: simple_nios_lab_nios_cpu_register_bank_a_module File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 21
    Info (12023): Found entity 2: simple_nios_lab_nios_cpu_register_bank_b_module File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 87
    Info (12023): Found entity 3: simple_nios_lab_nios_cpu_nios2_oci_debug File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 153
    Info (12023): Found entity 4: simple_nios_lab_nios_cpu_nios2_oci_break File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 295
    Info (12023): Found entity 5: simple_nios_lab_nios_cpu_nios2_oci_xbrk File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 588
    Info (12023): Found entity 6: simple_nios_lab_nios_cpu_nios2_oci_dbrk File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 795
    Info (12023): Found entity 7: simple_nios_lab_nios_cpu_nios2_oci_itrace File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 982
    Info (12023): Found entity 8: simple_nios_lab_nios_cpu_nios2_oci_td_mode File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1115
    Info (12023): Found entity 9: simple_nios_lab_nios_cpu_nios2_oci_dtrace File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1183
    Info (12023): Found entity 10: simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1265
    Info (12023): Found entity 11: simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1337
    Info (12023): Found entity 12: simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1380
    Info (12023): Found entity 13: simple_nios_lab_nios_cpu_nios2_oci_fifo File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1427
    Info (12023): Found entity 14: simple_nios_lab_nios_cpu_nios2_oci_pib File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1913
    Info (12023): Found entity 15: simple_nios_lab_nios_cpu_nios2_oci_im File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1936
    Info (12023): Found entity 16: simple_nios_lab_nios_cpu_nios2_performance_monitors File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2006
    Info (12023): Found entity 17: simple_nios_lab_nios_cpu_nios2_avalon_reg File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2023
    Info (12023): Found entity 18: simple_nios_lab_nios_cpu_ociram_sp_ram_module File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2116
    Info (12023): Found entity 19: simple_nios_lab_nios_cpu_nios2_ocimem File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2181
    Info (12023): Found entity 20: simple_nios_lab_nios_cpu_nios2_oci File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2362
    Info (12023): Found entity 21: simple_nios_lab_nios_cpu File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: simple_nios_lab_nios_cpu_debug_slave_sysclk File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: simple_nios_lab_nios_cpu_debug_slave_tck File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: simple_nios_lab_nios_cpu_debug_slave_wrapper File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v
    Info (12023): Found entity 1: simple_nios_lab_nios_cpu_test_bench File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v
    Info (12023): Found entity 1: simple_nios_lab_leds File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_leds.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v
    Info (12023): Found entity 1: simple_nios_lab_jtag_uart_sim_scfifo_w File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 21
    Info (12023): Found entity 2: simple_nios_lab_jtag_uart_scfifo_w File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 78
    Info (12023): Found entity 3: simple_nios_lab_jtag_uart_sim_scfifo_r File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 164
    Info (12023): Found entity 4: simple_nios_lab_jtag_uart_scfifo_r File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 243
    Info (12023): Found entity 5: simple_nios_lab_jtag_uart File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 331
Info (12127): Elaborating entity "simple_nios_lab" for the top level hierarchy
Info (12128): Elaborating entity "simple_nios_lab_jtag_uart" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 388
Info (12128): Elaborating entity "simple_nios_lab_jtag_uart_scfifo_w" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/MAX1000/Simple_Nios_lab/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/MAX1000/Simple_Nios_lab/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/MAX1000/Simple_Nios_lab/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/MAX1000/Simple_Nios_lab/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/MAX1000/Simple_Nios_lab/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/MAX1000/Simple_Nios_lab/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/MAX1000/Simple_Nios_lab/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_w:the_simple_nios_lab_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/MAX1000/Simple_Nios_lab/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "simple_nios_lab_jtag_uart_scfifo_r" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|simple_nios_lab_jtag_uart_scfifo_r:the_simple_nios_lab_jtag_uart_scfifo_r" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "simple_nios_lab_jtag_uart:jtag_uart|alt_jtag_atlantic:simple_nios_lab_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "simple_nios_lab_leds" for hierarchy "simple_nios_lab_leds:leds" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 402
Info (12128): Elaborating entity "simple_nios_lab_nios" for hierarchy "simple_nios_lab_nios:nios" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 414
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios.v Line: 65
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_test_bench" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_test_bench:the_simple_nios_lab_nios_cpu_test_bench" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 3545
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_register_bank_a_module" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 58
Info (12133): Instantiated megafunction "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/MAX1000/Simple_Nios_lab/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_a_module:simple_nios_lab_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_register_bank_b_module" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_register_bank_b_module:simple_nios_lab_nios_cpu_register_bank_b" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 4079
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 4575
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_debug" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 220
Info (12133): Instantiated megafunction "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_debug:the_simple_nios_lab_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_break" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_break:the_simple_nios_lab_nios_cpu_nios2_oci_break" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2561
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_xbrk" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_xbrk:the_simple_nios_lab_nios_cpu_nios2_oci_xbrk" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2582
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_dbrk" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dbrk:the_simple_nios_lab_nios_cpu_nios2_oci_dbrk" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2608
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_itrace" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_itrace:the_simple_nios_lab_nios_cpu_nios2_oci_itrace" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2624
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_dtrace" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2639
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_td_mode" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_dtrace:the_simple_nios_lab_nios_cpu_nios2_oci_dtrace|simple_nios_lab_nios_cpu_nios2_oci_td_mode:simple_nios_lab_nios_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1233
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_fifo" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2654
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo|simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt:the_simple_nios_lab_nios_cpu_nios2_oci_compute_input_tm_cnt" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1546
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo|simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_wrptr_inc" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1555
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_fifo:the_simple_nios_lab_nios_cpu_nios2_oci_fifo|simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc:the_simple_nios_lab_nios_cpu_nios2_oci_fifo_cnt_inc" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 1564
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_pib" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_pib:the_simple_nios_lab_nios_cpu_nios2_oci_pib" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2659
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_oci_im" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_oci_im:the_simple_nios_lab_nios_cpu_nios2_oci_im" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2673
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_avalon_reg" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_avalon_reg:the_simple_nios_lab_nios_cpu_nios2_avalon_reg" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2692
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_nios2_ocimem" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2712
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_ociram_sp_ram_module" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2156
Info (12133): Instantiated megafunction "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/MAX1000/Simple_Nios_lab/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_nios2_ocimem:the_simple_nios_lab_nios_cpu_nios2_ocimem|simple_nios_lab_nios_cpu_ociram_sp_ram_module:simple_nios_lab_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_debug_slave_wrapper" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu.v Line: 2814
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_debug_slave_tck" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_tck:the_simple_nios_lab_nios_cpu_debug_slave_tck" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "simple_nios_lab_nios_cpu_debug_slave_sysclk" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|simple_nios_lab_nios_cpu_debug_slave_sysclk:the_simple_nios_lab_nios_cpu_debug_slave_sysclk" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_nios_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "simple_nios_lab_nios:nios|simple_nios_lab_nios_cpu:cpu|simple_nios_lab_nios_cpu_nios2_oci:the_simple_nios_lab_nios_cpu_nios2_oci|simple_nios_lab_nios_cpu_debug_slave_wrapper:the_simple_nios_lab_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:simple_nios_lab_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "simple_nios_lab_onchip" for hierarchy "simple_nios_lab_onchip:onchip" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 444
Info (12128): Elaborating entity "altsyncram" for hierarchy "simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v Line: 69
Info (12130): Elaborated megafunction instantiation "simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v Line: 69
Info (12133): Instantiated megafunction "simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram" with the following parameter: File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_onchip.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "simple_nios_lab_onchip.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2cg1.tdf
    Info (12023): Found entity 1: altsyncram_2cg1 File: C:/MAX1000/Simple_Nios_lab/db/altsyncram_2cg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2cg1" for hierarchy "simple_nios_lab_onchip:onchip|altsyncram:the_altsyncram|altsyncram_2cg1:auto_generated" File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "simple_nios_lab_pll" for hierarchy "simple_nios_lab_pll:pll" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 459
Info (12128): Elaborating entity "simple_nios_lab_pll_stdsync_sv6" for hierarchy "simple_nios_lab_pll:pll|simple_nios_lab_pll_stdsync_sv6:stdsync2" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 284
Info (12128): Elaborating entity "simple_nios_lab_pll_dffpipe_l2c" for hierarchy "simple_nios_lab_pll:pll|simple_nios_lab_pll_stdsync_sv6:stdsync2|simple_nios_lab_pll_dffpipe_l2c:dffpipe3" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 116
Info (12128): Elaborating entity "simple_nios_lab_pll_altpll_es22" for hierarchy "simple_nios_lab_pll:pll|simple_nios_lab_pll_altpll_es22:sd1" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_pll.v Line: 290
Info (12128): Elaborating entity "simple_nios_lab_sysid" for hierarchy "simple_nios_lab_sysid:sysid" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 487
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 495
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 558
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 618
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 682
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 746
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 810
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 874
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 938
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1002
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1083
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1248
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1289
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1705
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1971
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_default_decode" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router:router|simple_nios_lab_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_001" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 1987
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_001_default_decode" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_001:router_001|simple_nios_lab_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_002" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2003
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_002_default_decode" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_002:router_002|simple_nios_lab_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_004" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2035
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_router_004_default_decode" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_router_004:router_004|simple_nios_lab_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_cmd_demux" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2130
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_cmd_demux_001" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_cmd_mux" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2170
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_cmd_mux_002" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2210
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_rsp_demux" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2284
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_rsp_demux_003" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2341
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_rsp_mux" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2428
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_rsp_mux_001" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2451
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2485
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_avalon_st_adapter" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0.v Line: 2548
Info (12128): Elaborating entity "simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "simple_nios_lab_mm_interconnect_0:mm_interconnect_0|simple_nios_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|simple_nios_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/simple_nios_lab_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "simple_nios_lab_irq_mapper" for hierarchy "simple_nios_lab_irq_mapper:irq_mapper" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 549
Info (12128): Elaborating entity "simple_nios_lab_rst_controller" for hierarchy "simple_nios_lab_rst_controller:rst_controller" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 557
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "simple_nios_lab_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "simple_nios_lab_rst_controller_001" for hierarchy "simple_nios_lab_rst_controller_001:rst_controller_001" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab.vhd Line: 622
Warning (10541): VHDL Signal Declaration warning at simple_nios_lab_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "simple_nios_lab_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: C:/MAX1000/Simple_Nios_lab/simple_nios_lab/synthesis/simple_nios_lab_rst_controller_001.vhd Line: 144
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.01.21.14:40:47 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/MAX1000/Simple_Nios_lab/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/intel/quartus/18.0lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/MAX1000/Simple_Nios_lab/output_files/simple_nios_lab.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1978 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 1818 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 828 megabytes
    Info: Processing ended: Mon Jan 21 14:41:14 2019
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/MAX1000/Simple_Nios_lab/output_files/simple_nios_lab.map.smsg.


