
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 343.020 ; gain = 81.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ADDU' (1#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/ADDU.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'MMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MMUX' (3#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'spMUX' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:13]
INFO: [Synth 8-6155] done synthesizing module 'spMUX' (4#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/MUX.v:13]
INFO: [Synth 8-6157] synthesizing module 'JumpADDer' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JumpADDer' (5#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/JumpADDer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ext16' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Ext16' (6#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:12]
INFO: [Synth 8-6157] synthesizing module 'Ext5' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Ext5' (7#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/Ext.v:2]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCReg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCReg' (9#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/PCReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/myALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (11#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/IMEM.v:24]
WARNING: [Synth 8-350] instance 'imem' of module 'IMEM' requires 5 connections, but only 3 given [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:236]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (12#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/regFIle.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (13#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/DMEM.v:22]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
WARNING: [Synth 8-151] case item 6'b001001 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-151] case item 6'b001110 is unreachable [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:43]
WARNING: [Synth 8-3848] Net saveOpt in module/entity controlUnit does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:38]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (14#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (15#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/BranchControl.v:23]
WARNING: [Synth 8-350] instance 'BranchControl' of module 'BranchControl' requires 4 connections, but only 3 given [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:288]
WARNING: [Synth 8-3848] Net pcdata in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:26]
WARNING: [Synth 8-3848] Net addr in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:29]
WARNING: [Synth 8-3848] Net wdata in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:30]
WARNING: [Synth 8-3848] Net im_r in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:31]
WARNING: [Synth 8-3848] Net dm_cs in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:32]
WARNING: [Synth 8-3848] Net dm_r in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:33]
WARNING: [Synth 8-3848] Net dm_w in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:34]
WARNING: [Synth 8-3848] Net op_out in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:35]
WARNING: [Synth 8-3848] Net Z in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [Synth 8-3848] Net rf_clk in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:94]
WARNING: [Synth 8-3848] Net ext5_c in module/entity CPU does not have driver. [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:120]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (16#1) [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port saveOpt[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port saveOpt[0]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[11]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[10]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[9]
WARNING: [Synth 8-3331] design DMEM has unconnected port addr[8]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[11]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[10]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[9]
WARNING: [Synth 8-3331] design IMEM has unconnected port addr[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[9]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[8]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[7]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[6]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in1[5]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[31]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[30]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[29]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[28]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[27]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[26]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[25]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[24]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[23]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[22]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[21]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[20]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[19]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[18]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[17]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[16]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[15]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[14]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[13]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[12]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[11]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[10]
WARNING: [Synth 8-3331] design spMUX has unconnected port data_in2[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 398.801 ; gain = 136.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 398.801 ; gain = 136.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 398.801 ; gain = 136.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "zf0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zf0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "readShamt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'regDst_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrc_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'memToReg_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'regWrite_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'memRead_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'memWrite_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'jump_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'PCwrite_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'zeroExt_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'readShamt_reg' [C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/new/controlUnit.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 427.211 ; gain = 165.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
+---RAMs : 
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	  17 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 10    
	  18 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module spMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Ext16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Ext5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
	  17 Input      1 Bit        Muxes := 2     
Module IMEM 
Detailed RTL Component Info : 
+---RAMs : 
	               8K Bit         RAMs := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module DMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module controlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
	  18 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module BranchControl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zf0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (CU/ALUControl_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/ALUControl_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/ALUControl_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/ALUControl_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/ALUControl_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/ALUControl_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/regDst_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/ALUsrc_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/memToReg_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/regWrite_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/memRead_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/memWrite_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/branch_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/branch_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/branch_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/branch_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/jump_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/PCwrite_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/zeroExt_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CU/readShamt_reg) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 526.512 ; gain = 264.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 526.512 ; gain = 264.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |   107|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 498 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 527.047 ; gain = 265.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 634.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 634.934 ; gain = 372.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 634.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 22:57:46 2022...
