<profile>

<section name = "Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_210_14'" level="0">
<item name = "Date">Sat Nov 19 15:17:11 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">center-reduced-max-throughput</item>
<item name = "Solution">zcu104 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.375 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.370 us, 0.370 us, 37, 37, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_210_14">35, 35, 5, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 110, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 382, 128, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U80">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U81">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="hptosp_16ns_32_1_no_dsp_1_U82">hptosp_16ns_32_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="hptosp_16ns_32_1_no_dsp_1_U83">hptosp_16ns_32_1_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln210_fu_142_p2">+, 0, 0, 14, 7, 2</column>
<column name="and_ln214_1_fu_233_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln214_fu_215_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln214_1_fu_176_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln214_2_fu_199_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln214_3_fu_205_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln214_fu_170_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln214_1_fu_229_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln214_fu_211_p2">or, 0, 0, 2, 1, 1</column>
<column name="reg_file_5_0_d0">select, 0, 0, 16, 1, 14</column>
<column name="reg_file_5_1_d0">select, 0, 0, 16, 1, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_8">9, 2, 7, 14</column>
<column name="j_fu_56">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="conv_1_reg_288">32, 0, 32, 0</column>
<column name="conv_reg_282">32, 0, 32, 0</column>
<column name="icmp_ln214_1_reg_299">1, 0, 1, 0</column>
<column name="icmp_ln214_2_reg_304">1, 0, 1, 0</column>
<column name="icmp_ln214_3_reg_309">1, 0, 1, 0</column>
<column name="icmp_ln214_reg_294">1, 0, 1, 0</column>
<column name="j_fu_56">7, 0, 7, 0</column>
<column name="reg_file_5_0_addr_reg_258">5, 0, 11, 6</column>
<column name="reg_file_5_0_load_reg_270">16, 0, 16, 0</column>
<column name="reg_file_5_1_addr_reg_264">5, 0, 11, 6</column>
<column name="reg_file_5_1_load_reg_276">16, 0, 16, 0</column>
<column name="reg_file_5_0_addr_reg_258">64, 32, 11, 6</column>
<column name="reg_file_5_0_load_reg_270">64, 32, 16, 0</column>
<column name="reg_file_5_1_addr_reg_264">64, 32, 11, 6</column>
<column name="reg_file_5_1_load_reg_276">64, 32, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_210_14, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_210_14, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_210_14, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_210_14, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_210_14, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_210_14, return value</column>
<column name="reg_file_5_1_address0">out, 11, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_ce0">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_we0">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_d0">out, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_address1">out, 11, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_ce1">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_q1">in, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_0_address0">out, 11, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_ce0">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_we0">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_d0">out, 16, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_address1">out, 11, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_ce1">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_q1">in, 16, ap_memory, reg_file_5_0, array</column>
</table>
</item>
</section>
</profile>
