<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: ITC_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ITC_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_l10_x.html">STM8L10X</a> &#124; <a class="el" href="group___s_t_m8_t_l5_x.html">STM8TL5X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for setting interrupt Priority (ITC)  
 <a href="struct_i_t_c__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a83d6222e7b86a2319288126bb5a72944"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1644401d2491ac1549e326d2d24087"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ada1644401d2491ac1549e326d2d24087">VECT1SPR</a>: 2</td></tr>
<tr class="memdesc:ada1644401d2491ac1549e326d2d24087"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 1  <a href="#ada1644401d2491ac1549e326d2d24087">More...</a><br /></td></tr>
<tr class="separator:ada1644401d2491ac1549e326d2d24087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47861640e997496b9fd8fd49d012c3b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a47861640e997496b9fd8fd49d012c3b2">VECT2SPR</a>: 2</td></tr>
<tr class="memdesc:a47861640e997496b9fd8fd49d012c3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 2  <a href="#a47861640e997496b9fd8fd49d012c3b2">More...</a><br /></td></tr>
<tr class="separator:a47861640e997496b9fd8fd49d012c3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17564fcdb359c59aa1a039a0a79ce7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af17564fcdb359c59aa1a039a0a79ce7e">VECT3SPR</a>: 2</td></tr>
<tr class="memdesc:af17564fcdb359c59aa1a039a0a79ce7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 3  <a href="#af17564fcdb359c59aa1a039a0a79ce7e">More...</a><br /></td></tr>
<tr class="separator:af17564fcdb359c59aa1a039a0a79ce7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d6222e7b86a2319288126bb5a72944"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a83d6222e7b86a2319288126bb5a72944">SPR1</a></td></tr>
<tr class="memdesc:a83d6222e7b86a2319288126bb5a72944"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (ITC_SPR1)  <a href="#a83d6222e7b86a2319288126bb5a72944">More...</a><br /></td></tr>
<tr class="separator:a83d6222e7b86a2319288126bb5a72944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd39d39386ad29bb49a688808413bebb"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4d4eceaa728c006e6937bd4c356b0827"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4d4eceaa728c006e6937bd4c356b0827">VECT4SPR</a>: 2</td></tr>
<tr class="memdesc:a4d4eceaa728c006e6937bd4c356b0827"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 4  <a href="#a4d4eceaa728c006e6937bd4c356b0827">More...</a><br /></td></tr>
<tr class="separator:a4d4eceaa728c006e6937bd4c356b0827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57759e0590a8b46f8ab16557c790c96a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a57759e0590a8b46f8ab16557c790c96a">VECT5SPR</a>: 2</td></tr>
<tr class="memdesc:a57759e0590a8b46f8ab16557c790c96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 5  <a href="#a57759e0590a8b46f8ab16557c790c96a">More...</a><br /></td></tr>
<tr class="separator:a57759e0590a8b46f8ab16557c790c96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a2a156a2a561a0a3efb4cfaf9cf60cd6e">VECT6SPR</a>: 2</td></tr>
<tr class="memdesc:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 6  <a href="#a2a156a2a561a0a3efb4cfaf9cf60cd6e">More...</a><br /></td></tr>
<tr class="separator:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af583d883bf895c971132e9fcfacdcff4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af583d883bf895c971132e9fcfacdcff4">VECT7SPR</a>: 2</td></tr>
<tr class="memdesc:af583d883bf895c971132e9fcfacdcff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 7  <a href="#af583d883bf895c971132e9fcfacdcff4">More...</a><br /></td></tr>
<tr class="separator:af583d883bf895c971132e9fcfacdcff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd39d39386ad29bb49a688808413bebb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#acd39d39386ad29bb49a688808413bebb">SPR2</a></td></tr>
<tr class="memdesc:acd39d39386ad29bb49a688808413bebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (ITC_SPR2)  <a href="#acd39d39386ad29bb49a688808413bebb">More...</a><br /></td></tr>
<tr class="separator:acd39d39386ad29bb49a688808413bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e4b2815502f1f787c7348427723740"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac6e30cff1077826ce653667422d3a2e5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ac6e30cff1077826ce653667422d3a2e5">VECT8SPR</a>: 2</td></tr>
<tr class="memdesc:ac6e30cff1077826ce653667422d3a2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 8  <a href="#ac6e30cff1077826ce653667422d3a2e5">More...</a><br /></td></tr>
<tr class="separator:ac6e30cff1077826ce653667422d3a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ad9a58ca4e7bacfd25319f8007f9e3f26">VECT9SPR</a>: 2</td></tr>
<tr class="memdesc:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 9  <a href="#ad9a58ca4e7bacfd25319f8007f9e3f26">More...</a><br /></td></tr>
<tr class="separator:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8647263163f101b86aa6484ff882a724"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a8647263163f101b86aa6484ff882a724">VECT10SPR</a>: 2</td></tr>
<tr class="memdesc:a8647263163f101b86aa6484ff882a724"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 10  <a href="#a8647263163f101b86aa6484ff882a724">More...</a><br /></td></tr>
<tr class="separator:a8647263163f101b86aa6484ff882a724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4495792e0e1ce812ae913e15a8c53cd0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4495792e0e1ce812ae913e15a8c53cd0">VECT11SPR</a>: 2</td></tr>
<tr class="memdesc:a4495792e0e1ce812ae913e15a8c53cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 11  <a href="#a4495792e0e1ce812ae913e15a8c53cd0">More...</a><br /></td></tr>
<tr class="separator:a4495792e0e1ce812ae913e15a8c53cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e4b2815502f1f787c7348427723740"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#ae7e4b2815502f1f787c7348427723740">SPR3</a></td></tr>
<tr class="memdesc:ae7e4b2815502f1f787c7348427723740"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (ITC_SPR3)  <a href="#ae7e4b2815502f1f787c7348427723740">More...</a><br /></td></tr>
<tr class="separator:ae7e4b2815502f1f787c7348427723740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707b174bef37d982b44d70c64d414a78"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af33635ea760b058ee50c69e87dae9fb4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af33635ea760b058ee50c69e87dae9fb4">VECT12SPR</a>: 2</td></tr>
<tr class="memdesc:af33635ea760b058ee50c69e87dae9fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 12  <a href="#af33635ea760b058ee50c69e87dae9fb4">More...</a><br /></td></tr>
<tr class="separator:af33635ea760b058ee50c69e87dae9fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa62c7c2f80d2a2bf04bf7bfcd28e8183">VECT13SPR</a>: 2</td></tr>
<tr class="memdesc:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 13  <a href="#aa62c7c2f80d2a2bf04bf7bfcd28e8183">More...</a><br /></td></tr>
<tr class="separator:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e477859c59d1aa263e59b7c4db5623"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a89e477859c59d1aa263e59b7c4db5623">VECT14SPR</a>: 2</td></tr>
<tr class="memdesc:a89e477859c59d1aa263e59b7c4db5623"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 14  <a href="#a89e477859c59d1aa263e59b7c4db5623">More...</a><br /></td></tr>
<tr class="separator:a89e477859c59d1aa263e59b7c4db5623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fecb9c287db3452857eab5ace4d42d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a0fecb9c287db3452857eab5ace4d42d9">VECT15SPR</a>: 2</td></tr>
<tr class="memdesc:a0fecb9c287db3452857eab5ace4d42d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 15  <a href="#a0fecb9c287db3452857eab5ace4d42d9">More...</a><br /></td></tr>
<tr class="separator:a0fecb9c287db3452857eab5ace4d42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707b174bef37d982b44d70c64d414a78"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a707b174bef37d982b44d70c64d414a78">SPR4</a></td></tr>
<tr class="memdesc:a707b174bef37d982b44d70c64d414a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (ITC_SPR4)  <a href="#a707b174bef37d982b44d70c64d414a78">More...</a><br /></td></tr>
<tr class="separator:a707b174bef37d982b44d70c64d414a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65263b56986be73763076ca3e077ee7d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3902c22dda1ef39cdbcf07614fa9d516"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a3902c22dda1ef39cdbcf07614fa9d516">VECT16SPR</a>: 2</td></tr>
<tr class="memdesc:a3902c22dda1ef39cdbcf07614fa9d516"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 16  <a href="#a3902c22dda1ef39cdbcf07614fa9d516">More...</a><br /></td></tr>
<tr class="separator:a3902c22dda1ef39cdbcf07614fa9d516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d51e37096956e131a80f9027fe02d8e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a5d51e37096956e131a80f9027fe02d8e">VECT17SPR</a>: 2</td></tr>
<tr class="memdesc:a5d51e37096956e131a80f9027fe02d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 17  <a href="#a5d51e37096956e131a80f9027fe02d8e">More...</a><br /></td></tr>
<tr class="separator:a5d51e37096956e131a80f9027fe02d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0ad0a12ce7f4ff41435f5f71ae6a0c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aba0ad0a12ce7f4ff41435f5f71ae6a0c">VECT18SPR</a>: 2</td></tr>
<tr class="memdesc:aba0ad0a12ce7f4ff41435f5f71ae6a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 18  <a href="#aba0ad0a12ce7f4ff41435f5f71ae6a0c">More...</a><br /></td></tr>
<tr class="separator:aba0ad0a12ce7f4ff41435f5f71ae6a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a7ca2588a9fe10dbfd37bbea6e6a45eb8">VECT19SPR</a>: 2</td></tr>
<tr class="memdesc:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 19  <a href="#a7ca2588a9fe10dbfd37bbea6e6a45eb8">More...</a><br /></td></tr>
<tr class="separator:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65263b56986be73763076ca3e077ee7d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a65263b56986be73763076ca3e077ee7d">SPR5</a></td></tr>
<tr class="memdesc:a65263b56986be73763076ca3e077ee7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (ITC_SPR5)  <a href="#a65263b56986be73763076ca3e077ee7d">More...</a><br /></td></tr>
<tr class="separator:a65263b56986be73763076ca3e077ee7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce971cde88720d4763e07c935929c46"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa7d8e163002f7bc7c64efc1e8e2eda45">VECT20SPR</a>: 2</td></tr>
<tr class="memdesc:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 20  <a href="#aa7d8e163002f7bc7c64efc1e8e2eda45">More...</a><br /></td></tr>
<tr class="separator:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a117d05640151cd5c9a8fa447d95041"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a2a117d05640151cd5c9a8fa447d95041">VECT21SPR</a>: 2</td></tr>
<tr class="memdesc:a2a117d05640151cd5c9a8fa447d95041"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 21  <a href="#a2a117d05640151cd5c9a8fa447d95041">More...</a><br /></td></tr>
<tr class="separator:a2a117d05640151cd5c9a8fa447d95041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a61ffeb72aff35307b93d3a2f79d8f2fe">VECT22SPR</a>: 2</td></tr>
<tr class="memdesc:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 22  <a href="#a61ffeb72aff35307b93d3a2f79d8f2fe">More...</a><br /></td></tr>
<tr class="separator:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1aedc298f5db744bc417d2155c4489a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af1aedc298f5db744bc417d2155c4489a">VECT23SPR</a>: 2</td></tr>
<tr class="memdesc:af1aedc298f5db744bc417d2155c4489a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 23  <a href="#af1aedc298f5db744bc417d2155c4489a">More...</a><br /></td></tr>
<tr class="separator:af1aedc298f5db744bc417d2155c4489a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce971cde88720d4763e07c935929c46"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a3ce971cde88720d4763e07c935929c46">SPR6</a></td></tr>
<tr class="memdesc:a3ce971cde88720d4763e07c935929c46"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (ITC_SPR6)  <a href="#a3ce971cde88720d4763e07c935929c46">More...</a><br /></td></tr>
<tr class="separator:a3ce971cde88720d4763e07c935929c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ea6ea5430a690abe4e23f615ba3933"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4b0b73125e193d086831c649574b562e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4b0b73125e193d086831c649574b562e">VECT24SPR</a>: 2</td></tr>
<tr class="memdesc:a4b0b73125e193d086831c649574b562e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 24  <a href="#a4b0b73125e193d086831c649574b562e">More...</a><br /></td></tr>
<tr class="separator:a4b0b73125e193d086831c649574b562e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e127cf2425dff9717b332ba3471500"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af8e127cf2425dff9717b332ba3471500">VECT25SPR</a>: 2</td></tr>
<tr class="memdesc:af8e127cf2425dff9717b332ba3471500"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 25  <a href="#af8e127cf2425dff9717b332ba3471500">More...</a><br /></td></tr>
<tr class="separator:af8e127cf2425dff9717b332ba3471500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a7b45b63a0fe24d3523db0dcd3d649bf9">VECT26SPR</a>: 2</td></tr>
<tr class="memdesc:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 26  <a href="#a7b45b63a0fe24d3523db0dcd3d649bf9">More...</a><br /></td></tr>
<tr class="separator:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9b0c16c2804fb101e183170a6b601d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#acf9b0c16c2804fb101e183170a6b601d">VECT27SPR</a>: 2</td></tr>
<tr class="memdesc:acf9b0c16c2804fb101e183170a6b601d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 27  <a href="#acf9b0c16c2804fb101e183170a6b601d">More...</a><br /></td></tr>
<tr class="separator:acf9b0c16c2804fb101e183170a6b601d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ea6ea5430a690abe4e23f615ba3933"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a90ea6ea5430a690abe4e23f615ba3933">SPR7</a></td></tr>
<tr class="memdesc:a90ea6ea5430a690abe4e23f615ba3933"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (ITC_SPR7)  <a href="#a90ea6ea5430a690abe4e23f615ba3933">More...</a><br /></td></tr>
<tr class="separator:a90ea6ea5430a690abe4e23f615ba3933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27e8767ea79e1afd434bf82a6bc71d3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa664bc0943c4350ecf41b79a14016e0a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa664bc0943c4350ecf41b79a14016e0a">VECT28SPR</a>: 2</td></tr>
<tr class="memdesc:aa664bc0943c4350ecf41b79a14016e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 28  <a href="#aa664bc0943c4350ecf41b79a14016e0a">More...</a><br /></td></tr>
<tr class="separator:aa664bc0943c4350ecf41b79a14016e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a5c2c1edc4eb85b72e62c99d6ceff215b">VECT29SPR</a>: 2</td></tr>
<tr class="memdesc:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 29  <a href="#a5c2c1edc4eb85b72e62c99d6ceff215b">More...</a><br /></td></tr>
<tr class="separator:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27e8767ea79e1afd434bf82a6bc71d3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#ae27e8767ea79e1afd434bf82a6bc71d3">SPR8</a></td></tr>
<tr class="memdesc:ae27e8767ea79e1afd434bf82a6bc71d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (ITC_SPR8)  <a href="#ae27e8767ea79e1afd434bf82a6bc71d3">More...</a><br /></td></tr>
<tr class="separator:ae27e8767ea79e1afd434bf82a6bc71d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04699d377c7fc2a384262b231cf48f7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1644401d2491ac1549e326d2d24087"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ada1644401d2491ac1549e326d2d24087">VECT1SPR</a>: 2</td></tr>
<tr class="memdesc:ada1644401d2491ac1549e326d2d24087"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 1  <a href="#ada1644401d2491ac1549e326d2d24087">More...</a><br /></td></tr>
<tr class="separator:ada1644401d2491ac1549e326d2d24087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 4</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04699d377c7fc2a384262b231cf48f7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#ae04699d377c7fc2a384262b231cf48f7">SPR1</a></td></tr>
<tr class="memdesc:ae04699d377c7fc2a384262b231cf48f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (ITC_SPR1)  <a href="#ae04699d377c7fc2a384262b231cf48f7">More...</a><br /></td></tr>
<tr class="separator:ae04699d377c7fc2a384262b231cf48f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2f148b99d0c98d229fe4db6225f5c4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4d4eceaa728c006e6937bd4c356b0827"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4d4eceaa728c006e6937bd4c356b0827">VECT4SPR</a>: 2</td></tr>
<tr class="memdesc:a4d4eceaa728c006e6937bd4c356b0827"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 4  <a href="#a4d4eceaa728c006e6937bd4c356b0827">More...</a><br /></td></tr>
<tr class="separator:a4d4eceaa728c006e6937bd4c356b0827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a2a156a2a561a0a3efb4cfaf9cf60cd6e">VECT6SPR</a>: 2</td></tr>
<tr class="memdesc:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 6  <a href="#a2a156a2a561a0a3efb4cfaf9cf60cd6e">More...</a><br /></td></tr>
<tr class="separator:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af583d883bf895c971132e9fcfacdcff4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af583d883bf895c971132e9fcfacdcff4">VECT7SPR</a>: 2</td></tr>
<tr class="memdesc:af583d883bf895c971132e9fcfacdcff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 7  <a href="#af583d883bf895c971132e9fcfacdcff4">More...</a><br /></td></tr>
<tr class="separator:af583d883bf895c971132e9fcfacdcff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2f148b99d0c98d229fe4db6225f5c4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a4c2f148b99d0c98d229fe4db6225f5c4">SPR2</a></td></tr>
<tr class="memdesc:a4c2f148b99d0c98d229fe4db6225f5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (ITC_SPR2)  <a href="#a4c2f148b99d0c98d229fe4db6225f5c4">More...</a><br /></td></tr>
<tr class="separator:a4c2f148b99d0c98d229fe4db6225f5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a6d35ad73907da0c7a2dc420f745bd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac6e30cff1077826ce653667422d3a2e5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ac6e30cff1077826ce653667422d3a2e5">VECT8SPR</a>: 2</td></tr>
<tr class="memdesc:ac6e30cff1077826ce653667422d3a2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 8  <a href="#ac6e30cff1077826ce653667422d3a2e5">More...</a><br /></td></tr>
<tr class="separator:ac6e30cff1077826ce653667422d3a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ad9a58ca4e7bacfd25319f8007f9e3f26">VECT9SPR</a>: 2</td></tr>
<tr class="memdesc:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 9  <a href="#ad9a58ca4e7bacfd25319f8007f9e3f26">More...</a><br /></td></tr>
<tr class="separator:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8647263163f101b86aa6484ff882a724"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a8647263163f101b86aa6484ff882a724">VECT10SPR</a>: 2</td></tr>
<tr class="memdesc:a8647263163f101b86aa6484ff882a724"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 10  <a href="#a8647263163f101b86aa6484ff882a724">More...</a><br /></td></tr>
<tr class="separator:a8647263163f101b86aa6484ff882a724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4495792e0e1ce812ae913e15a8c53cd0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4495792e0e1ce812ae913e15a8c53cd0">VECT11SPR</a>: 2</td></tr>
<tr class="memdesc:a4495792e0e1ce812ae913e15a8c53cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 11  <a href="#a4495792e0e1ce812ae913e15a8c53cd0">More...</a><br /></td></tr>
<tr class="separator:a4495792e0e1ce812ae913e15a8c53cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a6d35ad73907da0c7a2dc420f745bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a67a6d35ad73907da0c7a2dc420f745bd">SPR3</a></td></tr>
<tr class="memdesc:a67a6d35ad73907da0c7a2dc420f745bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (ITC_SPR3)  <a href="#a67a6d35ad73907da0c7a2dc420f745bd">More...</a><br /></td></tr>
<tr class="separator:a67a6d35ad73907da0c7a2dc420f745bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a8c6505a992c520dc3d80cb885930d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af33635ea760b058ee50c69e87dae9fb4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af33635ea760b058ee50c69e87dae9fb4">VECT12SPR</a>: 2</td></tr>
<tr class="memdesc:af33635ea760b058ee50c69e87dae9fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 12  <a href="#af33635ea760b058ee50c69e87dae9fb4">More...</a><br /></td></tr>
<tr class="separator:af33635ea760b058ee50c69e87dae9fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa62c7c2f80d2a2bf04bf7bfcd28e8183">VECT13SPR</a>: 2</td></tr>
<tr class="memdesc:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 13  <a href="#aa62c7c2f80d2a2bf04bf7bfcd28e8183">More...</a><br /></td></tr>
<tr class="separator:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e477859c59d1aa263e59b7c4db5623"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a89e477859c59d1aa263e59b7c4db5623">VECT14SPR</a>: 2</td></tr>
<tr class="memdesc:a89e477859c59d1aa263e59b7c4db5623"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 14  <a href="#a89e477859c59d1aa263e59b7c4db5623">More...</a><br /></td></tr>
<tr class="separator:a89e477859c59d1aa263e59b7c4db5623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fecb9c287db3452857eab5ace4d42d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a0fecb9c287db3452857eab5ace4d42d9">VECT15SPR</a>: 2</td></tr>
<tr class="memdesc:a0fecb9c287db3452857eab5ace4d42d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 15  <a href="#a0fecb9c287db3452857eab5ace4d42d9">More...</a><br /></td></tr>
<tr class="separator:a0fecb9c287db3452857eab5ace4d42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a8c6505a992c520dc3d80cb885930d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#ae1a8c6505a992c520dc3d80cb885930d">SPR4</a></td></tr>
<tr class="memdesc:ae1a8c6505a992c520dc3d80cb885930d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (ITC_SPR4)  <a href="#ae1a8c6505a992c520dc3d80cb885930d">More...</a><br /></td></tr>
<tr class="separator:ae1a8c6505a992c520dc3d80cb885930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8c80025a6d9c4faeac60e313307902"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a7ca2588a9fe10dbfd37bbea6e6a45eb8">VECT19SPR</a>: 2</td></tr>
<tr class="memdesc:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 19  <a href="#a7ca2588a9fe10dbfd37bbea6e6a45eb8">More...</a><br /></td></tr>
<tr class="separator:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8c80025a6d9c4faeac60e313307902"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#aaf8c80025a6d9c4faeac60e313307902">SPR5</a></td></tr>
<tr class="memdesc:aaf8c80025a6d9c4faeac60e313307902"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (ITC_SPR5)  <a href="#aaf8c80025a6d9c4faeac60e313307902">More...</a><br /></td></tr>
<tr class="separator:aaf8c80025a6d9c4faeac60e313307902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723e02b0d4e27cdee173e38373d65724"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa7d8e163002f7bc7c64efc1e8e2eda45">VECT20SPR</a>: 2</td></tr>
<tr class="memdesc:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 20  <a href="#aa7d8e163002f7bc7c64efc1e8e2eda45">More...</a><br /></td></tr>
<tr class="separator:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a117d05640151cd5c9a8fa447d95041"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a2a117d05640151cd5c9a8fa447d95041">VECT21SPR</a>: 2</td></tr>
<tr class="memdesc:a2a117d05640151cd5c9a8fa447d95041"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 21  <a href="#a2a117d05640151cd5c9a8fa447d95041">More...</a><br /></td></tr>
<tr class="separator:a2a117d05640151cd5c9a8fa447d95041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a61ffeb72aff35307b93d3a2f79d8f2fe">VECT22SPR</a>: 2</td></tr>
<tr class="memdesc:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 22  <a href="#a61ffeb72aff35307b93d3a2f79d8f2fe">More...</a><br /></td></tr>
<tr class="separator:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723e02b0d4e27cdee173e38373d65724"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a723e02b0d4e27cdee173e38373d65724">SPR6</a></td></tr>
<tr class="memdesc:a723e02b0d4e27cdee173e38373d65724"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (ITC_SPR6)  <a href="#a723e02b0d4e27cdee173e38373d65724">More...</a><br /></td></tr>
<tr class="separator:a723e02b0d4e27cdee173e38373d65724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00409b657bedc645b02669e3e2fe1eb8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e127cf2425dff9717b332ba3471500"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af8e127cf2425dff9717b332ba3471500">VECT25SPR</a>: 2</td></tr>
<tr class="memdesc:af8e127cf2425dff9717b332ba3471500"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 25  <a href="#af8e127cf2425dff9717b332ba3471500">More...</a><br /></td></tr>
<tr class="separator:af8e127cf2425dff9717b332ba3471500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a7b45b63a0fe24d3523db0dcd3d649bf9">VECT26SPR</a>: 2</td></tr>
<tr class="memdesc:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 26  <a href="#a7b45b63a0fe24d3523db0dcd3d649bf9">More...</a><br /></td></tr>
<tr class="separator:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9b0c16c2804fb101e183170a6b601d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#acf9b0c16c2804fb101e183170a6b601d">VECT27SPR</a>: 2</td></tr>
<tr class="memdesc:acf9b0c16c2804fb101e183170a6b601d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 27  <a href="#acf9b0c16c2804fb101e183170a6b601d">More...</a><br /></td></tr>
<tr class="separator:acf9b0c16c2804fb101e183170a6b601d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00409b657bedc645b02669e3e2fe1eb8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a00409b657bedc645b02669e3e2fe1eb8">SPR7</a></td></tr>
<tr class="memdesc:a00409b657bedc645b02669e3e2fe1eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (ITC_SPR7)  <a href="#a00409b657bedc645b02669e3e2fe1eb8">More...</a><br /></td></tr>
<tr class="separator:a00409b657bedc645b02669e3e2fe1eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782547443ab6ebe8a28ca68856e4b5da"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa664bc0943c4350ecf41b79a14016e0a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa664bc0943c4350ecf41b79a14016e0a">VECT28SPR</a>: 2</td></tr>
<tr class="memdesc:aa664bc0943c4350ecf41b79a14016e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 28  <a href="#aa664bc0943c4350ecf41b79a14016e0a">More...</a><br /></td></tr>
<tr class="separator:aa664bc0943c4350ecf41b79a14016e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a5c2c1edc4eb85b72e62c99d6ceff215b">VECT29SPR</a>: 2</td></tr>
<tr class="memdesc:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 29  <a href="#a5c2c1edc4eb85b72e62c99d6ceff215b">More...</a><br /></td></tr>
<tr class="separator:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782547443ab6ebe8a28ca68856e4b5da"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a782547443ab6ebe8a28ca68856e4b5da">SPR8</a></td></tr>
<tr class="memdesc:a782547443ab6ebe8a28ca68856e4b5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (ITC_SPR8)  <a href="#a782547443ab6ebe8a28ca68856e4b5da">More...</a><br /></td></tr>
<tr class="separator:a782547443ab6ebe8a28ca68856e4b5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8cf130adf85aae638932ff6567130e5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1644401d2491ac1549e326d2d24087"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ada1644401d2491ac1549e326d2d24087">VECT1SPR</a>: 2</td></tr>
<tr class="memdesc:ada1644401d2491ac1549e326d2d24087"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 1  <a href="#ada1644401d2491ac1549e326d2d24087">More...</a><br /></td></tr>
<tr class="separator:ada1644401d2491ac1549e326d2d24087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47861640e997496b9fd8fd49d012c3b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a47861640e997496b9fd8fd49d012c3b2">VECT2SPR</a>: 2</td></tr>
<tr class="memdesc:a47861640e997496b9fd8fd49d012c3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 2  <a href="#a47861640e997496b9fd8fd49d012c3b2">More...</a><br /></td></tr>
<tr class="separator:a47861640e997496b9fd8fd49d012c3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 2</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8cf130adf85aae638932ff6567130e5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#ad8cf130adf85aae638932ff6567130e5">SPR1</a></td></tr>
<tr class="memdesc:ad8cf130adf85aae638932ff6567130e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (ITC_SPR1)  <a href="#ad8cf130adf85aae638932ff6567130e5">More...</a><br /></td></tr>
<tr class="separator:ad8cf130adf85aae638932ff6567130e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e31572c30d078c0eebff0f387513eb"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4d4eceaa728c006e6937bd4c356b0827"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4d4eceaa728c006e6937bd4c356b0827">VECT4SPR</a>: 2</td></tr>
<tr class="memdesc:a4d4eceaa728c006e6937bd4c356b0827"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 4  <a href="#a4d4eceaa728c006e6937bd4c356b0827">More...</a><br /></td></tr>
<tr class="separator:a4d4eceaa728c006e6937bd4c356b0827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a2a156a2a561a0a3efb4cfaf9cf60cd6e">VECT6SPR</a>: 2</td></tr>
<tr class="memdesc:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 6  <a href="#a2a156a2a561a0a3efb4cfaf9cf60cd6e">More...</a><br /></td></tr>
<tr class="separator:a2a156a2a561a0a3efb4cfaf9cf60cd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af583d883bf895c971132e9fcfacdcff4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af583d883bf895c971132e9fcfacdcff4">VECT7SPR</a>: 2</td></tr>
<tr class="memdesc:af583d883bf895c971132e9fcfacdcff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 7  <a href="#af583d883bf895c971132e9fcfacdcff4">More...</a><br /></td></tr>
<tr class="separator:af583d883bf895c971132e9fcfacdcff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e31572c30d078c0eebff0f387513eb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a43e31572c30d078c0eebff0f387513eb">SPR2</a></td></tr>
<tr class="memdesc:a43e31572c30d078c0eebff0f387513eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (ITC_SPR2)  <a href="#a43e31572c30d078c0eebff0f387513eb">More...</a><br /></td></tr>
<tr class="separator:a43e31572c30d078c0eebff0f387513eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7827a159bb7313f9a1c79b8203e491e1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac6e30cff1077826ce653667422d3a2e5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ac6e30cff1077826ce653667422d3a2e5">VECT8SPR</a>: 2</td></tr>
<tr class="memdesc:ac6e30cff1077826ce653667422d3a2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 8  <a href="#ac6e30cff1077826ce653667422d3a2e5">More...</a><br /></td></tr>
<tr class="separator:ac6e30cff1077826ce653667422d3a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#ad9a58ca4e7bacfd25319f8007f9e3f26">VECT9SPR</a>: 2</td></tr>
<tr class="memdesc:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 9  <a href="#ad9a58ca4e7bacfd25319f8007f9e3f26">More...</a><br /></td></tr>
<tr class="separator:ad9a58ca4e7bacfd25319f8007f9e3f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8647263163f101b86aa6484ff882a724"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a8647263163f101b86aa6484ff882a724">VECT10SPR</a>: 2</td></tr>
<tr class="memdesc:a8647263163f101b86aa6484ff882a724"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 10  <a href="#a8647263163f101b86aa6484ff882a724">More...</a><br /></td></tr>
<tr class="separator:a8647263163f101b86aa6484ff882a724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4495792e0e1ce812ae913e15a8c53cd0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a4495792e0e1ce812ae913e15a8c53cd0">VECT11SPR</a>: 2</td></tr>
<tr class="memdesc:a4495792e0e1ce812ae913e15a8c53cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 11  <a href="#a4495792e0e1ce812ae913e15a8c53cd0">More...</a><br /></td></tr>
<tr class="separator:a4495792e0e1ce812ae913e15a8c53cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7827a159bb7313f9a1c79b8203e491e1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a7827a159bb7313f9a1c79b8203e491e1">SPR3</a></td></tr>
<tr class="memdesc:a7827a159bb7313f9a1c79b8203e491e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (ITC_SPR3)  <a href="#a7827a159bb7313f9a1c79b8203e491e1">More...</a><br /></td></tr>
<tr class="separator:a7827a159bb7313f9a1c79b8203e491e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38386de474c5ee70d9a96ecf44a52326"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af33635ea760b058ee50c69e87dae9fb4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af33635ea760b058ee50c69e87dae9fb4">VECT12SPR</a>: 2</td></tr>
<tr class="memdesc:af33635ea760b058ee50c69e87dae9fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 12  <a href="#af33635ea760b058ee50c69e87dae9fb4">More...</a><br /></td></tr>
<tr class="separator:af33635ea760b058ee50c69e87dae9fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa62c7c2f80d2a2bf04bf7bfcd28e8183">VECT13SPR</a>: 2</td></tr>
<tr class="memdesc:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 13  <a href="#aa62c7c2f80d2a2bf04bf7bfcd28e8183">More...</a><br /></td></tr>
<tr class="separator:aa62c7c2f80d2a2bf04bf7bfcd28e8183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e477859c59d1aa263e59b7c4db5623"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a89e477859c59d1aa263e59b7c4db5623">VECT14SPR</a>: 2</td></tr>
<tr class="memdesc:a89e477859c59d1aa263e59b7c4db5623"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 14  <a href="#a89e477859c59d1aa263e59b7c4db5623">More...</a><br /></td></tr>
<tr class="separator:a89e477859c59d1aa263e59b7c4db5623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fecb9c287db3452857eab5ace4d42d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a0fecb9c287db3452857eab5ace4d42d9">VECT15SPR</a>: 2</td></tr>
<tr class="memdesc:a0fecb9c287db3452857eab5ace4d42d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 15  <a href="#a0fecb9c287db3452857eab5ace4d42d9">More...</a><br /></td></tr>
<tr class="separator:a0fecb9c287db3452857eab5ace4d42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38386de474c5ee70d9a96ecf44a52326"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a38386de474c5ee70d9a96ecf44a52326">SPR4</a></td></tr>
<tr class="memdesc:a38386de474c5ee70d9a96ecf44a52326"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (ITC_SPR4)  <a href="#a38386de474c5ee70d9a96ecf44a52326">More...</a><br /></td></tr>
<tr class="separator:a38386de474c5ee70d9a96ecf44a52326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adc429af643a34e08028db66ca1a62c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a7ca2588a9fe10dbfd37bbea6e6a45eb8">VECT19SPR</a>: 2</td></tr>
<tr class="memdesc:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 19  <a href="#a7ca2588a9fe10dbfd37bbea6e6a45eb8">More...</a><br /></td></tr>
<tr class="separator:a7ca2588a9fe10dbfd37bbea6e6a45eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adc429af643a34e08028db66ca1a62c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a3adc429af643a34e08028db66ca1a62c">SPR5</a></td></tr>
<tr class="memdesc:a3adc429af643a34e08028db66ca1a62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (ITC_SPR5)  <a href="#a3adc429af643a34e08028db66ca1a62c">More...</a><br /></td></tr>
<tr class="separator:a3adc429af643a34e08028db66ca1a62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b70b3a73a71fd2b29dcf8b7ebcb14a3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa7d8e163002f7bc7c64efc1e8e2eda45">VECT20SPR</a>: 2</td></tr>
<tr class="memdesc:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 20  <a href="#aa7d8e163002f7bc7c64efc1e8e2eda45">More...</a><br /></td></tr>
<tr class="separator:aa7d8e163002f7bc7c64efc1e8e2eda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a117d05640151cd5c9a8fa447d95041"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a2a117d05640151cd5c9a8fa447d95041">VECT21SPR</a>: 2</td></tr>
<tr class="memdesc:a2a117d05640151cd5c9a8fa447d95041"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 21  <a href="#a2a117d05640151cd5c9a8fa447d95041">More...</a><br /></td></tr>
<tr class="separator:a2a117d05640151cd5c9a8fa447d95041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a61ffeb72aff35307b93d3a2f79d8f2fe">VECT22SPR</a>: 2</td></tr>
<tr class="memdesc:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 22  <a href="#a61ffeb72aff35307b93d3a2f79d8f2fe">More...</a><br /></td></tr>
<tr class="separator:a61ffeb72aff35307b93d3a2f79d8f2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b70b3a73a71fd2b29dcf8b7ebcb14a3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a7b70b3a73a71fd2b29dcf8b7ebcb14a3">SPR6</a></td></tr>
<tr class="memdesc:a7b70b3a73a71fd2b29dcf8b7ebcb14a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (ITC_SPR6)  <a href="#a7b70b3a73a71fd2b29dcf8b7ebcb14a3">More...</a><br /></td></tr>
<tr class="separator:a7b70b3a73a71fd2b29dcf8b7ebcb14a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efc4b6a47c16b03f05096a6616f2eba"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e127cf2425dff9717b332ba3471500"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#af8e127cf2425dff9717b332ba3471500">VECT25SPR</a>: 2</td></tr>
<tr class="memdesc:af8e127cf2425dff9717b332ba3471500"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 25  <a href="#af8e127cf2425dff9717b332ba3471500">More...</a><br /></td></tr>
<tr class="separator:af8e127cf2425dff9717b332ba3471500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a7b45b63a0fe24d3523db0dcd3d649bf9">VECT26SPR</a>: 2</td></tr>
<tr class="memdesc:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 26  <a href="#a7b45b63a0fe24d3523db0dcd3d649bf9">More...</a><br /></td></tr>
<tr class="separator:a7b45b63a0fe24d3523db0dcd3d649bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9b0c16c2804fb101e183170a6b601d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#acf9b0c16c2804fb101e183170a6b601d">VECT27SPR</a>: 2</td></tr>
<tr class="memdesc:acf9b0c16c2804fb101e183170a6b601d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 27  <a href="#acf9b0c16c2804fb101e183170a6b601d">More...</a><br /></td></tr>
<tr class="separator:acf9b0c16c2804fb101e183170a6b601d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efc4b6a47c16b03f05096a6616f2eba"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#a8efc4b6a47c16b03f05096a6616f2eba">SPR7</a></td></tr>
<tr class="memdesc:a8efc4b6a47c16b03f05096a6616f2eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (ITC_SPR7)  <a href="#a8efc4b6a47c16b03f05096a6616f2eba">More...</a><br /></td></tr>
<tr class="separator:a8efc4b6a47c16b03f05096a6616f2eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa572cad30a4294bb4c4d9e98981c51d9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa664bc0943c4350ecf41b79a14016e0a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#aa664bc0943c4350ecf41b79a14016e0a">VECT28SPR</a>: 2</td></tr>
<tr class="memdesc:aa664bc0943c4350ecf41b79a14016e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 28  <a href="#aa664bc0943c4350ecf41b79a14016e0a">More...</a><br /></td></tr>
<tr class="separator:aa664bc0943c4350ecf41b79a14016e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a5c2c1edc4eb85b72e62c99d6ceff215b">VECT29SPR</a>: 2</td></tr>
<tr class="memdesc:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority vector 29  <a href="#a5c2c1edc4eb85b72e62c99d6ceff215b">More...</a><br /></td></tr>
<tr class="separator:a5c2c1edc4eb85b72e62c99d6ceff215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_c__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa572cad30a4294bb4c4d9e98981c51d9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html#aa572cad30a4294bb4c4d9e98981c51d9">SPR8</a></td></tr>
<tr class="memdesc:aa572cad30a4294bb4c4d9e98981c51d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (ITC_SPR8)  <a href="#aa572cad30a4294bb4c4d9e98981c51d9">More...</a><br /></td></tr>
<tr class="separator:aa572cad30a4294bb4c4d9e98981c51d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for setting interrupt Priority (ITC) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06326">6326</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06330">6330</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l02506">2506</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ae04699d377c7fc2a384262b231cf48f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04699d377c7fc2a384262b231cf48f7">&#9670;&nbsp;</a></span>SPR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 1 (ITC_SPR1) </p>

</div>
</div>
<a id="ad8cf130adf85aae638932ff6567130e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8cf130adf85aae638932ff6567130e5">&#9670;&nbsp;</a></span>SPR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 1 (ITC_SPR1) </p>

</div>
</div>
<a id="a83d6222e7b86a2319288126bb5a72944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d6222e7b86a2319288126bb5a72944">&#9670;&nbsp;</a></span>SPR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 1 (ITC_SPR1) </p>

</div>
</div>
<a id="a4c2f148b99d0c98d229fe4db6225f5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2f148b99d0c98d229fe4db6225f5c4">&#9670;&nbsp;</a></span>SPR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 2 (ITC_SPR2) </p>

</div>
</div>
<a id="a43e31572c30d078c0eebff0f387513eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e31572c30d078c0eebff0f387513eb">&#9670;&nbsp;</a></span>SPR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 2 (ITC_SPR2) </p>

</div>
</div>
<a id="acd39d39386ad29bb49a688808413bebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd39d39386ad29bb49a688808413bebb">&#9670;&nbsp;</a></span>SPR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 2 (ITC_SPR2) </p>

</div>
</div>
<a id="a67a6d35ad73907da0c7a2dc420f745bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a6d35ad73907da0c7a2dc420f745bd">&#9670;&nbsp;</a></span>SPR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 3 (ITC_SPR3) </p>

</div>
</div>
<a id="a7827a159bb7313f9a1c79b8203e491e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7827a159bb7313f9a1c79b8203e491e1">&#9670;&nbsp;</a></span>SPR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 3 (ITC_SPR3) </p>

</div>
</div>
<a id="ae7e4b2815502f1f787c7348427723740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e4b2815502f1f787c7348427723740">&#9670;&nbsp;</a></span>SPR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 3 (ITC_SPR3) </p>

</div>
</div>
<a id="ae1a8c6505a992c520dc3d80cb885930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a8c6505a992c520dc3d80cb885930d">&#9670;&nbsp;</a></span>SPR4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 4 (ITC_SPR4) </p>

</div>
</div>
<a id="a38386de474c5ee70d9a96ecf44a52326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38386de474c5ee70d9a96ecf44a52326">&#9670;&nbsp;</a></span>SPR4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 4 (ITC_SPR4) </p>

</div>
</div>
<a id="a707b174bef37d982b44d70c64d414a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707b174bef37d982b44d70c64d414a78">&#9670;&nbsp;</a></span>SPR4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 4 (ITC_SPR4) </p>

</div>
</div>
<a id="aaf8c80025a6d9c4faeac60e313307902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8c80025a6d9c4faeac60e313307902">&#9670;&nbsp;</a></span>SPR5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 5 (ITC_SPR5) </p>

</div>
</div>
<a id="a3adc429af643a34e08028db66ca1a62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adc429af643a34e08028db66ca1a62c">&#9670;&nbsp;</a></span>SPR5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 5 (ITC_SPR5) </p>

</div>
</div>
<a id="a65263b56986be73763076ca3e077ee7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65263b56986be73763076ca3e077ee7d">&#9670;&nbsp;</a></span>SPR5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 5 (ITC_SPR5) </p>

</div>
</div>
<a id="a723e02b0d4e27cdee173e38373d65724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723e02b0d4e27cdee173e38373d65724">&#9670;&nbsp;</a></span>SPR6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 6 (ITC_SPR6) </p>

</div>
</div>
<a id="a7b70b3a73a71fd2b29dcf8b7ebcb14a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b70b3a73a71fd2b29dcf8b7ebcb14a3">&#9670;&nbsp;</a></span>SPR6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 6 (ITC_SPR6) </p>

</div>
</div>
<a id="a3ce971cde88720d4763e07c935929c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce971cde88720d4763e07c935929c46">&#9670;&nbsp;</a></span>SPR6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 6 (ITC_SPR6) </p>

</div>
</div>
<a id="a00409b657bedc645b02669e3e2fe1eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00409b657bedc645b02669e3e2fe1eb8">&#9670;&nbsp;</a></span>SPR7 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 7 (ITC_SPR7) </p>

</div>
</div>
<a id="a8efc4b6a47c16b03f05096a6616f2eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efc4b6a47c16b03f05096a6616f2eba">&#9670;&nbsp;</a></span>SPR7 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 7 (ITC_SPR7) </p>

</div>
</div>
<a id="a90ea6ea5430a690abe4e23f615ba3933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ea6ea5430a690abe4e23f615ba3933">&#9670;&nbsp;</a></span>SPR7 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 7 (ITC_SPR7) </p>

</div>
</div>
<a id="a782547443ab6ebe8a28ca68856e4b5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782547443ab6ebe8a28ca68856e4b5da">&#9670;&nbsp;</a></span>SPR8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 8 (ITC_SPR8) </p>

</div>
</div>
<a id="aa572cad30a4294bb4c4d9e98981c51d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa572cad30a4294bb4c4d9e98981c51d9">&#9670;&nbsp;</a></span>SPR8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 8 (ITC_SPR8) </p>

</div>
</div>
<a id="ae27e8767ea79e1afd434bf82a6bc71d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae27e8767ea79e1afd434bf82a6bc71d3">&#9670;&nbsp;</a></span>SPR8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SPR8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority register 8 (ITC_SPR8) </p>

</div>
</div>
<a id="a8647263163f101b86aa6484ff882a724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8647263163f101b86aa6484ff882a724">&#9670;&nbsp;</a></span>VECT10SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT10SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 10 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06350">6350</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4495792e0e1ce812ae913e15a8c53cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4495792e0e1ce812ae913e15a8c53cd0">&#9670;&nbsp;</a></span>VECT11SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT11SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 11 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06351">6351</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af33635ea760b058ee50c69e87dae9fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33635ea760b058ee50c69e87dae9fb4">&#9670;&nbsp;</a></span>VECT12SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT12SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 12 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06357">6357</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa62c7c2f80d2a2bf04bf7bfcd28e8183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62c7c2f80d2a2bf04bf7bfcd28e8183">&#9670;&nbsp;</a></span>VECT13SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT13SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 13 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06358">6358</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a89e477859c59d1aa263e59b7c4db5623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e477859c59d1aa263e59b7c4db5623">&#9670;&nbsp;</a></span>VECT14SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT14SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 14 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06359">6359</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a0fecb9c287db3452857eab5ace4d42d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fecb9c287db3452857eab5ace4d42d9">&#9670;&nbsp;</a></span>VECT15SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT15SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 15 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06360">6360</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3902c22dda1ef39cdbcf07614fa9d516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3902c22dda1ef39cdbcf07614fa9d516">&#9670;&nbsp;</a></span>VECT16SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT16SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 16 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06366">6366</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5d51e37096956e131a80f9027fe02d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d51e37096956e131a80f9027fe02d8e">&#9670;&nbsp;</a></span>VECT17SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT17SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 17 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06367">6367</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aba0ad0a12ce7f4ff41435f5f71ae6a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0ad0a12ce7f4ff41435f5f71ae6a0c">&#9670;&nbsp;</a></span>VECT18SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT18SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 18 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06368">6368</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7ca2588a9fe10dbfd37bbea6e6a45eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca2588a9fe10dbfd37bbea6e6a45eb8">&#9670;&nbsp;</a></span>VECT19SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT19SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 19 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06369">6369</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ada1644401d2491ac1549e326d2d24087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1644401d2491ac1549e326d2d24087">&#9670;&nbsp;</a></span>VECT1SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT1SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06331">6331</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa7d8e163002f7bc7c64efc1e8e2eda45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d8e163002f7bc7c64efc1e8e2eda45">&#9670;&nbsp;</a></span>VECT20SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT20SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 20 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06375">6375</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2a117d05640151cd5c9a8fa447d95041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a117d05640151cd5c9a8fa447d95041">&#9670;&nbsp;</a></span>VECT21SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT21SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 21 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06376">6376</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a61ffeb72aff35307b93d3a2f79d8f2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ffeb72aff35307b93d3a2f79d8f2fe">&#9670;&nbsp;</a></span>VECT22SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT22SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 22 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06377">6377</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af1aedc298f5db744bc417d2155c4489a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1aedc298f5db744bc417d2155c4489a">&#9670;&nbsp;</a></span>VECT23SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT23SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 23 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06378">6378</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4b0b73125e193d086831c649574b562e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0b73125e193d086831c649574b562e">&#9670;&nbsp;</a></span>VECT24SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT24SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 24 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06384">6384</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af8e127cf2425dff9717b332ba3471500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e127cf2425dff9717b332ba3471500">&#9670;&nbsp;</a></span>VECT25SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT25SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 25 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06385">6385</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7b45b63a0fe24d3523db0dcd3d649bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b45b63a0fe24d3523db0dcd3d649bf9">&#9670;&nbsp;</a></span>VECT26SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT26SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 26 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06386">6386</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acf9b0c16c2804fb101e183170a6b601d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9b0c16c2804fb101e183170a6b601d">&#9670;&nbsp;</a></span>VECT27SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT27SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 27 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06387">6387</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa664bc0943c4350ecf41b79a14016e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa664bc0943c4350ecf41b79a14016e0a">&#9670;&nbsp;</a></span>VECT28SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT28SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 28 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06393">6393</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5c2c1edc4eb85b72e62c99d6ceff215b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2c1edc4eb85b72e62c99d6ceff215b">&#9670;&nbsp;</a></span>VECT29SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT29SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 29 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06394">6394</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a47861640e997496b9fd8fd49d012c3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47861640e997496b9fd8fd49d012c3b2">&#9670;&nbsp;</a></span>VECT2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT2SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06332">6332</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af17564fcdb359c59aa1a039a0a79ce7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17564fcdb359c59aa1a039a0a79ce7e">&#9670;&nbsp;</a></span>VECT3SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT3SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 3 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06333">6333</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4d4eceaa728c006e6937bd4c356b0827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4eceaa728c006e6937bd4c356b0827">&#9670;&nbsp;</a></span>VECT4SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT4SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 4 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06339">6339</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a57759e0590a8b46f8ab16557c790c96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57759e0590a8b46f8ab16557c790c96a">&#9670;&nbsp;</a></span>VECT5SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT5SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 5 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06340">6340</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2a156a2a561a0a3efb4cfaf9cf60cd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a156a2a561a0a3efb4cfaf9cf60cd6e">&#9670;&nbsp;</a></span>VECT6SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT6SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 6 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06341">6341</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af583d883bf895c971132e9fcfacdcff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af583d883bf895c971132e9fcfacdcff4">&#9670;&nbsp;</a></span>VECT7SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT7SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 7 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06342">6342</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac6e30cff1077826ce653667422d3a2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e30cff1077826ce653667422d3a2e5">&#9670;&nbsp;</a></span>VECT8SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT8SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 8 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06348">6348</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad9a58ca4e7bacfd25319f8007f9e3f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a58ca4e7bacfd25319f8007f9e3f26">&#9670;&nbsp;</a></span>VECT9SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> VECT9SPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt priority vector 9 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06349">6349</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/<a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a></li>
<li>/home/georg/ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/<a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
