// Seed: 2319422881
module module_0 (
    output tri0  id_0
    , id_6,
    input  wire  id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  uwire id_4
);
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2
    , id_10,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8
);
  tri0 id_11;
  wire id_12;
  assign id_11 = 1'd0;
  module_0(
      id_2, id_3, id_7, id_4, id_5
  );
endmodule
