<stg><name>kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3</name>


<trans_list>

<trans id="317" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %e = alloca i32 1

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %iy = alloca i32 1

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %phi_ln75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln75"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ix = alloca i32 1

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %phi_ln71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln71"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten52"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %indvar_flatten52

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %phi_ln71

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 1, i4 %ix

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 0, i4 %phi_ln75

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i4 1, i4 %iy

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 0, i64 %e

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body6:0 %indvar_flatten52_load = load i8 %indvar_flatten52

]]></Node>
<StgValue><ssdm name="indvar_flatten52_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
for.body6:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body6:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6:3 %icmp_ln69 = icmp_eq  i8 %indvar_flatten52_load, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body6:4 %add_ln69 = add i8 %indvar_flatten52_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:5 %br_ln69 = br i1 %icmp_ln69, void %for.inc45, void %for.inc71.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45:1 %iy_load = load i4 %iy

]]></Node>
<StgValue><ssdm name="iy_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45:2 %phi_ln75_load = load i4 %phi_ln75

]]></Node>
<StgValue><ssdm name="phi_ln75_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45:3 %ix_load = load i4 %ix

]]></Node>
<StgValue><ssdm name="ix_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45:4 %phi_ln71_load = load i4 %phi_ln71

]]></Node>
<StgValue><ssdm name="phi_ln71_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:7 %icmp_ln71 = icmp_eq  i4 %iy_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:8 %select_ln69 = select i1 %icmp_ln71, i4 0, i4 %phi_ln75_load

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:9 %select_ln69_1 = select i1 %icmp_ln71, i4 1, i4 %iy_load

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:11 %add_ln69_1 = add i4 %phi_ln71_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:12 %select_ln69_2 = select i1 %icmp_ln71, i4 %add_ln69_1, i4 %phi_ln71_load

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:13 %add_ln69_2 = add i4 %ix_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:14 %select_ln69_3 = select i1 %icmp_ln71, i4 %add_ln69_2, i4 %ix_load

]]></Node>
<StgValue><ssdm name="select_ln69_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:16 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln69, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:17 %add_ln75 = add i8 %shl_ln, i8 16

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:18 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln75, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc45:19 %shl_ln75_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %tmp, i4 %select_ln69_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln75_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc45:20 %zext_ln75 = zext i11 %shl_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:21 %add_ln75_1 = add i64 %zext_ln75, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:23 %add_ln75_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln69_1, i4 %select_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.inc45:24 %zext_ln75_1 = zext i8 %add_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:25 %f_addr = getelementptr i64 %f, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.inc45:26 %f_load = load i8 %f_addr

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:27 %trunc_ln5 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln75_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:38 %add_ln77 = add i4 %select_ln69_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45:87 %add_ln71 = add i4 %select_ln69, i4 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:88 %store_ln71 = store i8 %add_ln69, i8 %indvar_flatten52

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:89 %store_ln71 = store i4 %select_ln69_2, i4 %phi_ln71

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:90 %store_ln71 = store i4 %select_ln69_3, i4 %ix

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:91 %store_ln71 = store i4 %add_ln71, i4 %phi_ln75

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:92 %store_ln71 = store i4 %add_ln77, i4 %iy

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="101" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.inc45:26 %f_load = load i8 %f_addr

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="61">
<![CDATA[
for.inc45:28 %sext_ln76 = sext i61 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:29 %gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="105" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45:22 %shl_ln77_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln69_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln77_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:39 %add_ln77_1 = add i8 %shl_ln77_2, i8 16

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:40 %tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln77_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc45:41 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %tmp_5, i4 %select_ln69_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="11">
<![CDATA[
for.inc45:42 %zext_ln77 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:43 %add_ln77_2 = add i64 %zext_ln77, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln77_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:44 %trunc_ln6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln77_2, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:51 %add_ln77_3 = add i8 %shl_ln77_2, i8 240

]]></Node>
<StgValue><ssdm name="add_ln77_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:52 %tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln77_3, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="116" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="61">
<![CDATA[
for.inc45:45 %sext_ln77 = sext i61 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:46 %gmem0_addr_2 = getelementptr i64 %gmem0, i64 %sext_ln77

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc45:53 %shl_ln77_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %tmp_6, i4 %select_ln69_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln77_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
for.inc45:54 %zext_ln77_1 = zext i11 %shl_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:55 %add_ln77_4 = add i64 %zext_ln77_1, i64 %v_read

]]></Node>
<StgValue><ssdm name="add_ln77_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:56 %trunc_ln77_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln77_4, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="124" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="61">
<![CDATA[
for.inc45:57 %sext_ln77_1 = sext i61 %trunc_ln77_1

]]></Node>
<StgValue><ssdm name="sext_ln77_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:58 %gmem0_addr_3 = getelementptr i64 %gmem0, i64 %sext_ln77_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="129" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="132" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="135" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:30 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="138" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc45:31 %gmem0_addr_1_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="141" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc45:33 %gmem0_addr_1_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="144" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc45:35 %gmem0_addr_1_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read_2"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:47 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:32 %bitcast_ln76 = bitcast i64 %gmem0_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:36 %bitcast_ln76_2 = bitcast i64 %gmem0_addr_1_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln76_2"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:37 %add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:48 %gmem0_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_read"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc45:59 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="152" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:37 %add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:60 %gmem0_addr_3_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="154" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:37 %add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="155" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:37 %add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="156" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:37 %add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">
</state>

<state id="19" st_id="20">

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:49 %bitcast_ln77 = bitcast i64 %gmem0_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:50 %add1 = dadd i64 %add, i64 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="159" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:50 %add1 = dadd i64 %add, i64 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="160" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:50 %add1 = dadd i64 %add, i64 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="161" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:50 %add1 = dadd i64 %add, i64 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="162" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:50 %add1 = dadd i64 %add, i64 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">
</state>

<state id="25" st_id="26">

<operation id="163" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:61 %bitcast_ln77_1 = bitcast i64 %gmem0_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln77_1"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:62 %add2 = dadd i64 %add1, i64 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="165" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:62 %add2 = dadd i64 %add1, i64 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="166" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:62 %add2 = dadd i64 %add1, i64 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="167" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:62 %add2 = dadd i64 %add1, i64 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="168" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:62 %add2 = dadd i64 %add1, i64 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">
</state>

<state id="31" st_id="32">

<operation id="169" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:63 %sub = dsub i64 %f_load, i64 %add2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="170" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:63 %sub = dsub i64 %f_load, i64 %add2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="171" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:63 %sub = dsub i64 %f_load, i64 %add2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="172" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:63 %sub = dsub i64 %f_load, i64 %add2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="173" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:63 %sub = dsub i64 %f_load, i64 %add2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="174" st_id="36" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:64 %mul = dmul i64 %sub, i64 -0.25

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="175" st_id="37" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:64 %mul = dmul i64 %sub, i64 -0.25

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="176" st_id="38" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:64 %mul = dmul i64 %sub, i64 -0.25

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="177" st_id="39" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:64 %mul = dmul i64 %sub, i64 -0.25

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="178" st_id="40" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:64 %mul = dmul i64 %sub, i64 -0.25

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="179" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:65 %vp_addr = getelementptr i64 %vp, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="vp_addr"/></StgValue>
</operation>

<operation id="180" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
for.inc45:66 %store_ln75 = store i64 %mul, i8 %vp_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="181" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:34 %bitcast_ln76_1 = bitcast i64 %gmem0_addr_1_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln76_1"/></StgValue>
</operation>

<operation id="182" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:67 %dc = dsub i64 %mul, i64 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="183" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:67 %dc = dsub i64 %mul, i64 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="214" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc71.preheader.exitStub:0 %e_load = load i64 %e

]]></Node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>

<operation id="215" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %e_2_out, i64 %e_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="216" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0">
<![CDATA[
for.inc71.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="184" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:67 %dc = dsub i64 %mul, i64 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="185" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:67 %dc = dsub i64 %mul, i64 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="186" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:67 %dc = dsub i64 %mul, i64 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="187" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc45:0 %e_load_1 = load i64 %e

]]></Node>
<StgValue><ssdm name="e_load_1"/></StgValue>
</operation>

<operation id="188" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:68 %data = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="63" op_0_bw="64">
<![CDATA[
for.inc45:69 %trunc_ln508 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>

<operation id="190" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:70 %trunc_ln80 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="191" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc45:71 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="192" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:72 %d = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="193" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:73 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="194" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:77 %icmp_ln80 = icmp_ne  i11 %tmp_8, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="195" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:78 %icmp_ln80_1 = icmp_eq  i52 %trunc_ln80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="196" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:83 %tmp_s = fcmp_ogt  i64 %d, i64 %e_load_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="197" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_2_VITIS_LOOP_71_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="198" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="199" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="200" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:15 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="201" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:74 %bitcast_ln80 = bitcast i64 %e_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln80"/></StgValue>
</operation>

<operation id="202" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:75 %tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="203" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:76 %trunc_ln80_1 = trunc i64 %bitcast_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="204" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:79 %or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="205" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:80 %icmp_ln80_2 = icmp_ne  i11 %tmp_9, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln80_2"/></StgValue>
</operation>

<operation id="206" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:81 %icmp_ln80_3 = icmp_eq  i52 %trunc_ln80_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln80_3"/></StgValue>
</operation>

<operation id="207" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:82 %or_ln80_1 = or i1 %icmp_ln80_3, i1 %icmp_ln80_2

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="208" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:83 %tmp_s = fcmp_ogt  i64 %d, i64 %e_load_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="209" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:84 %and_ln80 = and i1 %tmp_s, i1 %or_ln80

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="210" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:85 %and_ln80_1 = and i1 %and_ln80, i1 %or_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80_1"/></StgValue>
</operation>

<operation id="211" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:86 %e_2 = select i1 %and_ln80_1, i64 %d, i64 %e_load_1

]]></Node>
<StgValue><ssdm name="e_2"/></StgValue>
</operation>

<operation id="212" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:93 %store_ln71 = store i64 %e_2, i64 %e

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="213" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
for.inc45:94 %br_ln71 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="318" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="319" name="v" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v"/></StgValue>
</port>
<port id="320" name="vp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="321" name="e_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="e_2_out"/></StgValue>
</port>
<port id="322" name="f" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="324" from="StgValue_323" to="e" fromId="323" toId="51">
</dataflow>
<dataflow id="325" from="StgValue_323" to="iy" fromId="323" toId="52">
</dataflow>
<dataflow id="326" from="StgValue_323" to="phi_ln75" fromId="323" toId="53">
</dataflow>
<dataflow id="327" from="StgValue_323" to="ix" fromId="323" toId="54">
</dataflow>
<dataflow id="328" from="StgValue_323" to="phi_ln71" fromId="323" toId="55">
</dataflow>
<dataflow id="329" from="StgValue_323" to="indvar_flatten52" fromId="323" toId="56">
</dataflow>
<dataflow id="331" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="330" toId="57">
</dataflow>
<dataflow id="332" from="gmem0" to="specinterface_ln0" fromId="318" toId="57">
</dataflow>
<dataflow id="334" from="empty" to="specinterface_ln0" fromId="333" toId="57">
</dataflow>
<dataflow id="336" from="StgValue_335" to="specinterface_ln0" fromId="335" toId="57">
</dataflow>
<dataflow id="337" from="StgValue_335" to="specinterface_ln0" fromId="335" toId="57">
</dataflow>
<dataflow id="339" from="empty_0" to="specinterface_ln0" fromId="338" toId="57">
</dataflow>
<dataflow id="340" from="StgValue_335" to="specinterface_ln0" fromId="335" toId="57">
</dataflow>
<dataflow id="342" from="StgValue_341" to="specinterface_ln0" fromId="341" toId="57">
</dataflow>
<dataflow id="344" from="empty_1" to="specinterface_ln0" fromId="343" toId="57">
</dataflow>
<dataflow id="346" from="empty_2" to="specinterface_ln0" fromId="345" toId="57">
</dataflow>
<dataflow id="347" from="empty_0" to="specinterface_ln0" fromId="338" toId="57">
</dataflow>
<dataflow id="349" from="StgValue_348" to="specinterface_ln0" fromId="348" toId="57">
</dataflow>
<dataflow id="350" from="StgValue_348" to="specinterface_ln0" fromId="348" toId="57">
</dataflow>
<dataflow id="351" from="StgValue_348" to="specinterface_ln0" fromId="348" toId="57">
</dataflow>
<dataflow id="352" from="StgValue_348" to="specinterface_ln0" fromId="348" toId="57">
</dataflow>
<dataflow id="353" from="empty_0" to="specinterface_ln0" fromId="338" toId="57">
</dataflow>
<dataflow id="354" from="empty_0" to="specinterface_ln0" fromId="338" toId="57">
</dataflow>
<dataflow id="356" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="57">
</dataflow>
<dataflow id="357" from="StgValue_335" to="specinterface_ln0" fromId="335" toId="57">
</dataflow>
<dataflow id="359" from="_ssdm_op_Read.ap_auto.i64" to="v_read" fromId="358" toId="58">
</dataflow>
<dataflow id="360" from="v" to="v_read" fromId="319" toId="58">
</dataflow>
<dataflow id="362" from="StgValue_361" to="store_ln0" fromId="361" toId="59">
</dataflow>
<dataflow id="363" from="indvar_flatten52" to="store_ln0" fromId="56" toId="59">
</dataflow>
<dataflow id="365" from="StgValue_364" to="store_ln0" fromId="364" toId="60">
</dataflow>
<dataflow id="366" from="phi_ln71" to="store_ln0" fromId="55" toId="60">
</dataflow>
<dataflow id="368" from="StgValue_367" to="store_ln0" fromId="367" toId="61">
</dataflow>
<dataflow id="369" from="ix" to="store_ln0" fromId="54" toId="61">
</dataflow>
<dataflow id="370" from="StgValue_364" to="store_ln0" fromId="364" toId="62">
</dataflow>
<dataflow id="371" from="phi_ln75" to="store_ln0" fromId="53" toId="62">
</dataflow>
<dataflow id="372" from="StgValue_367" to="store_ln0" fromId="367" toId="63">
</dataflow>
<dataflow id="373" from="iy" to="store_ln0" fromId="52" toId="63">
</dataflow>
<dataflow id="375" from="StgValue_374" to="store_ln0" fromId="374" toId="64">
</dataflow>
<dataflow id="376" from="e" to="store_ln0" fromId="51" toId="64">
</dataflow>
<dataflow id="377" from="indvar_flatten52" to="indvar_flatten52_load" fromId="56" toId="66">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="378" toId="67">
</dataflow>
<dataflow id="380" from="gmem0" to="specbitsmap_ln0" fromId="318" toId="67">
</dataflow>
<dataflow id="382" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="381" toId="68">
</dataflow>
<dataflow id="383" from="StgValue_355" to="specpipeline_ln0" fromId="355" toId="68">
</dataflow>
<dataflow id="384" from="StgValue_335" to="specpipeline_ln0" fromId="335" toId="68">
</dataflow>
<dataflow id="385" from="StgValue_323" to="specpipeline_ln0" fromId="323" toId="68">
</dataflow>
<dataflow id="386" from="StgValue_335" to="specpipeline_ln0" fromId="335" toId="68">
</dataflow>
<dataflow id="388" from="p_str" to="specpipeline_ln0" fromId="387" toId="68">
</dataflow>
<dataflow id="389" from="indvar_flatten52_load" to="icmp_ln69" fromId="66" toId="69">
</dataflow>
<dataflow id="391" from="StgValue_390" to="icmp_ln69" fromId="390" toId="69">
</dataflow>
<dataflow id="392" from="indvar_flatten52_load" to="add_ln69" fromId="66" toId="70">
</dataflow>
<dataflow id="394" from="StgValue_393" to="add_ln69" fromId="393" toId="70">
</dataflow>
<dataflow id="395" from="icmp_ln69" to="br_ln69" fromId="69" toId="71">
</dataflow>
<dataflow id="396" from="iy" to="iy_load" fromId="52" toId="72">
</dataflow>
<dataflow id="397" from="phi_ln75" to="phi_ln75_load" fromId="53" toId="73">
</dataflow>
<dataflow id="398" from="ix" to="ix_load" fromId="54" toId="74">
</dataflow>
<dataflow id="399" from="phi_ln71" to="phi_ln71_load" fromId="55" toId="75">
</dataflow>
<dataflow id="400" from="iy_load" to="icmp_ln71" fromId="72" toId="76">
</dataflow>
<dataflow id="402" from="StgValue_401" to="icmp_ln71" fromId="401" toId="76">
</dataflow>
<dataflow id="403" from="icmp_ln71" to="select_ln69" fromId="76" toId="77">
</dataflow>
<dataflow id="404" from="StgValue_364" to="select_ln69" fromId="364" toId="77">
</dataflow>
<dataflow id="405" from="phi_ln75_load" to="select_ln69" fromId="73" toId="77">
</dataflow>
<dataflow id="406" from="icmp_ln71" to="select_ln69_1" fromId="76" toId="78">
</dataflow>
<dataflow id="407" from="StgValue_367" to="select_ln69_1" fromId="367" toId="78">
</dataflow>
<dataflow id="408" from="iy_load" to="select_ln69_1" fromId="72" toId="78">
</dataflow>
<dataflow id="409" from="phi_ln71_load" to="add_ln69_1" fromId="75" toId="79">
</dataflow>
<dataflow id="410" from="StgValue_367" to="add_ln69_1" fromId="367" toId="79">
</dataflow>
<dataflow id="411" from="icmp_ln71" to="select_ln69_2" fromId="76" toId="80">
</dataflow>
<dataflow id="412" from="add_ln69_1" to="select_ln69_2" fromId="79" toId="80">
</dataflow>
<dataflow id="413" from="phi_ln71_load" to="select_ln69_2" fromId="75" toId="80">
</dataflow>
<dataflow id="414" from="ix_load" to="add_ln69_2" fromId="74" toId="81">
</dataflow>
<dataflow id="415" from="StgValue_367" to="add_ln69_2" fromId="367" toId="81">
</dataflow>
<dataflow id="416" from="icmp_ln71" to="select_ln69_3" fromId="76" toId="82">
</dataflow>
<dataflow id="417" from="add_ln69_2" to="select_ln69_3" fromId="81" toId="82">
</dataflow>
<dataflow id="418" from="ix_load" to="select_ln69_3" fromId="74" toId="82">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln" fromId="419" toId="83">
</dataflow>
<dataflow id="421" from="select_ln69" to="shl_ln" fromId="77" toId="83">
</dataflow>
<dataflow id="422" from="StgValue_364" to="shl_ln" fromId="364" toId="83">
</dataflow>
<dataflow id="423" from="shl_ln" to="add_ln75" fromId="83" toId="84">
</dataflow>
<dataflow id="425" from="StgValue_424" to="add_ln75" fromId="424" toId="84">
</dataflow>
<dataflow id="427" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="tmp" fromId="426" toId="85">
</dataflow>
<dataflow id="428" from="add_ln75" to="tmp" fromId="84" toId="85">
</dataflow>
<dataflow id="430" from="StgValue_429" to="tmp" fromId="429" toId="85">
</dataflow>
<dataflow id="432" from="StgValue_431" to="tmp" fromId="431" toId="85">
</dataflow>
<dataflow id="434" from="_ssdm_op_BitConcatenate.i11.i4.i4.i3" to="shl_ln75_1" fromId="433" toId="86">
</dataflow>
<dataflow id="435" from="tmp" to="shl_ln75_1" fromId="85" toId="86">
</dataflow>
<dataflow id="436" from="select_ln69_2" to="shl_ln75_1" fromId="80" toId="86">
</dataflow>
<dataflow id="438" from="StgValue_437" to="shl_ln75_1" fromId="437" toId="86">
</dataflow>
<dataflow id="439" from="shl_ln75_1" to="zext_ln75" fromId="86" toId="87">
</dataflow>
<dataflow id="440" from="zext_ln75" to="add_ln75_1" fromId="87" toId="88">
</dataflow>
<dataflow id="441" from="v_read" to="add_ln75_1" fromId="58" toId="88">
</dataflow>
<dataflow id="442" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="add_ln75_2" fromId="419" toId="89">
</dataflow>
<dataflow id="443" from="select_ln69_1" to="add_ln75_2" fromId="78" toId="89">
</dataflow>
<dataflow id="444" from="select_ln69_3" to="add_ln75_2" fromId="82" toId="89">
</dataflow>
<dataflow id="445" from="add_ln75_2" to="zext_ln75_1" fromId="89" toId="90">
</dataflow>
<dataflow id="446" from="f" to="f_addr" fromId="322" toId="91">
</dataflow>
<dataflow id="448" from="StgValue_447" to="f_addr" fromId="447" toId="91">
</dataflow>
<dataflow id="449" from="zext_ln75_1" to="f_addr" fromId="90" toId="91">
</dataflow>
<dataflow id="450" from="f_addr" to="f_load" fromId="91" toId="92">
</dataflow>
<dataflow id="452" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln5" fromId="451" toId="93">
</dataflow>
<dataflow id="453" from="add_ln75_1" to="trunc_ln5" fromId="88" toId="93">
</dataflow>
<dataflow id="455" from="StgValue_454" to="trunc_ln5" fromId="454" toId="93">
</dataflow>
<dataflow id="457" from="StgValue_456" to="trunc_ln5" fromId="456" toId="93">
</dataflow>
<dataflow id="458" from="select_ln69_1" to="add_ln77" fromId="78" toId="94">
</dataflow>
<dataflow id="459" from="StgValue_367" to="add_ln77" fromId="367" toId="94">
</dataflow>
<dataflow id="460" from="select_ln69" to="add_ln71" fromId="77" toId="95">
</dataflow>
<dataflow id="461" from="StgValue_367" to="add_ln71" fromId="367" toId="95">
</dataflow>
<dataflow id="462" from="add_ln69" to="store_ln71" fromId="70" toId="96">
</dataflow>
<dataflow id="463" from="indvar_flatten52" to="store_ln71" fromId="56" toId="96">
</dataflow>
<dataflow id="464" from="select_ln69_2" to="store_ln71" fromId="80" toId="97">
</dataflow>
<dataflow id="465" from="phi_ln71" to="store_ln71" fromId="55" toId="97">
</dataflow>
<dataflow id="466" from="select_ln69_3" to="store_ln71" fromId="82" toId="98">
</dataflow>
<dataflow id="467" from="ix" to="store_ln71" fromId="54" toId="98">
</dataflow>
<dataflow id="468" from="add_ln71" to="store_ln71" fromId="95" toId="99">
</dataflow>
<dataflow id="469" from="phi_ln75" to="store_ln71" fromId="53" toId="99">
</dataflow>
<dataflow id="470" from="add_ln77" to="store_ln71" fromId="94" toId="100">
</dataflow>
<dataflow id="471" from="iy" to="store_ln71" fromId="52" toId="100">
</dataflow>
<dataflow id="472" from="f_addr" to="f_load" fromId="91" toId="101">
</dataflow>
<dataflow id="473" from="trunc_ln5" to="sext_ln76" fromId="93" toId="102">
</dataflow>
<dataflow id="474" from="gmem0" to="gmem0_addr_1" fromId="318" toId="103">
</dataflow>
<dataflow id="475" from="sext_ln76" to="gmem0_addr_1" fromId="102" toId="103">
</dataflow>
<dataflow id="477" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="104">
</dataflow>
<dataflow id="478" from="gmem0_addr_1" to="empty" fromId="103" toId="104">
</dataflow>
<dataflow id="479" from="StgValue_454" to="empty" fromId="454" toId="104">
</dataflow>
<dataflow id="480" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="105">
</dataflow>
<dataflow id="481" from="gmem0_addr_1" to="empty" fromId="103" toId="105">
</dataflow>
<dataflow id="482" from="StgValue_454" to="empty" fromId="454" toId="105">
</dataflow>
<dataflow id="483" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln77_2" fromId="419" toId="106">
</dataflow>
<dataflow id="484" from="select_ln69_1" to="shl_ln77_2" fromId="78" toId="106">
</dataflow>
<dataflow id="485" from="StgValue_364" to="shl_ln77_2" fromId="364" toId="106">
</dataflow>
<dataflow id="486" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="107">
</dataflow>
<dataflow id="487" from="gmem0_addr_1" to="empty" fromId="103" toId="107">
</dataflow>
<dataflow id="488" from="StgValue_454" to="empty" fromId="454" toId="107">
</dataflow>
<dataflow id="489" from="shl_ln77_2" to="add_ln77_1" fromId="106" toId="108">
</dataflow>
<dataflow id="490" from="StgValue_424" to="add_ln77_1" fromId="424" toId="108">
</dataflow>
<dataflow id="491" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="tmp_5" fromId="426" toId="109">
</dataflow>
<dataflow id="492" from="add_ln77_1" to="tmp_5" fromId="108" toId="109">
</dataflow>
<dataflow id="493" from="StgValue_429" to="tmp_5" fromId="429" toId="109">
</dataflow>
<dataflow id="494" from="StgValue_431" to="tmp_5" fromId="431" toId="109">
</dataflow>
<dataflow id="495" from="_ssdm_op_BitConcatenate.i11.i4.i4.i3" to="shl_ln1" fromId="433" toId="110">
</dataflow>
<dataflow id="496" from="tmp_5" to="shl_ln1" fromId="109" toId="110">
</dataflow>
<dataflow id="497" from="select_ln69_3" to="shl_ln1" fromId="82" toId="110">
</dataflow>
<dataflow id="498" from="StgValue_437" to="shl_ln1" fromId="437" toId="110">
</dataflow>
<dataflow id="499" from="shl_ln1" to="zext_ln77" fromId="110" toId="111">
</dataflow>
<dataflow id="500" from="zext_ln77" to="add_ln77_2" fromId="111" toId="112">
</dataflow>
<dataflow id="501" from="v_read" to="add_ln77_2" fromId="58" toId="112">
</dataflow>
<dataflow id="502" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln6" fromId="451" toId="113">
</dataflow>
<dataflow id="503" from="add_ln77_2" to="trunc_ln6" fromId="112" toId="113">
</dataflow>
<dataflow id="504" from="StgValue_454" to="trunc_ln6" fromId="454" toId="113">
</dataflow>
<dataflow id="505" from="StgValue_456" to="trunc_ln6" fromId="456" toId="113">
</dataflow>
<dataflow id="506" from="shl_ln77_2" to="add_ln77_3" fromId="106" toId="114">
</dataflow>
<dataflow id="508" from="StgValue_507" to="add_ln77_3" fromId="507" toId="114">
</dataflow>
<dataflow id="509" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="tmp_6" fromId="426" toId="115">
</dataflow>
<dataflow id="510" from="add_ln77_3" to="tmp_6" fromId="114" toId="115">
</dataflow>
<dataflow id="511" from="StgValue_429" to="tmp_6" fromId="429" toId="115">
</dataflow>
<dataflow id="512" from="StgValue_431" to="tmp_6" fromId="431" toId="115">
</dataflow>
<dataflow id="513" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="116">
</dataflow>
<dataflow id="514" from="gmem0_addr_1" to="empty" fromId="103" toId="116">
</dataflow>
<dataflow id="515" from="StgValue_454" to="empty" fromId="454" toId="116">
</dataflow>
<dataflow id="516" from="trunc_ln6" to="sext_ln77" fromId="113" toId="117">
</dataflow>
<dataflow id="517" from="gmem0" to="gmem0_addr_2" fromId="318" toId="118">
</dataflow>
<dataflow id="518" from="sext_ln77" to="gmem0_addr_2" fromId="117" toId="118">
</dataflow>
<dataflow id="520" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="119">
</dataflow>
<dataflow id="521" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="119">
</dataflow>
<dataflow id="522" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="119">
</dataflow>
<dataflow id="523" from="_ssdm_op_BitConcatenate.i11.i4.i4.i3" to="shl_ln77_1" fromId="433" toId="120">
</dataflow>
<dataflow id="524" from="tmp_6" to="shl_ln77_1" fromId="115" toId="120">
</dataflow>
<dataflow id="525" from="select_ln69_3" to="shl_ln77_1" fromId="82" toId="120">
</dataflow>
<dataflow id="526" from="StgValue_437" to="shl_ln77_1" fromId="437" toId="120">
</dataflow>
<dataflow id="527" from="shl_ln77_1" to="zext_ln77_1" fromId="120" toId="121">
</dataflow>
<dataflow id="528" from="zext_ln77_1" to="add_ln77_4" fromId="121" toId="122">
</dataflow>
<dataflow id="529" from="v_read" to="add_ln77_4" fromId="58" toId="122">
</dataflow>
<dataflow id="530" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln77_1" fromId="451" toId="123">
</dataflow>
<dataflow id="531" from="add_ln77_4" to="trunc_ln77_1" fromId="122" toId="123">
</dataflow>
<dataflow id="532" from="StgValue_454" to="trunc_ln77_1" fromId="454" toId="123">
</dataflow>
<dataflow id="533" from="StgValue_456" to="trunc_ln77_1" fromId="456" toId="123">
</dataflow>
<dataflow id="534" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="124">
</dataflow>
<dataflow id="535" from="gmem0_addr_1" to="empty" fromId="103" toId="124">
</dataflow>
<dataflow id="536" from="StgValue_454" to="empty" fromId="454" toId="124">
</dataflow>
<dataflow id="537" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="125">
</dataflow>
<dataflow id="538" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="125">
</dataflow>
<dataflow id="539" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="125">
</dataflow>
<dataflow id="540" from="trunc_ln77_1" to="sext_ln77_1" fromId="123" toId="126">
</dataflow>
<dataflow id="541" from="gmem0" to="gmem0_addr_3" fromId="318" toId="127">
</dataflow>
<dataflow id="542" from="sext_ln77_1" to="gmem0_addr_3" fromId="126" toId="127">
</dataflow>
<dataflow id="543" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="128">
</dataflow>
<dataflow id="544" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="128">
</dataflow>
<dataflow id="545" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="128">
</dataflow>
<dataflow id="546" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="129">
</dataflow>
<dataflow id="547" from="gmem0_addr_1" to="empty" fromId="103" toId="129">
</dataflow>
<dataflow id="548" from="StgValue_454" to="empty" fromId="454" toId="129">
</dataflow>
<dataflow id="549" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="130">
</dataflow>
<dataflow id="550" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="130">
</dataflow>
<dataflow id="551" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="130">
</dataflow>
<dataflow id="552" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="131">
</dataflow>
<dataflow id="553" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="131">
</dataflow>
<dataflow id="554" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="131">
</dataflow>
<dataflow id="555" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="132">
</dataflow>
<dataflow id="556" from="gmem0_addr_1" to="empty" fromId="103" toId="132">
</dataflow>
<dataflow id="557" from="StgValue_454" to="empty" fromId="454" toId="132">
</dataflow>
<dataflow id="558" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="133">
</dataflow>
<dataflow id="559" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="133">
</dataflow>
<dataflow id="560" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="133">
</dataflow>
<dataflow id="561" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="134">
</dataflow>
<dataflow id="562" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="134">
</dataflow>
<dataflow id="563" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="134">
</dataflow>
<dataflow id="564" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="476" toId="135">
</dataflow>
<dataflow id="565" from="gmem0_addr_1" to="empty" fromId="103" toId="135">
</dataflow>
<dataflow id="566" from="StgValue_454" to="empty" fromId="454" toId="135">
</dataflow>
<dataflow id="567" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="136">
</dataflow>
<dataflow id="568" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="136">
</dataflow>
<dataflow id="569" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="136">
</dataflow>
<dataflow id="570" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="137">
</dataflow>
<dataflow id="571" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="137">
</dataflow>
<dataflow id="572" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="137">
</dataflow>
<dataflow id="574" from="_ssdm_op_Read.m_axi.p1i64" to="gmem0_addr_1_read" fromId="573" toId="138">
</dataflow>
<dataflow id="575" from="gmem0_addr_1" to="gmem0_addr_1_read" fromId="103" toId="138">
</dataflow>
<dataflow id="576" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="139">
</dataflow>
<dataflow id="577" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="139">
</dataflow>
<dataflow id="578" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="139">
</dataflow>
<dataflow id="579" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="140">
</dataflow>
<dataflow id="580" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="140">
</dataflow>
<dataflow id="581" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="140">
</dataflow>
<dataflow id="582" from="_ssdm_op_Read.m_axi.p1i64" to="gmem0_addr_1_read_1" fromId="573" toId="141">
</dataflow>
<dataflow id="583" from="gmem0_addr_1" to="gmem0_addr_1_read_1" fromId="103" toId="141">
</dataflow>
<dataflow id="584" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="142">
</dataflow>
<dataflow id="585" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="142">
</dataflow>
<dataflow id="586" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="142">
</dataflow>
<dataflow id="587" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="143">
</dataflow>
<dataflow id="588" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="143">
</dataflow>
<dataflow id="589" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="143">
</dataflow>
<dataflow id="590" from="_ssdm_op_Read.m_axi.p1i64" to="gmem0_addr_1_read_2" fromId="573" toId="144">
</dataflow>
<dataflow id="591" from="gmem0_addr_1" to="gmem0_addr_1_read_2" fromId="103" toId="144">
</dataflow>
<dataflow id="592" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_req" fromId="519" toId="145">
</dataflow>
<dataflow id="593" from="gmem0_addr_2" to="gmem0_load_req" fromId="118" toId="145">
</dataflow>
<dataflow id="594" from="StgValue_323" to="gmem0_load_req" fromId="323" toId="145">
</dataflow>
<dataflow id="595" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="146">
</dataflow>
<dataflow id="596" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="146">
</dataflow>
<dataflow id="597" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="146">
</dataflow>
<dataflow id="598" from="gmem0_addr_1_read" to="bitcast_ln76" fromId="138" toId="147">
</dataflow>
<dataflow id="599" from="gmem0_addr_1_read_2" to="bitcast_ln76_2" fromId="144" toId="148">
</dataflow>
<dataflow id="600" from="bitcast_ln76_2" to="add" fromId="148" toId="149">
</dataflow>
<dataflow id="601" from="bitcast_ln76" to="add" fromId="147" toId="149">
</dataflow>
<dataflow id="603" from="_ssdm_op_Read.m_axi.i64P1A" to="gmem0_addr_2_read" fromId="602" toId="150">
</dataflow>
<dataflow id="604" from="gmem0_addr_2" to="gmem0_addr_2_read" fromId="118" toId="150">
</dataflow>
<dataflow id="605" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem0_load_1_req" fromId="519" toId="151">
</dataflow>
<dataflow id="606" from="gmem0_addr_3" to="gmem0_load_1_req" fromId="127" toId="151">
</dataflow>
<dataflow id="607" from="StgValue_323" to="gmem0_load_1_req" fromId="323" toId="151">
</dataflow>
<dataflow id="608" from="bitcast_ln76_2" to="add" fromId="148" toId="152">
</dataflow>
<dataflow id="609" from="bitcast_ln76" to="add" fromId="147" toId="152">
</dataflow>
<dataflow id="610" from="_ssdm_op_Read.m_axi.i64P1A" to="gmem0_addr_3_read" fromId="602" toId="153">
</dataflow>
<dataflow id="611" from="gmem0_addr_3" to="gmem0_addr_3_read" fromId="127" toId="153">
</dataflow>
<dataflow id="612" from="bitcast_ln76_2" to="add" fromId="148" toId="154">
</dataflow>
<dataflow id="613" from="bitcast_ln76" to="add" fromId="147" toId="154">
</dataflow>
<dataflow id="614" from="bitcast_ln76_2" to="add" fromId="148" toId="155">
</dataflow>
<dataflow id="615" from="bitcast_ln76" to="add" fromId="147" toId="155">
</dataflow>
<dataflow id="616" from="bitcast_ln76_2" to="add" fromId="148" toId="156">
</dataflow>
<dataflow id="617" from="bitcast_ln76" to="add" fromId="147" toId="156">
</dataflow>
<dataflow id="618" from="gmem0_addr_2_read" to="bitcast_ln77" fromId="150" toId="157">
</dataflow>
<dataflow id="619" from="add" to="add1" fromId="156" toId="158">
</dataflow>
<dataflow id="620" from="bitcast_ln77" to="add1" fromId="157" toId="158">
</dataflow>
<dataflow id="621" from="add" to="add1" fromId="156" toId="159">
</dataflow>
<dataflow id="622" from="bitcast_ln77" to="add1" fromId="157" toId="159">
</dataflow>
<dataflow id="623" from="add" to="add1" fromId="156" toId="160">
</dataflow>
<dataflow id="624" from="bitcast_ln77" to="add1" fromId="157" toId="160">
</dataflow>
<dataflow id="625" from="add" to="add1" fromId="156" toId="161">
</dataflow>
<dataflow id="626" from="bitcast_ln77" to="add1" fromId="157" toId="161">
</dataflow>
<dataflow id="627" from="add" to="add1" fromId="156" toId="162">
</dataflow>
<dataflow id="628" from="bitcast_ln77" to="add1" fromId="157" toId="162">
</dataflow>
<dataflow id="629" from="gmem0_addr_3_read" to="bitcast_ln77_1" fromId="153" toId="163">
</dataflow>
<dataflow id="630" from="add1" to="add2" fromId="162" toId="164">
</dataflow>
<dataflow id="631" from="bitcast_ln77_1" to="add2" fromId="163" toId="164">
</dataflow>
<dataflow id="632" from="add1" to="add2" fromId="162" toId="165">
</dataflow>
<dataflow id="633" from="bitcast_ln77_1" to="add2" fromId="163" toId="165">
</dataflow>
<dataflow id="634" from="add1" to="add2" fromId="162" toId="166">
</dataflow>
<dataflow id="635" from="bitcast_ln77_1" to="add2" fromId="163" toId="166">
</dataflow>
<dataflow id="636" from="add1" to="add2" fromId="162" toId="167">
</dataflow>
<dataflow id="637" from="bitcast_ln77_1" to="add2" fromId="163" toId="167">
</dataflow>
<dataflow id="638" from="add1" to="add2" fromId="162" toId="168">
</dataflow>
<dataflow id="639" from="bitcast_ln77_1" to="add2" fromId="163" toId="168">
</dataflow>
<dataflow id="640" from="f_load" to="sub" fromId="101" toId="169">
</dataflow>
<dataflow id="641" from="add2" to="sub" fromId="168" toId="169">
</dataflow>
<dataflow id="642" from="f_load" to="sub" fromId="101" toId="170">
</dataflow>
<dataflow id="643" from="add2" to="sub" fromId="168" toId="170">
</dataflow>
<dataflow id="644" from="f_load" to="sub" fromId="101" toId="171">
</dataflow>
<dataflow id="645" from="add2" to="sub" fromId="168" toId="171">
</dataflow>
<dataflow id="646" from="f_load" to="sub" fromId="101" toId="172">
</dataflow>
<dataflow id="647" from="add2" to="sub" fromId="168" toId="172">
</dataflow>
<dataflow id="648" from="f_load" to="sub" fromId="101" toId="173">
</dataflow>
<dataflow id="649" from="add2" to="sub" fromId="168" toId="173">
</dataflow>
<dataflow id="650" from="sub" to="mul" fromId="173" toId="174">
</dataflow>
<dataflow id="652" from="StgValue_651" to="mul" fromId="651" toId="174">
</dataflow>
<dataflow id="653" from="sub" to="mul" fromId="173" toId="175">
</dataflow>
<dataflow id="654" from="StgValue_651" to="mul" fromId="651" toId="175">
</dataflow>
<dataflow id="655" from="sub" to="mul" fromId="173" toId="176">
</dataflow>
<dataflow id="656" from="StgValue_651" to="mul" fromId="651" toId="176">
</dataflow>
<dataflow id="657" from="sub" to="mul" fromId="173" toId="177">
</dataflow>
<dataflow id="658" from="StgValue_651" to="mul" fromId="651" toId="177">
</dataflow>
<dataflow id="659" from="sub" to="mul" fromId="173" toId="178">
</dataflow>
<dataflow id="660" from="StgValue_651" to="mul" fromId="651" toId="178">
</dataflow>
<dataflow id="661" from="vp" to="vp_addr" fromId="320" toId="179">
</dataflow>
<dataflow id="662" from="StgValue_447" to="vp_addr" fromId="447" toId="179">
</dataflow>
<dataflow id="663" from="zext_ln75_1" to="vp_addr" fromId="90" toId="179">
</dataflow>
<dataflow id="664" from="mul" to="store_ln75" fromId="178" toId="180">
</dataflow>
<dataflow id="665" from="vp_addr" to="store_ln75" fromId="179" toId="180">
</dataflow>
<dataflow id="666" from="gmem0_addr_1_read_1" to="bitcast_ln76_1" fromId="141" toId="181">
</dataflow>
<dataflow id="667" from="mul" to="dc" fromId="178" toId="182">
</dataflow>
<dataflow id="668" from="bitcast_ln76_1" to="dc" fromId="181" toId="182">
</dataflow>
<dataflow id="669" from="mul" to="dc" fromId="178" toId="183">
</dataflow>
<dataflow id="670" from="bitcast_ln76_1" to="dc" fromId="181" toId="183">
</dataflow>
<dataflow id="671" from="mul" to="dc" fromId="178" toId="184">
</dataflow>
<dataflow id="672" from="bitcast_ln76_1" to="dc" fromId="181" toId="184">
</dataflow>
<dataflow id="673" from="mul" to="dc" fromId="178" toId="185">
</dataflow>
<dataflow id="674" from="bitcast_ln76_1" to="dc" fromId="181" toId="185">
</dataflow>
<dataflow id="675" from="mul" to="dc" fromId="178" toId="186">
</dataflow>
<dataflow id="676" from="bitcast_ln76_1" to="dc" fromId="181" toId="186">
</dataflow>
<dataflow id="677" from="e" to="e_load_1" fromId="51" toId="187">
</dataflow>
<dataflow id="678" from="dc" to="data" fromId="186" toId="188">
</dataflow>
<dataflow id="679" from="data" to="trunc_ln508" fromId="188" toId="189">
</dataflow>
<dataflow id="680" from="data" to="trunc_ln80" fromId="188" toId="190">
</dataflow>
<dataflow id="682" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="t" fromId="681" toId="191">
</dataflow>
<dataflow id="684" from="StgValue_683" to="t" fromId="683" toId="191">
</dataflow>
<dataflow id="685" from="trunc_ln508" to="t" fromId="189" toId="191">
</dataflow>
<dataflow id="686" from="t" to="d" fromId="191" toId="192">
</dataflow>
<dataflow id="688" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_8" fromId="687" toId="193">
</dataflow>
<dataflow id="689" from="data" to="tmp_8" fromId="188" toId="193">
</dataflow>
<dataflow id="691" from="StgValue_690" to="tmp_8" fromId="690" toId="193">
</dataflow>
<dataflow id="693" from="StgValue_692" to="tmp_8" fromId="692" toId="193">
</dataflow>
<dataflow id="694" from="tmp_8" to="icmp_ln80" fromId="193" toId="194">
</dataflow>
<dataflow id="696" from="StgValue_695" to="icmp_ln80" fromId="695" toId="194">
</dataflow>
<dataflow id="697" from="trunc_ln80" to="icmp_ln80_1" fromId="190" toId="195">
</dataflow>
<dataflow id="699" from="StgValue_698" to="icmp_ln80_1" fromId="698" toId="195">
</dataflow>
<dataflow id="700" from="d" to="tmp_s" fromId="192" toId="196">
</dataflow>
<dataflow id="701" from="e_load_1" to="tmp_s" fromId="187" toId="196">
</dataflow>
<dataflow id="703" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="702" toId="197">
</dataflow>
<dataflow id="705" from="VITIS_LOOP_69_2_VITIS_LOOP_71_3_str" to="specloopname_ln0" fromId="704" toId="197">
</dataflow>
<dataflow id="707" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="706" toId="198">
</dataflow>
<dataflow id="709" from="StgValue_708" to="speclooptripcount_ln0" fromId="708" toId="198">
</dataflow>
<dataflow id="710" from="StgValue_708" to="speclooptripcount_ln0" fromId="708" toId="198">
</dataflow>
<dataflow id="711" from="StgValue_708" to="speclooptripcount_ln0" fromId="708" toId="198">
</dataflow>
<dataflow id="712" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="381" toId="199">
</dataflow>
<dataflow id="713" from="StgValue_355" to="specpipeline_ln0" fromId="355" toId="199">
</dataflow>
<dataflow id="714" from="StgValue_335" to="specpipeline_ln0" fromId="335" toId="199">
</dataflow>
<dataflow id="715" from="StgValue_323" to="specpipeline_ln0" fromId="323" toId="199">
</dataflow>
<dataflow id="716" from="StgValue_335" to="specpipeline_ln0" fromId="335" toId="199">
</dataflow>
<dataflow id="717" from="p_str" to="specpipeline_ln0" fromId="387" toId="199">
</dataflow>
<dataflow id="718" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="702" toId="200">
</dataflow>
<dataflow id="720" from="empty_12" to="specloopname_ln71" fromId="719" toId="200">
</dataflow>
<dataflow id="721" from="e_load_1" to="bitcast_ln80" fromId="187" toId="201">
</dataflow>
<dataflow id="722" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_9" fromId="687" toId="202">
</dataflow>
<dataflow id="723" from="bitcast_ln80" to="tmp_9" fromId="201" toId="202">
</dataflow>
<dataflow id="724" from="StgValue_690" to="tmp_9" fromId="690" toId="202">
</dataflow>
<dataflow id="725" from="StgValue_692" to="tmp_9" fromId="692" toId="202">
</dataflow>
<dataflow id="726" from="bitcast_ln80" to="trunc_ln80_1" fromId="201" toId="203">
</dataflow>
<dataflow id="727" from="icmp_ln80_1" to="or_ln80" fromId="195" toId="204">
</dataflow>
<dataflow id="728" from="icmp_ln80" to="or_ln80" fromId="194" toId="204">
</dataflow>
<dataflow id="729" from="tmp_9" to="icmp_ln80_2" fromId="202" toId="205">
</dataflow>
<dataflow id="730" from="StgValue_695" to="icmp_ln80_2" fromId="695" toId="205">
</dataflow>
<dataflow id="731" from="trunc_ln80_1" to="icmp_ln80_3" fromId="203" toId="206">
</dataflow>
<dataflow id="732" from="StgValue_698" to="icmp_ln80_3" fromId="698" toId="206">
</dataflow>
<dataflow id="733" from="icmp_ln80_3" to="or_ln80_1" fromId="206" toId="207">
</dataflow>
<dataflow id="734" from="icmp_ln80_2" to="or_ln80_1" fromId="205" toId="207">
</dataflow>
<dataflow id="735" from="d" to="tmp_s" fromId="192" toId="208">
</dataflow>
<dataflow id="736" from="e_load_1" to="tmp_s" fromId="187" toId="208">
</dataflow>
<dataflow id="737" from="tmp_s" to="and_ln80" fromId="208" toId="209">
</dataflow>
<dataflow id="738" from="or_ln80" to="and_ln80" fromId="204" toId="209">
</dataflow>
<dataflow id="739" from="and_ln80" to="and_ln80_1" fromId="209" toId="210">
</dataflow>
<dataflow id="740" from="or_ln80_1" to="and_ln80_1" fromId="207" toId="210">
</dataflow>
<dataflow id="741" from="and_ln80_1" to="e_2" fromId="210" toId="211">
</dataflow>
<dataflow id="742" from="d" to="e_2" fromId="192" toId="211">
</dataflow>
<dataflow id="743" from="e_load_1" to="e_2" fromId="187" toId="211">
</dataflow>
<dataflow id="744" from="e_2" to="store_ln71" fromId="211" toId="212">
</dataflow>
<dataflow id="745" from="e" to="store_ln71" fromId="51" toId="212">
</dataflow>
<dataflow id="746" from="e" to="e_load" fromId="51" toId="214">
</dataflow>
<dataflow id="748" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="747" toId="215">
</dataflow>
<dataflow id="749" from="e_2_out" to="write_ln0" fromId="321" toId="215">
</dataflow>
<dataflow id="750" from="e_load" to="write_ln0" fromId="214" toId="215">
</dataflow>
<dataflow id="751" from="icmp_ln69" to="StgValue_2" fromId="69" toId="2">
</dataflow>
<dataflow id="752" from="icmp_ln69" to="StgValue_3" fromId="69" toId="3">
</dataflow>
<dataflow id="753" from="icmp_ln69" to="StgValue_4" fromId="69" toId="4">
</dataflow>
<dataflow id="754" from="icmp_ln69" to="StgValue_5" fromId="69" toId="5">
</dataflow>
<dataflow id="755" from="icmp_ln69" to="StgValue_6" fromId="69" toId="6">
</dataflow>
<dataflow id="756" from="icmp_ln69" to="StgValue_44" fromId="69" toId="44">
</dataflow>
</dataflows>


</stg>
