
c2_12_Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047a4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080048b4  080048b4  000058b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004900  08004900  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004900  08004900  00006064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004900  08004900  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004900  08004900  00005900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004904  08004904  00005904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004908  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f48  20000064  0800496c  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fac  0800496c  00006fac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000104f6  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000299c  00000000  00000000  00016583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  00018f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c33  00000000  00000000  00019ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f4e  00000000  00000000  0001aaf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012526  00000000  00000000  00033a41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091de6  00000000  00000000  00045f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7d4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004388  00000000  00000000  000d7d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000dc118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	0800489c 	.word	0x0800489c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	0800489c 	.word	0x0800489c

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b086      	sub	sp, #24
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 faf5 	bl	8000744 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f865 	bl	8000228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f8c9 	bl	80002f4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f89d 	bl	80002a0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  status =xTaskCreate(UartSend_handler, "UartSend", 200, str_data,2, &UartSend_handle);
 8000166:	4b28      	ldr	r3, [pc, #160]	@ (8000208 <main+0xb8>)
 8000168:	9301      	str	r3, [sp, #4]
 800016a:	2302      	movs	r3, #2
 800016c:	9300      	str	r3, [sp, #0]
 800016e:	4b27      	ldr	r3, [pc, #156]	@ (800020c <main+0xbc>)
 8000170:	22c8      	movs	r2, #200	@ 0xc8
 8000172:	4927      	ldr	r1, [pc, #156]	@ (8000210 <main+0xc0>)
 8000174:	4827      	ldr	r0, [pc, #156]	@ (8000214 <main+0xc4>)
 8000176:	f002 ff69 	bl	800304c <xTaskCreate>
 800017a:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS );
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	2b01      	cmp	r3, #1
 8000180:	d00b      	beq.n	800019a <main+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000186:	f383 8811 	msr	BASEPRI, r3
 800018a:	f3bf 8f6f 	isb	sy
 800018e:	f3bf 8f4f 	dsb	sy
 8000192:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000194:	bf00      	nop
 8000196:	bf00      	nop
 8000198:	e7fd      	b.n	8000196 <main+0x46>
  status =xTaskCreate(Print_handler, "Print", 200, NULL,2, &Print_handle);
 800019a:	4b1f      	ldr	r3, [pc, #124]	@ (8000218 <main+0xc8>)
 800019c:	9301      	str	r3, [sp, #4]
 800019e:	2302      	movs	r3, #2
 80001a0:	9300      	str	r3, [sp, #0]
 80001a2:	2300      	movs	r3, #0
 80001a4:	22c8      	movs	r2, #200	@ 0xc8
 80001a6:	491d      	ldr	r1, [pc, #116]	@ (800021c <main+0xcc>)
 80001a8:	481d      	ldr	r0, [pc, #116]	@ (8000220 <main+0xd0>)
 80001aa:	f002 ff4f 	bl	800304c <xTaskCreate>
 80001ae:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS );
 80001b0:	68fb      	ldr	r3, [r7, #12]
 80001b2:	2b01      	cmp	r3, #1
 80001b4:	d00b      	beq.n	80001ce <main+0x7e>
        __asm volatile
 80001b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001ba:	f383 8811 	msr	BASEPRI, r3
 80001be:	f3bf 8f6f 	isb	sy
 80001c2:	f3bf 8f4f 	dsb	sy
 80001c6:	607b      	str	r3, [r7, #4]
    }
 80001c8:	bf00      	nop
 80001ca:	bf00      	nop
 80001cc:	e7fd      	b.n	80001ca <main+0x7a>

  QueueTx_handle = xQueueCreate(50,sizeof(char));
 80001ce:	2200      	movs	r2, #0
 80001d0:	2101      	movs	r1, #1
 80001d2:	2032      	movs	r0, #50	@ 0x32
 80001d4:	f002 fbc4 	bl	8002960 <xQueueGenericCreate>
 80001d8:	4603      	mov	r3, r0
 80001da:	4a12      	ldr	r2, [pc, #72]	@ (8000224 <main+0xd4>)
 80001dc:	6013      	str	r3, [r2, #0]
  configASSERT(QueueTx_handle != NULL );
 80001de:	4b11      	ldr	r3, [pc, #68]	@ (8000224 <main+0xd4>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d10b      	bne.n	80001fe <main+0xae>
        __asm volatile
 80001e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001ea:	f383 8811 	msr	BASEPRI, r3
 80001ee:	f3bf 8f6f 	isb	sy
 80001f2:	f3bf 8f4f 	dsb	sy
 80001f6:	603b      	str	r3, [r7, #0]
    }
 80001f8:	bf00      	nop
 80001fa:	bf00      	nop
 80001fc:	e7fd      	b.n	80001fa <main+0xaa>
  vTaskStartScheduler();
 80001fe:	f003 f8ad 	bl	800335c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000202:	bf00      	nop
 8000204:	e7fd      	b.n	8000202 <main+0xb2>
 8000206:	bf00      	nop
 8000208:	200000c8 	.word	0x200000c8
 800020c:	20000000 	.word	0x20000000
 8000210:	080048b4 	.word	0x080048b4
 8000214:	0800039d 	.word	0x0800039d
 8000218:	200000cc 	.word	0x200000cc
 800021c:	080048c0 	.word	0x080048c0
 8000220:	08000405 	.word	0x08000405
 8000224:	200000d0 	.word	0x200000d0

08000228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b090      	sub	sp, #64	@ 0x40
 800022c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022e:	f107 0318 	add.w	r3, r7, #24
 8000232:	2228      	movs	r2, #40	@ 0x28
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f004 fa42 	bl	80046c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]
 8000248:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800024a:	2302      	movs	r3, #2
 800024c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024e:	2301      	movs	r3, #1
 8000250:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000252:	2310      	movs	r3, #16
 8000254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000256:	2300      	movs	r3, #0
 8000258:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025a:	f107 0318 	add.w	r3, r7, #24
 800025e:	4618      	mov	r0, r3
 8000260:	f000 fdd0 	bl	8000e04 <HAL_RCC_OscConfig>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800026a:	f000 f907 	bl	800047c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026e:	230f      	movs	r3, #15
 8000270:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000272:	2300      	movs	r3, #0
 8000274:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800027a:	2300      	movs	r3, #0
 800027c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800027e:	2300      	movs	r3, #0
 8000280:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000282:	1d3b      	adds	r3, r7, #4
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f001 f83e 	bl	8001308 <HAL_RCC_ClockConfig>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000292:	f000 f8f3 	bl	800047c <Error_Handler>
  }
}
 8000296:	bf00      	nop
 8000298:	3740      	adds	r7, #64	@ 0x40
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
	...

080002a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002a4:	4b11      	ldr	r3, [pc, #68]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002a6:	4a12      	ldr	r2, [pc, #72]	@ (80002f0 <MX_USART1_UART_Init+0x50>)
 80002a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002aa:	4b10      	ldr	r3, [pc, #64]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002b2:	4b0e      	ldr	r3, [pc, #56]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002b8:	4b0c      	ldr	r3, [pc, #48]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002be:	4b0b      	ldr	r3, [pc, #44]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002c4:	4b09      	ldr	r3, [pc, #36]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002c6:	220c      	movs	r2, #12
 80002c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ca:	4b08      	ldr	r3, [pc, #32]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002d0:	4b06      	ldr	r3, [pc, #24]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002d6:	4805      	ldr	r0, [pc, #20]	@ (80002ec <MX_USART1_UART_Init+0x4c>)
 80002d8:	f001 fc12 	bl	8001b00 <HAL_UART_Init>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002e2:	f000 f8cb 	bl	800047c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002e6:	bf00      	nop
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	20000080 	.word	0x20000080
 80002f0:	40013800 	.word	0x40013800

080002f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b086      	sub	sp, #24
 80002f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002fa:	f107 0308 	add.w	r3, r7, #8
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000308:	4b21      	ldr	r3, [pc, #132]	@ (8000390 <MX_GPIO_Init+0x9c>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	4a20      	ldr	r2, [pc, #128]	@ (8000390 <MX_GPIO_Init+0x9c>)
 800030e:	f043 0310 	orr.w	r3, r3, #16
 8000312:	6193      	str	r3, [r2, #24]
 8000314:	4b1e      	ldr	r3, [pc, #120]	@ (8000390 <MX_GPIO_Init+0x9c>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	f003 0310 	and.w	r3, r3, #16
 800031c:	607b      	str	r3, [r7, #4]
 800031e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000320:	4b1b      	ldr	r3, [pc, #108]	@ (8000390 <MX_GPIO_Init+0x9c>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	4a1a      	ldr	r2, [pc, #104]	@ (8000390 <MX_GPIO_Init+0x9c>)
 8000326:	f043 0304 	orr.w	r3, r3, #4
 800032a:	6193      	str	r3, [r2, #24]
 800032c:	4b18      	ldr	r3, [pc, #96]	@ (8000390 <MX_GPIO_Init+0x9c>)
 800032e:	699b      	ldr	r3, [r3, #24]
 8000330:	f003 0304 	and.w	r3, r3, #4
 8000334:	603b      	str	r3, [r7, #0]
 8000336:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000338:	2200      	movs	r2, #0
 800033a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800033e:	4815      	ldr	r0, [pc, #84]	@ (8000394 <MX_GPIO_Init+0xa0>)
 8000340:	f000 fd48 	bl	8000dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000344:	2200      	movs	r2, #0
 8000346:	2107      	movs	r1, #7
 8000348:	4813      	ldr	r0, [pc, #76]	@ (8000398 <MX_GPIO_Init+0xa4>)
 800034a:	f000 fd43 	bl	8000dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800034e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000352:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000354:	2301      	movs	r3, #1
 8000356:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000358:	2300      	movs	r3, #0
 800035a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800035c:	2302      	movs	r3, #2
 800035e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000360:	f107 0308 	add.w	r3, r7, #8
 8000364:	4619      	mov	r1, r3
 8000366:	480b      	ldr	r0, [pc, #44]	@ (8000394 <MX_GPIO_Init+0xa0>)
 8000368:	f000 fbb0 	bl	8000acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800036c:	2307      	movs	r3, #7
 800036e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000370:	2301      	movs	r3, #1
 8000372:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000374:	2300      	movs	r3, #0
 8000376:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000378:	2302      	movs	r3, #2
 800037a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037c:	f107 0308 	add.w	r3, r7, #8
 8000380:	4619      	mov	r1, r3
 8000382:	4805      	ldr	r0, [pc, #20]	@ (8000398 <MX_GPIO_Init+0xa4>)
 8000384:	f000 fba2 	bl	8000acc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000388:	bf00      	nop
 800038a:	3718      	adds	r7, #24
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40021000 	.word	0x40021000
 8000394:	40011000 	.word	0x40011000
 8000398:	40010800 	.word	0x40010800

0800039c <UartSend_handler>:

/* USER CODE BEGIN 4 */
void UartSend_handler(void *pvparamter){
 800039c:	b580      	push	{r7, lr}
 800039e:	b086      	sub	sp, #24
 80003a0:	af02      	add	r7, sp, #8
 80003a2:	6078      	str	r0, [r7, #4]
char *str = (char*)pvparamter;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	60fb      	str	r3, [r7, #12]

	while(1){
		while(*str != '\0'){
 80003a8:	e009      	b.n	80003be <UartSend_handler+0x22>
			xQueueSendToBack(QueueTx_handle,str,0);
 80003aa:	4b14      	ldr	r3, [pc, #80]	@ (80003fc <UartSend_handler+0x60>)
 80003ac:	6818      	ldr	r0, [r3, #0]
 80003ae:	2300      	movs	r3, #0
 80003b0:	2200      	movs	r2, #0
 80003b2:	68f9      	ldr	r1, [r7, #12]
 80003b4:	f002 fb56 	bl	8002a64 <xQueueGenericSend>
			str++;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	3301      	adds	r3, #1
 80003bc:	60fb      	str	r3, [r7, #12]
		while(*str != '\0'){
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d1f1      	bne.n	80003aa <UartSend_handler+0xe>
		}
		char nullChar = '\0';
 80003c6:	2300      	movs	r3, #0
 80003c8:	72fb      	strb	r3, [r7, #11]
		xQueueSendToBack(QueueTx_handle,(void*)&nullChar,0);
 80003ca:	4b0c      	ldr	r3, [pc, #48]	@ (80003fc <UartSend_handler+0x60>)
 80003cc:	6818      	ldr	r0, [r3, #0]
 80003ce:	f107 010b 	add.w	r1, r7, #11
 80003d2:	2300      	movs	r3, #0
 80003d4:	2200      	movs	r2, #0
 80003d6:	f002 fb45 	bl	8002a64 <xQueueGenericSend>
		str = (char*)pvparamter;
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	60fb      	str	r3, [r7, #12]


		xTaskNotify(Print_handle,0,eNoAction);
 80003de:	4b08      	ldr	r3, [pc, #32]	@ (8000400 <UartSend_handler+0x64>)
 80003e0:	6818      	ldr	r0, [r3, #0]
 80003e2:	2300      	movs	r3, #0
 80003e4:	9300      	str	r3, [sp, #0]
 80003e6:	2300      	movs	r3, #0
 80003e8:	2200      	movs	r2, #0
 80003ea:	2100      	movs	r1, #0
 80003ec:	f003 fcb8 	bl	8003d60 <xTaskGenericNotify>

		vTaskDelay(pdMS_TO_TICKS(1000));
 80003f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003f4:	f002 ff7c 	bl	80032f0 <vTaskDelay>
	while(1){
 80003f8:	e7d6      	b.n	80003a8 <UartSend_handler+0xc>
 80003fa:	bf00      	nop
 80003fc:	200000d0 	.word	0x200000d0
 8000400:	200000cc 	.word	0x200000cc

08000404 <Print_handler>:
	}
}


void Print_handler(void *pvparameter){
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af02      	add	r7, sp, #8
 800040a:	6078      	str	r0, [r7, #4]
	char send_data = '0';
 800040c:	2330      	movs	r3, #48	@ 0x30
 800040e:	73fb      	strb	r3, [r7, #15]

	while(1){
		xTaskNotifyWait(0x0,0x0,NULL,portMAX_DELAY);
 8000410:	f04f 33ff 	mov.w	r3, #4294967295
 8000414:	9300      	str	r3, [sp, #0]
 8000416:	2300      	movs	r3, #0
 8000418:	2200      	movs	r2, #0
 800041a:	2100      	movs	r1, #0
 800041c:	2000      	movs	r0, #0
 800041e:	f003 fc1f 	bl	8003c60 <xTaskGenericNotifyWait>
	do{
			xQueueReceive(QueueTx_handle, &send_data, 0);
 8000422:	4b0b      	ldr	r3, [pc, #44]	@ (8000450 <Print_handler+0x4c>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f107 010f 	add.w	r1, r7, #15
 800042a:	2200      	movs	r2, #0
 800042c:	4618      	mov	r0, r3
 800042e:	f002 fc1b 	bl	8002c68 <xQueueReceive>
			HAL_UART_Transmit(&huart1, (uint8_t*)&send_data,sizeof(send_data) , 1000);
 8000432:	f107 010f 	add.w	r1, r7, #15
 8000436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800043a:	2201      	movs	r2, #1
 800043c:	4805      	ldr	r0, [pc, #20]	@ (8000454 <Print_handler+0x50>)
 800043e:	f001 fbaf 	bl	8001ba0 <HAL_UART_Transmit>
		}while(send_data !='\0');
 8000442:	7bfb      	ldrb	r3, [r7, #15]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d1ec      	bne.n	8000422 <Print_handler+0x1e>
	send_data = '0';
 8000448:	2330      	movs	r3, #48	@ 0x30
 800044a:	73fb      	strb	r3, [r7, #15]
		xTaskNotifyWait(0x0,0x0,NULL,portMAX_DELAY);
 800044c:	e7e0      	b.n	8000410 <Print_handler+0xc>
 800044e:	bf00      	nop
 8000450:	200000d0 	.word	0x200000d0
 8000454:	20000080 	.word	0x20000080

08000458 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a04      	ldr	r2, [pc, #16]	@ (8000478 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000466:	4293      	cmp	r3, r2
 8000468:	d101      	bne.n	800046e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800046a:	f000 f981 	bl	8000770 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40000800 	.word	0x40000800

0800047c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000480:	b672      	cpsid	i
}
 8000482:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000484:	bf00      	nop
 8000486:	e7fd      	b.n	8000484 <Error_Handler+0x8>

08000488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	b085      	sub	sp, #20
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800048e:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <HAL_MspInit+0x5c>)
 8000490:	699b      	ldr	r3, [r3, #24]
 8000492:	4a14      	ldr	r2, [pc, #80]	@ (80004e4 <HAL_MspInit+0x5c>)
 8000494:	f043 0301 	orr.w	r3, r3, #1
 8000498:	6193      	str	r3, [r2, #24]
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <HAL_MspInit+0x5c>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	f003 0301 	and.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
 80004a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	4a0e      	ldr	r2, [pc, #56]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b0:	61d3      	str	r3, [r2, #28]
 80004b2:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80004be:	4b0a      	ldr	r3, [pc, #40]	@ (80004e8 <HAL_MspInit+0x60>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <HAL_MspInit+0x60>)
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010000 	.word	0x40010000

080004ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b088      	sub	sp, #32
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	605a      	str	r2, [r3, #4]
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a20      	ldr	r2, [pc, #128]	@ (8000588 <HAL_UART_MspInit+0x9c>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d139      	bne.n	8000580 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800050c:	4b1f      	ldr	r3, [pc, #124]	@ (800058c <HAL_UART_MspInit+0xa0>)
 800050e:	699b      	ldr	r3, [r3, #24]
 8000510:	4a1e      	ldr	r2, [pc, #120]	@ (800058c <HAL_UART_MspInit+0xa0>)
 8000512:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000516:	6193      	str	r3, [r2, #24]
 8000518:	4b1c      	ldr	r3, [pc, #112]	@ (800058c <HAL_UART_MspInit+0xa0>)
 800051a:	699b      	ldr	r3, [r3, #24]
 800051c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000524:	4b19      	ldr	r3, [pc, #100]	@ (800058c <HAL_UART_MspInit+0xa0>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a18      	ldr	r2, [pc, #96]	@ (800058c <HAL_UART_MspInit+0xa0>)
 800052a:	f043 0304 	orr.w	r3, r3, #4
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b16      	ldr	r3, [pc, #88]	@ (800058c <HAL_UART_MspInit+0xa0>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f003 0304 	and.w	r3, r3, #4
 8000538:	60bb      	str	r3, [r7, #8]
 800053a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800053c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000540:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000542:	2302      	movs	r3, #2
 8000544:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000546:	2303      	movs	r3, #3
 8000548:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054a:	f107 0310 	add.w	r3, r7, #16
 800054e:	4619      	mov	r1, r3
 8000550:	480f      	ldr	r0, [pc, #60]	@ (8000590 <HAL_UART_MspInit+0xa4>)
 8000552:	f000 fabb 	bl	8000acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000556:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800055a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800055c:	2300      	movs	r3, #0
 800055e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000560:	2300      	movs	r3, #0
 8000562:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	4619      	mov	r1, r3
 800056a:	4809      	ldr	r0, [pc, #36]	@ (8000590 <HAL_UART_MspInit+0xa4>)
 800056c:	f000 faae 	bl	8000acc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8000570:	2200      	movs	r2, #0
 8000572:	2106      	movs	r1, #6
 8000574:	2025      	movs	r0, #37	@ 0x25
 8000576:	f000 f9cc 	bl	8000912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800057a:	2025      	movs	r0, #37	@ 0x25
 800057c:	f000 f9e5 	bl	800094a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000580:	bf00      	nop
 8000582:	3720      	adds	r7, #32
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	40013800 	.word	0x40013800
 800058c:	40021000 	.word	0x40021000
 8000590:	40010800 	.word	0x40010800

08000594 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08e      	sub	sp, #56	@ 0x38
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800059c:	2300      	movs	r3, #0
 800059e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80005a0:	2300      	movs	r3, #0
 80005a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80005aa:	4b34      	ldr	r3, [pc, #208]	@ (800067c <HAL_InitTick+0xe8>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	4a33      	ldr	r2, [pc, #204]	@ (800067c <HAL_InitTick+0xe8>)
 80005b0:	f043 0304 	orr.w	r3, r3, #4
 80005b4:	61d3      	str	r3, [r2, #28]
 80005b6:	4b31      	ldr	r3, [pc, #196]	@ (800067c <HAL_InitTick+0xe8>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	f003 0304 	and.w	r3, r3, #4
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005c2:	f107 0210 	add.w	r2, r7, #16
 80005c6:	f107 0314 	add.w	r3, r7, #20
 80005ca:	4611      	mov	r1, r2
 80005cc:	4618      	mov	r0, r3
 80005ce:	f001 f80b 	bl	80015e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80005d2:	6a3b      	ldr	r3, [r7, #32]
 80005d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80005d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d103      	bne.n	80005e4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005dc:	f000 ffdc 	bl	8001598 <HAL_RCC_GetPCLK1Freq>
 80005e0:	6378      	str	r0, [r7, #52]	@ 0x34
 80005e2:	e004      	b.n	80005ee <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80005e4:	f000 ffd8 	bl	8001598 <HAL_RCC_GetPCLK1Freq>
 80005e8:	4603      	mov	r3, r0
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005f0:	4a23      	ldr	r2, [pc, #140]	@ (8000680 <HAL_InitTick+0xec>)
 80005f2:	fba2 2303 	umull	r2, r3, r2, r3
 80005f6:	0c9b      	lsrs	r3, r3, #18
 80005f8:	3b01      	subs	r3, #1
 80005fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80005fc:	4b21      	ldr	r3, [pc, #132]	@ (8000684 <HAL_InitTick+0xf0>)
 80005fe:	4a22      	ldr	r2, [pc, #136]	@ (8000688 <HAL_InitTick+0xf4>)
 8000600:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000602:	4b20      	ldr	r3, [pc, #128]	@ (8000684 <HAL_InitTick+0xf0>)
 8000604:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000608:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800060a:	4a1e      	ldr	r2, [pc, #120]	@ (8000684 <HAL_InitTick+0xf0>)
 800060c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800060e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000610:	4b1c      	ldr	r3, [pc, #112]	@ (8000684 <HAL_InitTick+0xf0>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000616:	4b1b      	ldr	r3, [pc, #108]	@ (8000684 <HAL_InitTick+0xf0>)
 8000618:	2200      	movs	r2, #0
 800061a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800061c:	4b19      	ldr	r3, [pc, #100]	@ (8000684 <HAL_InitTick+0xf0>)
 800061e:	2200      	movs	r2, #0
 8000620:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000622:	4818      	ldr	r0, [pc, #96]	@ (8000684 <HAL_InitTick+0xf0>)
 8000624:	f001 f82e 	bl	8001684 <HAL_TIM_Base_Init>
 8000628:	4603      	mov	r3, r0
 800062a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800062e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000632:	2b00      	cmp	r3, #0
 8000634:	d11b      	bne.n	800066e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000636:	4813      	ldr	r0, [pc, #76]	@ (8000684 <HAL_InitTick+0xf0>)
 8000638:	f001 f87c 	bl	8001734 <HAL_TIM_Base_Start_IT>
 800063c:	4603      	mov	r3, r0
 800063e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000642:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000646:	2b00      	cmp	r3, #0
 8000648:	d111      	bne.n	800066e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800064a:	201e      	movs	r0, #30
 800064c:	f000 f97d 	bl	800094a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2b0f      	cmp	r3, #15
 8000654:	d808      	bhi.n	8000668 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000656:	2200      	movs	r2, #0
 8000658:	6879      	ldr	r1, [r7, #4]
 800065a:	201e      	movs	r0, #30
 800065c:	f000 f959 	bl	8000912 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000660:	4a0a      	ldr	r2, [pc, #40]	@ (800068c <HAL_InitTick+0xf8>)
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6013      	str	r3, [r2, #0]
 8000666:	e002      	b.n	800066e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000668:	2301      	movs	r3, #1
 800066a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800066e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000672:	4618      	mov	r0, r3
 8000674:	3738      	adds	r7, #56	@ 0x38
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40021000 	.word	0x40021000
 8000680:	431bde83 	.word	0x431bde83
 8000684:	200000d4 	.word	0x200000d4
 8000688:	40000800 	.word	0x40000800
 800068c:	20000008 	.word	0x20000008

08000690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <NMI_Handler+0x4>

08000698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <HardFault_Handler+0x4>

080006a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <MemManage_Handler+0x4>

080006a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <BusFault_Handler+0x4>

080006b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006b4:	bf00      	nop
 80006b6:	e7fd      	b.n	80006b4 <UsageFault_Handler+0x4>

080006b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr

080006c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80006c8:	4802      	ldr	r0, [pc, #8]	@ (80006d4 <TIM4_IRQHandler+0x10>)
 80006ca:	f001 f885 	bl	80017d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200000d4 	.word	0x200000d4

080006d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80006dc:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <USART1_IRQHandler+0x10>)
 80006de:	f001 faeb 	bl	8001cb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000080 	.word	0x20000080

080006ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr

080006f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006f8:	f7ff fff8 	bl	80006ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006fc:	480b      	ldr	r0, [pc, #44]	@ (800072c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006fe:	490c      	ldr	r1, [pc, #48]	@ (8000730 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000700:	4a0c      	ldr	r2, [pc, #48]	@ (8000734 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000704:	e002      	b.n	800070c <LoopCopyDataInit>

08000706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800070a:	3304      	adds	r3, #4

0800070c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800070c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800070e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000710:	d3f9      	bcc.n	8000706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000712:	4a09      	ldr	r2, [pc, #36]	@ (8000738 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000714:	4c09      	ldr	r4, [pc, #36]	@ (800073c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000718:	e001      	b.n	800071e <LoopFillZerobss>

0800071a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800071a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800071c:	3204      	adds	r2, #4

0800071e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800071e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000720:	d3fb      	bcc.n	800071a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000722:	f004 f833 	bl	800478c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000726:	f7ff fd13 	bl	8000150 <main>
  bx lr
 800072a:	4770      	bx	lr
  ldr r0, =_sdata
 800072c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000730:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000734:	08004908 	.word	0x08004908
  ldr r2, =_sbss
 8000738:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800073c:	20000fac 	.word	0x20000fac

08000740 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000740:	e7fe      	b.n	8000740 <ADC1_2_IRQHandler>
	...

08000744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000748:	4b08      	ldr	r3, [pc, #32]	@ (800076c <HAL_Init+0x28>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a07      	ldr	r2, [pc, #28]	@ (800076c <HAL_Init+0x28>)
 800074e:	f043 0310 	orr.w	r3, r3, #16
 8000752:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000754:	2003      	movs	r0, #3
 8000756:	f000 f8d1 	bl	80008fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800075a:	200f      	movs	r0, #15
 800075c:	f7ff ff1a 	bl	8000594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000760:	f7ff fe92 	bl	8000488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000764:	2300      	movs	r3, #0
}
 8000766:	4618      	mov	r0, r3
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40022000 	.word	0x40022000

08000770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000774:	4b05      	ldr	r3, [pc, #20]	@ (800078c <HAL_IncTick+0x1c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	461a      	mov	r2, r3
 800077a:	4b05      	ldr	r3, [pc, #20]	@ (8000790 <HAL_IncTick+0x20>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4413      	add	r3, r2
 8000780:	4a03      	ldr	r2, [pc, #12]	@ (8000790 <HAL_IncTick+0x20>)
 8000782:	6013      	str	r3, [r2, #0]
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	2000000c 	.word	0x2000000c
 8000790:	2000011c 	.word	0x2000011c

08000794 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return uwTick;
 8000798:	4b02      	ldr	r3, [pc, #8]	@ (80007a4 <HAL_GetTick+0x10>)
 800079a:	681b      	ldr	r3, [r3, #0]
}
 800079c:	4618      	mov	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	bc80      	pop	{r7}
 80007a2:	4770      	bx	lr
 80007a4:	2000011c 	.word	0x2000011c

080007a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <__NVIC_SetPriorityGrouping+0x44>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007be:	68ba      	ldr	r2, [r7, #8]
 80007c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007c4:	4013      	ands	r3, r2
 80007c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007da:	4a04      	ldr	r2, [pc, #16]	@ (80007ec <__NVIC_SetPriorityGrouping+0x44>)
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	60d3      	str	r3, [r2, #12]
}
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	e000ed00 	.word	0xe000ed00

080007f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f4:	4b04      	ldr	r3, [pc, #16]	@ (8000808 <__NVIC_GetPriorityGrouping+0x18>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	0a1b      	lsrs	r3, r3, #8
 80007fa:	f003 0307 	and.w	r3, r3, #7
}
 80007fe:	4618      	mov	r0, r3
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081a:	2b00      	cmp	r3, #0
 800081c:	db0b      	blt.n	8000836 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	f003 021f 	and.w	r2, r3, #31
 8000824:	4906      	ldr	r1, [pc, #24]	@ (8000840 <__NVIC_EnableIRQ+0x34>)
 8000826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082a:	095b      	lsrs	r3, r3, #5
 800082c:	2001      	movs	r0, #1
 800082e:	fa00 f202 	lsl.w	r2, r0, r2
 8000832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000836:	bf00      	nop
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	e000e100 	.word	0xe000e100

08000844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	6039      	str	r1, [r7, #0]
 800084e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000854:	2b00      	cmp	r3, #0
 8000856:	db0a      	blt.n	800086e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	b2da      	uxtb	r2, r3
 800085c:	490c      	ldr	r1, [pc, #48]	@ (8000890 <__NVIC_SetPriority+0x4c>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	0112      	lsls	r2, r2, #4
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	440b      	add	r3, r1
 8000868:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800086c:	e00a      	b.n	8000884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4908      	ldr	r1, [pc, #32]	@ (8000894 <__NVIC_SetPriority+0x50>)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	f003 030f 	and.w	r3, r3, #15
 800087a:	3b04      	subs	r3, #4
 800087c:	0112      	lsls	r2, r2, #4
 800087e:	b2d2      	uxtb	r2, r2
 8000880:	440b      	add	r3, r1
 8000882:	761a      	strb	r2, [r3, #24]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	e000e100 	.word	0xe000e100
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000898:	b480      	push	{r7}
 800089a:	b089      	sub	sp, #36	@ 0x24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f1c3 0307 	rsb	r3, r3, #7
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	bf28      	it	cs
 80008b6:	2304      	movcs	r3, #4
 80008b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3304      	adds	r3, #4
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d902      	bls.n	80008c8 <NVIC_EncodePriority+0x30>
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	3b03      	subs	r3, #3
 80008c6:	e000      	b.n	80008ca <NVIC_EncodePriority+0x32>
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008cc:	f04f 32ff 	mov.w	r2, #4294967295
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	43da      	mvns	r2, r3
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	401a      	ands	r2, r3
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e0:	f04f 31ff 	mov.w	r1, #4294967295
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ea:	43d9      	mvns	r1, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f0:	4313      	orrs	r3, r2
         );
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3724      	adds	r7, #36	@ 0x24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr

080008fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff4f 	bl	80007a8 <__NVIC_SetPriorityGrouping>
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000912:	b580      	push	{r7, lr}
 8000914:	b086      	sub	sp, #24
 8000916:	af00      	add	r7, sp, #0
 8000918:	4603      	mov	r3, r0
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
 800091e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000924:	f7ff ff64 	bl	80007f0 <__NVIC_GetPriorityGrouping>
 8000928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	68b9      	ldr	r1, [r7, #8]
 800092e:	6978      	ldr	r0, [r7, #20]
 8000930:	f7ff ffb2 	bl	8000898 <NVIC_EncodePriority>
 8000934:	4602      	mov	r2, r0
 8000936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800093a:	4611      	mov	r1, r2
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff81 	bl	8000844 <__NVIC_SetPriority>
}
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	4603      	mov	r3, r0
 8000952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ff57 	bl	800080c <__NVIC_EnableIRQ>
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000966:	b480      	push	{r7}
 8000968:	b085      	sub	sp, #20
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800096e:	2300      	movs	r3, #0
 8000970:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000978:	b2db      	uxtb	r3, r3
 800097a:	2b02      	cmp	r3, #2
 800097c:	d008      	beq.n	8000990 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2204      	movs	r2, #4
 8000982:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2200      	movs	r2, #0
 8000988:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	e020      	b.n	80009d2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f022 020e 	bic.w	r2, r2, #14
 800099e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f022 0201 	bic.w	r2, r2, #1
 80009ae:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009b8:	2101      	movs	r1, #1
 80009ba:	fa01 f202 	lsl.w	r2, r1, r2
 80009be:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2201      	movs	r2, #1
 80009c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3714      	adds	r7, #20
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009e4:	2300      	movs	r3, #0
 80009e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	2b02      	cmp	r3, #2
 80009f2:	d005      	beq.n	8000a00 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2204      	movs	r2, #4
 80009f8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	73fb      	strb	r3, [r7, #15]
 80009fe:	e051      	b.n	8000aa4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f022 020e 	bic.w	r2, r2, #14
 8000a0e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f022 0201 	bic.w	r2, r2, #1
 8000a1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a22      	ldr	r2, [pc, #136]	@ (8000ab0 <HAL_DMA_Abort_IT+0xd4>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d029      	beq.n	8000a7e <HAL_DMA_Abort_IT+0xa2>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a21      	ldr	r2, [pc, #132]	@ (8000ab4 <HAL_DMA_Abort_IT+0xd8>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d022      	beq.n	8000a7a <HAL_DMA_Abort_IT+0x9e>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a1f      	ldr	r2, [pc, #124]	@ (8000ab8 <HAL_DMA_Abort_IT+0xdc>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d01a      	beq.n	8000a74 <HAL_DMA_Abort_IT+0x98>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a1e      	ldr	r2, [pc, #120]	@ (8000abc <HAL_DMA_Abort_IT+0xe0>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d012      	beq.n	8000a6e <HAL_DMA_Abort_IT+0x92>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <HAL_DMA_Abort_IT+0xe4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d00a      	beq.n	8000a68 <HAL_DMA_Abort_IT+0x8c>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac4 <HAL_DMA_Abort_IT+0xe8>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d102      	bne.n	8000a62 <HAL_DMA_Abort_IT+0x86>
 8000a5c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000a60:	e00e      	b.n	8000a80 <HAL_DMA_Abort_IT+0xa4>
 8000a62:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a66:	e00b      	b.n	8000a80 <HAL_DMA_Abort_IT+0xa4>
 8000a68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a6c:	e008      	b.n	8000a80 <HAL_DMA_Abort_IT+0xa4>
 8000a6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a72:	e005      	b.n	8000a80 <HAL_DMA_Abort_IT+0xa4>
 8000a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a78:	e002      	b.n	8000a80 <HAL_DMA_Abort_IT+0xa4>
 8000a7a:	2310      	movs	r3, #16
 8000a7c:	e000      	b.n	8000a80 <HAL_DMA_Abort_IT+0xa4>
 8000a7e:	2301      	movs	r3, #1
 8000a80:	4a11      	ldr	r2, [pc, #68]	@ (8000ac8 <HAL_DMA_Abort_IT+0xec>)
 8000a82:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2201      	movs	r2, #1
 8000a88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d003      	beq.n	8000aa4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	4798      	blx	r3
    } 
  }
  return status;
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40020008 	.word	0x40020008
 8000ab4:	4002001c 	.word	0x4002001c
 8000ab8:	40020030 	.word	0x40020030
 8000abc:	40020044 	.word	0x40020044
 8000ac0:	40020058 	.word	0x40020058
 8000ac4:	4002006c 	.word	0x4002006c
 8000ac8:	40020000 	.word	0x40020000

08000acc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b08b      	sub	sp, #44	@ 0x2c
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ade:	e169      	b.n	8000db4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	69fa      	ldr	r2, [r7, #28]
 8000af0:	4013      	ands	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	f040 8158 	bne.w	8000dae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	4a9a      	ldr	r2, [pc, #616]	@ (8000d6c <HAL_GPIO_Init+0x2a0>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d05e      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b08:	4a98      	ldr	r2, [pc, #608]	@ (8000d6c <HAL_GPIO_Init+0x2a0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d875      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b0e:	4a98      	ldr	r2, [pc, #608]	@ (8000d70 <HAL_GPIO_Init+0x2a4>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d058      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b14:	4a96      	ldr	r2, [pc, #600]	@ (8000d70 <HAL_GPIO_Init+0x2a4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d86f      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b1a:	4a96      	ldr	r2, [pc, #600]	@ (8000d74 <HAL_GPIO_Init+0x2a8>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d052      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b20:	4a94      	ldr	r2, [pc, #592]	@ (8000d74 <HAL_GPIO_Init+0x2a8>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d869      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b26:	4a94      	ldr	r2, [pc, #592]	@ (8000d78 <HAL_GPIO_Init+0x2ac>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d04c      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b2c:	4a92      	ldr	r2, [pc, #584]	@ (8000d78 <HAL_GPIO_Init+0x2ac>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d863      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b32:	4a92      	ldr	r2, [pc, #584]	@ (8000d7c <HAL_GPIO_Init+0x2b0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d046      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b38:	4a90      	ldr	r2, [pc, #576]	@ (8000d7c <HAL_GPIO_Init+0x2b0>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d85d      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b3e:	2b12      	cmp	r3, #18
 8000b40:	d82a      	bhi.n	8000b98 <HAL_GPIO_Init+0xcc>
 8000b42:	2b12      	cmp	r3, #18
 8000b44:	d859      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b46:	a201      	add	r2, pc, #4	@ (adr r2, 8000b4c <HAL_GPIO_Init+0x80>)
 8000b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b4c:	08000bc7 	.word	0x08000bc7
 8000b50:	08000ba1 	.word	0x08000ba1
 8000b54:	08000bb3 	.word	0x08000bb3
 8000b58:	08000bf5 	.word	0x08000bf5
 8000b5c:	08000bfb 	.word	0x08000bfb
 8000b60:	08000bfb 	.word	0x08000bfb
 8000b64:	08000bfb 	.word	0x08000bfb
 8000b68:	08000bfb 	.word	0x08000bfb
 8000b6c:	08000bfb 	.word	0x08000bfb
 8000b70:	08000bfb 	.word	0x08000bfb
 8000b74:	08000bfb 	.word	0x08000bfb
 8000b78:	08000bfb 	.word	0x08000bfb
 8000b7c:	08000bfb 	.word	0x08000bfb
 8000b80:	08000bfb 	.word	0x08000bfb
 8000b84:	08000bfb 	.word	0x08000bfb
 8000b88:	08000bfb 	.word	0x08000bfb
 8000b8c:	08000bfb 	.word	0x08000bfb
 8000b90:	08000ba9 	.word	0x08000ba9
 8000b94:	08000bbd 	.word	0x08000bbd
 8000b98:	4a79      	ldr	r2, [pc, #484]	@ (8000d80 <HAL_GPIO_Init+0x2b4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d013      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b9e:	e02c      	b.n	8000bfa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	623b      	str	r3, [r7, #32]
          break;
 8000ba6:	e029      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	3304      	adds	r3, #4
 8000bae:	623b      	str	r3, [r7, #32]
          break;
 8000bb0:	e024      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	623b      	str	r3, [r7, #32]
          break;
 8000bba:	e01f      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	330c      	adds	r3, #12
 8000bc2:	623b      	str	r3, [r7, #32]
          break;
 8000bc4:	e01a      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	623b      	str	r3, [r7, #32]
          break;
 8000bd2:	e013      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d105      	bne.n	8000be8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bdc:	2308      	movs	r3, #8
 8000bde:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	611a      	str	r2, [r3, #16]
          break;
 8000be6:	e009      	b.n	8000bfc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000be8:	2308      	movs	r3, #8
 8000bea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	69fa      	ldr	r2, [r7, #28]
 8000bf0:	615a      	str	r2, [r3, #20]
          break;
 8000bf2:	e003      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
          break;
 8000bf8:	e000      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          break;
 8000bfa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	2bff      	cmp	r3, #255	@ 0xff
 8000c00:	d801      	bhi.n	8000c06 <HAL_GPIO_Init+0x13a>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	e001      	b.n	8000c0a <HAL_GPIO_Init+0x13e>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3304      	adds	r3, #4
 8000c0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	2bff      	cmp	r3, #255	@ 0xff
 8000c10:	d802      	bhi.n	8000c18 <HAL_GPIO_Init+0x14c>
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	e002      	b.n	8000c1e <HAL_GPIO_Init+0x152>
 8000c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c1a:	3b08      	subs	r3, #8
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	210f      	movs	r1, #15
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	401a      	ands	r2, r3
 8000c30:	6a39      	ldr	r1, [r7, #32]
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	fa01 f303 	lsl.w	r3, r1, r3
 8000c38:	431a      	orrs	r2, r3
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f000 80b1 	beq.w	8000dae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a4c      	ldr	r2, [pc, #304]	@ (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b4a      	ldr	r3, [pc, #296]	@ (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c64:	4a48      	ldr	r2, [pc, #288]	@ (8000d88 <HAL_GPIO_Init+0x2bc>)
 8000c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	3302      	adds	r3, #2
 8000c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	220f      	movs	r2, #15
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	4013      	ands	r3, r2
 8000c86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a40      	ldr	r2, [pc, #256]	@ (8000d8c <HAL_GPIO_Init+0x2c0>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d013      	beq.n	8000cb8 <HAL_GPIO_Init+0x1ec>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a3f      	ldr	r2, [pc, #252]	@ (8000d90 <HAL_GPIO_Init+0x2c4>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d00d      	beq.n	8000cb4 <HAL_GPIO_Init+0x1e8>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d94 <HAL_GPIO_Init+0x2c8>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d007      	beq.n	8000cb0 <HAL_GPIO_Init+0x1e4>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a3d      	ldr	r2, [pc, #244]	@ (8000d98 <HAL_GPIO_Init+0x2cc>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d101      	bne.n	8000cac <HAL_GPIO_Init+0x1e0>
 8000ca8:	2303      	movs	r3, #3
 8000caa:	e006      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e004      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	e002      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e000      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cbc:	f002 0203 	and.w	r2, r2, #3
 8000cc0:	0092      	lsls	r2, r2, #2
 8000cc2:	4093      	lsls	r3, r2
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cca:	492f      	ldr	r1, [pc, #188]	@ (8000d88 <HAL_GPIO_Init+0x2bc>)
 8000ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	3302      	adds	r3, #2
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d006      	beq.n	8000cf2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	492c      	ldr	r1, [pc, #176]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	608b      	str	r3, [r1, #8]
 8000cf0:	e006      	b.n	8000d00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cf2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	4928      	ldr	r1, [pc, #160]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d006      	beq.n	8000d1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d0c:	4b23      	ldr	r3, [pc, #140]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	4922      	ldr	r1, [pc, #136]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	60cb      	str	r3, [r1, #12]
 8000d18:	e006      	b.n	8000d28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d1a:	4b20      	ldr	r3, [pc, #128]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d1c:	68da      	ldr	r2, [r3, #12]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	43db      	mvns	r3, r3
 8000d22:	491e      	ldr	r1, [pc, #120]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d24:	4013      	ands	r3, r2
 8000d26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d006      	beq.n	8000d42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d34:	4b19      	ldr	r3, [pc, #100]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	4918      	ldr	r1, [pc, #96]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	604b      	str	r3, [r1, #4]
 8000d40:	e006      	b.n	8000d50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d42:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	4914      	ldr	r1, [pc, #80]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d021      	beq.n	8000da0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	490e      	ldr	r1, [pc, #56]	@ (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	600b      	str	r3, [r1, #0]
 8000d68:	e021      	b.n	8000dae <HAL_GPIO_Init+0x2e2>
 8000d6a:	bf00      	nop
 8000d6c:	10320000 	.word	0x10320000
 8000d70:	10310000 	.word	0x10310000
 8000d74:	10220000 	.word	0x10220000
 8000d78:	10210000 	.word	0x10210000
 8000d7c:	10120000 	.word	0x10120000
 8000d80:	10110000 	.word	0x10110000
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010000 	.word	0x40010000
 8000d8c:	40010800 	.word	0x40010800
 8000d90:	40010c00 	.word	0x40010c00
 8000d94:	40011000 	.word	0x40011000
 8000d98:	40011400 	.word	0x40011400
 8000d9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000da0:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <HAL_GPIO_Init+0x304>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	43db      	mvns	r3, r3
 8000da8:	4909      	ldr	r1, [pc, #36]	@ (8000dd0 <HAL_GPIO_Init+0x304>)
 8000daa:	4013      	ands	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db0:	3301      	adds	r3, #1
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dba:	fa22 f303 	lsr.w	r3, r2, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f47f ae8e 	bne.w	8000ae0 <HAL_GPIO_Init+0x14>
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	372c      	adds	r7, #44	@ 0x2c
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	40010400 	.word	0x40010400

08000dd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	807b      	strh	r3, [r7, #2]
 8000de0:	4613      	mov	r3, r2
 8000de2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000de4:	787b      	ldrb	r3, [r7, #1]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d003      	beq.n	8000df2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dea:	887a      	ldrh	r2, [r7, #2]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000df0:	e003      	b.n	8000dfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	041a      	lsls	r2, r3, #16
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	611a      	str	r2, [r3, #16]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr

08000e04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e272      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f000 8087 	beq.w	8000f32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e24:	4b92      	ldr	r3, [pc, #584]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 030c 	and.w	r3, r3, #12
 8000e2c:	2b04      	cmp	r3, #4
 8000e2e:	d00c      	beq.n	8000e4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e30:	4b8f      	ldr	r3, [pc, #572]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f003 030c 	and.w	r3, r3, #12
 8000e38:	2b08      	cmp	r3, #8
 8000e3a:	d112      	bne.n	8000e62 <HAL_RCC_OscConfig+0x5e>
 8000e3c:	4b8c      	ldr	r3, [pc, #560]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e48:	d10b      	bne.n	8000e62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e4a:	4b89      	ldr	r3, [pc, #548]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d06c      	beq.n	8000f30 <HAL_RCC_OscConfig+0x12c>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d168      	bne.n	8000f30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e24c      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e6a:	d106      	bne.n	8000e7a <HAL_RCC_OscConfig+0x76>
 8000e6c:	4b80      	ldr	r3, [pc, #512]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a7f      	ldr	r2, [pc, #508]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	e02e      	b.n	8000ed8 <HAL_RCC_OscConfig+0xd4>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d10c      	bne.n	8000e9c <HAL_RCC_OscConfig+0x98>
 8000e82:	4b7b      	ldr	r3, [pc, #492]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a7a      	ldr	r2, [pc, #488]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	4b78      	ldr	r3, [pc, #480]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a77      	ldr	r2, [pc, #476]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000e94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e01d      	b.n	8000ed8 <HAL_RCC_OscConfig+0xd4>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ea4:	d10c      	bne.n	8000ec0 <HAL_RCC_OscConfig+0xbc>
 8000ea6:	4b72      	ldr	r3, [pc, #456]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a71      	ldr	r2, [pc, #452]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eb0:	6013      	str	r3, [r2, #0]
 8000eb2:	4b6f      	ldr	r3, [pc, #444]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a6e      	ldr	r2, [pc, #440]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ebc:	6013      	str	r3, [r2, #0]
 8000ebe:	e00b      	b.n	8000ed8 <HAL_RCC_OscConfig+0xd4>
 8000ec0:	4b6b      	ldr	r3, [pc, #428]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a6a      	ldr	r2, [pc, #424]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	4b68      	ldr	r3, [pc, #416]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a67      	ldr	r2, [pc, #412]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000ed2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ed6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d013      	beq.n	8000f08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee0:	f7ff fc58 	bl	8000794 <HAL_GetTick>
 8000ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee6:	e008      	b.n	8000efa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee8:	f7ff fc54 	bl	8000794 <HAL_GetTick>
 8000eec:	4602      	mov	r2, r0
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b64      	cmp	r3, #100	@ 0x64
 8000ef4:	d901      	bls.n	8000efa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e200      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000efa:	4b5d      	ldr	r3, [pc, #372]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d0f0      	beq.n	8000ee8 <HAL_RCC_OscConfig+0xe4>
 8000f06:	e014      	b.n	8000f32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fc44 	bl	8000794 <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f10:	f7ff fc40 	bl	8000794 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b64      	cmp	r3, #100	@ 0x64
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e1ec      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f22:	4b53      	ldr	r3, [pc, #332]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d1f0      	bne.n	8000f10 <HAL_RCC_OscConfig+0x10c>
 8000f2e:	e000      	b.n	8000f32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d063      	beq.n	8001006 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f3e:	4b4c      	ldr	r3, [pc, #304]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 030c 	and.w	r3, r3, #12
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d00b      	beq.n	8000f62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f4a:	4b49      	ldr	r3, [pc, #292]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 030c 	and.w	r3, r3, #12
 8000f52:	2b08      	cmp	r3, #8
 8000f54:	d11c      	bne.n	8000f90 <HAL_RCC_OscConfig+0x18c>
 8000f56:	4b46      	ldr	r3, [pc, #280]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d116      	bne.n	8000f90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f62:	4b43      	ldr	r3, [pc, #268]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 0302 	and.w	r3, r3, #2
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d005      	beq.n	8000f7a <HAL_RCC_OscConfig+0x176>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	691b      	ldr	r3, [r3, #16]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d001      	beq.n	8000f7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e1c0      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	00db      	lsls	r3, r3, #3
 8000f88:	4939      	ldr	r1, [pc, #228]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8e:	e03a      	b.n	8001006 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	691b      	ldr	r3, [r3, #16]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d020      	beq.n	8000fda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f98:	4b36      	ldr	r3, [pc, #216]	@ (8001074 <HAL_RCC_OscConfig+0x270>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9e:	f7ff fbf9 	bl	8000794 <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fa6:	f7ff fbf5 	bl	8000794 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e1a1      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0302 	and.w	r3, r3, #2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0f0      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	00db      	lsls	r3, r3, #3
 8000fd2:	4927      	ldr	r1, [pc, #156]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	600b      	str	r3, [r1, #0]
 8000fd8:	e015      	b.n	8001006 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fda:	4b26      	ldr	r3, [pc, #152]	@ (8001074 <HAL_RCC_OscConfig+0x270>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fbd8 	bl	8000794 <HAL_GetTick>
 8000fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fe6:	e008      	b.n	8000ffa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fe8:	f7ff fbd4 	bl	8000794 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d901      	bls.n	8000ffa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e180      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1f0      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d03a      	beq.n	8001088 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d019      	beq.n	800104e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800101a:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <HAL_RCC_OscConfig+0x274>)
 800101c:	2201      	movs	r2, #1
 800101e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001020:	f7ff fbb8 	bl	8000794 <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001026:	e008      	b.n	800103a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001028:	f7ff fbb4 	bl	8000794 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b02      	cmp	r3, #2
 8001034:	d901      	bls.n	800103a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e160      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800103a:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <HAL_RCC_OscConfig+0x26c>)
 800103c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f0      	beq.n	8001028 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001046:	2001      	movs	r0, #1
 8001048:	f000 fafe 	bl	8001648 <RCC_Delay>
 800104c:	e01c      	b.n	8001088 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <HAL_RCC_OscConfig+0x274>)
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001054:	f7ff fb9e 	bl	8000794 <HAL_GetTick>
 8001058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800105a:	e00f      	b.n	800107c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800105c:	f7ff fb9a 	bl	8000794 <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	2b02      	cmp	r3, #2
 8001068:	d908      	bls.n	800107c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800106a:	2303      	movs	r3, #3
 800106c:	e146      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000
 8001074:	42420000 	.word	0x42420000
 8001078:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800107c:	4b92      	ldr	r3, [pc, #584]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800107e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001080:	f003 0302 	and.w	r3, r3, #2
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1e9      	bne.n	800105c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0304 	and.w	r3, r3, #4
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 80a6 	beq.w	80011e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001096:	2300      	movs	r3, #0
 8001098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800109a:	4b8b      	ldr	r3, [pc, #556]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d10d      	bne.n	80010c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010a6:	4b88      	ldr	r3, [pc, #544]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	4a87      	ldr	r2, [pc, #540]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010b0:	61d3      	str	r3, [r2, #28]
 80010b2:	4b85      	ldr	r3, [pc, #532]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010be:	2301      	movs	r3, #1
 80010c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c2:	4b82      	ldr	r3, [pc, #520]	@ (80012cc <HAL_RCC_OscConfig+0x4c8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d118      	bne.n	8001100 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010ce:	4b7f      	ldr	r3, [pc, #508]	@ (80012cc <HAL_RCC_OscConfig+0x4c8>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a7e      	ldr	r2, [pc, #504]	@ (80012cc <HAL_RCC_OscConfig+0x4c8>)
 80010d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010da:	f7ff fb5b 	bl	8000794 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010e2:	f7ff fb57 	bl	8000794 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b64      	cmp	r3, #100	@ 0x64
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e103      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f4:	4b75      	ldr	r3, [pc, #468]	@ (80012cc <HAL_RCC_OscConfig+0x4c8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0f0      	beq.n	80010e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d106      	bne.n	8001116 <HAL_RCC_OscConfig+0x312>
 8001108:	4b6f      	ldr	r3, [pc, #444]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800110a:	6a1b      	ldr	r3, [r3, #32]
 800110c:	4a6e      	ldr	r2, [pc, #440]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800110e:	f043 0301 	orr.w	r3, r3, #1
 8001112:	6213      	str	r3, [r2, #32]
 8001114:	e02d      	b.n	8001172 <HAL_RCC_OscConfig+0x36e>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10c      	bne.n	8001138 <HAL_RCC_OscConfig+0x334>
 800111e:	4b6a      	ldr	r3, [pc, #424]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	4a69      	ldr	r2, [pc, #420]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	f023 0301 	bic.w	r3, r3, #1
 8001128:	6213      	str	r3, [r2, #32]
 800112a:	4b67      	ldr	r3, [pc, #412]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	6a1b      	ldr	r3, [r3, #32]
 800112e:	4a66      	ldr	r2, [pc, #408]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001130:	f023 0304 	bic.w	r3, r3, #4
 8001134:	6213      	str	r3, [r2, #32]
 8001136:	e01c      	b.n	8001172 <HAL_RCC_OscConfig+0x36e>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	2b05      	cmp	r3, #5
 800113e:	d10c      	bne.n	800115a <HAL_RCC_OscConfig+0x356>
 8001140:	4b61      	ldr	r3, [pc, #388]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	4a60      	ldr	r2, [pc, #384]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001146:	f043 0304 	orr.w	r3, r3, #4
 800114a:	6213      	str	r3, [r2, #32]
 800114c:	4b5e      	ldr	r3, [pc, #376]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800114e:	6a1b      	ldr	r3, [r3, #32]
 8001150:	4a5d      	ldr	r2, [pc, #372]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6213      	str	r3, [r2, #32]
 8001158:	e00b      	b.n	8001172 <HAL_RCC_OscConfig+0x36e>
 800115a:	4b5b      	ldr	r3, [pc, #364]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800115c:	6a1b      	ldr	r3, [r3, #32]
 800115e:	4a5a      	ldr	r2, [pc, #360]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001160:	f023 0301 	bic.w	r3, r3, #1
 8001164:	6213      	str	r3, [r2, #32]
 8001166:	4b58      	ldr	r3, [pc, #352]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001168:	6a1b      	ldr	r3, [r3, #32]
 800116a:	4a57      	ldr	r2, [pc, #348]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800116c:	f023 0304 	bic.w	r3, r3, #4
 8001170:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d015      	beq.n	80011a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800117a:	f7ff fb0b 	bl	8000794 <HAL_GetTick>
 800117e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001180:	e00a      	b.n	8001198 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001182:	f7ff fb07 	bl	8000794 <HAL_GetTick>
 8001186:	4602      	mov	r2, r0
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001190:	4293      	cmp	r3, r2
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e0b1      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001198:	4b4b      	ldr	r3, [pc, #300]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d0ee      	beq.n	8001182 <HAL_RCC_OscConfig+0x37e>
 80011a4:	e014      	b.n	80011d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a6:	f7ff faf5 	bl	8000794 <HAL_GetTick>
 80011aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011ac:	e00a      	b.n	80011c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ae:	f7ff faf1 	bl	8000794 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011bc:	4293      	cmp	r3, r2
 80011be:	d901      	bls.n	80011c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011c0:	2303      	movs	r3, #3
 80011c2:	e09b      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011c4:	4b40      	ldr	r3, [pc, #256]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	f003 0302 	and.w	r3, r3, #2
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1ee      	bne.n	80011ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011d0:	7dfb      	ldrb	r3, [r7, #23]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d105      	bne.n	80011e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011d6:	4b3c      	ldr	r3, [pc, #240]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	4a3b      	ldr	r2, [pc, #236]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80011dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	f000 8087 	beq.w	80012fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011ec:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 030c 	and.w	r3, r3, #12
 80011f4:	2b08      	cmp	r3, #8
 80011f6:	d061      	beq.n	80012bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69db      	ldr	r3, [r3, #28]
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d146      	bne.n	800128e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001200:	4b33      	ldr	r3, [pc, #204]	@ (80012d0 <HAL_RCC_OscConfig+0x4cc>)
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001206:	f7ff fac5 	bl	8000794 <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120e:	f7ff fac1 	bl	8000794 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e06d      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001220:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f0      	bne.n	800120e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001234:	d108      	bne.n	8001248 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001236:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	4921      	ldr	r1, [pc, #132]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001244:	4313      	orrs	r3, r2
 8001246:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001248:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a19      	ldr	r1, [r3, #32]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001258:	430b      	orrs	r3, r1
 800125a:	491b      	ldr	r1, [pc, #108]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 800125c:	4313      	orrs	r3, r2
 800125e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <HAL_RCC_OscConfig+0x4cc>)
 8001262:	2201      	movs	r2, #1
 8001264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001266:	f7ff fa95 	bl	8000794 <HAL_GetTick>
 800126a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800126c:	e008      	b.n	8001280 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126e:	f7ff fa91 	bl	8000794 <HAL_GetTick>
 8001272:	4602      	mov	r2, r0
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b02      	cmp	r3, #2
 800127a:	d901      	bls.n	8001280 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e03d      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0f0      	beq.n	800126e <HAL_RCC_OscConfig+0x46a>
 800128c:	e035      	b.n	80012fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800128e:	4b10      	ldr	r3, [pc, #64]	@ (80012d0 <HAL_RCC_OscConfig+0x4cc>)
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001294:	f7ff fa7e 	bl	8000794 <HAL_GetTick>
 8001298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129a:	e008      	b.n	80012ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129c:	f7ff fa7a 	bl	8000794 <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e026      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ae:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1f0      	bne.n	800129c <HAL_RCC_OscConfig+0x498>
 80012ba:	e01e      	b.n	80012fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d107      	bne.n	80012d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e019      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40007000 	.word	0x40007000
 80012d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <HAL_RCC_OscConfig+0x500>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a1b      	ldr	r3, [r3, #32]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d106      	bne.n	80012f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d001      	beq.n	80012fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40021000 	.word	0x40021000

08001308 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e0d0      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800131c:	4b6a      	ldr	r3, [pc, #424]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d910      	bls.n	800134c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132a:	4b67      	ldr	r3, [pc, #412]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f023 0207 	bic.w	r2, r3, #7
 8001332:	4965      	ldr	r1, [pc, #404]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	4313      	orrs	r3, r2
 8001338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800133a:	4b63      	ldr	r3, [pc, #396]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	d001      	beq.n	800134c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e0b8      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d020      	beq.n	800139a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	2b00      	cmp	r3, #0
 8001362:	d005      	beq.n	8001370 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001364:	4b59      	ldr	r3, [pc, #356]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	4a58      	ldr	r2, [pc, #352]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800136a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800136e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800137c:	4b53      	ldr	r3, [pc, #332]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	4a52      	ldr	r2, [pc, #328]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001382:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001386:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001388:	4b50      	ldr	r3, [pc, #320]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	494d      	ldr	r1, [pc, #308]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001396:	4313      	orrs	r3, r2
 8001398:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d040      	beq.n	8001428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d107      	bne.n	80013be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ae:	4b47      	ldr	r3, [pc, #284]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d115      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e07f      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d107      	bne.n	80013d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c6:	4b41      	ldr	r3, [pc, #260]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d109      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e073      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d6:	4b3d      	ldr	r3, [pc, #244]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e06b      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e6:	4b39      	ldr	r3, [pc, #228]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f023 0203 	bic.w	r2, r3, #3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	4936      	ldr	r1, [pc, #216]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f8:	f7ff f9cc 	bl	8000794 <HAL_GetTick>
 80013fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fe:	e00a      	b.n	8001416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001400:	f7ff f9c8 	bl	8000794 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140e:	4293      	cmp	r3, r2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e053      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001416:	4b2d      	ldr	r3, [pc, #180]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f003 020c 	and.w	r2, r3, #12
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	429a      	cmp	r2, r3
 8001426:	d1eb      	bne.n	8001400 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001428:	4b27      	ldr	r3, [pc, #156]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0307 	and.w	r3, r3, #7
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	d210      	bcs.n	8001458 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001436:	4b24      	ldr	r3, [pc, #144]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f023 0207 	bic.w	r2, r3, #7
 800143e:	4922      	ldr	r1, [pc, #136]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001446:	4b20      	ldr	r3, [pc, #128]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d001      	beq.n	8001458 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e032      	b.n	80014be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0304 	and.w	r3, r3, #4
 8001460:	2b00      	cmp	r3, #0
 8001462:	d008      	beq.n	8001476 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001464:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	4916      	ldr	r1, [pc, #88]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001472:	4313      	orrs	r3, r2
 8001474:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	2b00      	cmp	r3, #0
 8001480:	d009      	beq.n	8001496 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001482:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	490e      	ldr	r1, [pc, #56]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 8001492:	4313      	orrs	r3, r2
 8001494:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001496:	f000 f821 	bl	80014dc <HAL_RCC_GetSysClockFreq>
 800149a:	4602      	mov	r2, r0
 800149c:	4b0b      	ldr	r3, [pc, #44]	@ (80014cc <HAL_RCC_ClockConfig+0x1c4>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	091b      	lsrs	r3, r3, #4
 80014a2:	f003 030f 	and.w	r3, r3, #15
 80014a6:	490a      	ldr	r1, [pc, #40]	@ (80014d0 <HAL_RCC_ClockConfig+0x1c8>)
 80014a8:	5ccb      	ldrb	r3, [r1, r3]
 80014aa:	fa22 f303 	lsr.w	r3, r2, r3
 80014ae:	4a09      	ldr	r2, [pc, #36]	@ (80014d4 <HAL_RCC_ClockConfig+0x1cc>)
 80014b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014b2:	4b09      	ldr	r3, [pc, #36]	@ (80014d8 <HAL_RCC_ClockConfig+0x1d0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff f86c 	bl	8000594 <HAL_InitTick>

  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40022000 	.word	0x40022000
 80014cc:	40021000 	.word	0x40021000
 80014d0:	080048d0 	.word	0x080048d0
 80014d4:	20000004 	.word	0x20000004
 80014d8:	20000008 	.word	0x20000008

080014dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	b087      	sub	sp, #28
 80014e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	2300      	movs	r3, #0
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x94>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b04      	cmp	r3, #4
 8001504:	d002      	beq.n	800150c <HAL_RCC_GetSysClockFreq+0x30>
 8001506:	2b08      	cmp	r3, #8
 8001508:	d003      	beq.n	8001512 <HAL_RCC_GetSysClockFreq+0x36>
 800150a:	e027      	b.n	800155c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800150c:	4b19      	ldr	r3, [pc, #100]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x98>)
 800150e:	613b      	str	r3, [r7, #16]
      break;
 8001510:	e027      	b.n	8001562 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	0c9b      	lsrs	r3, r3, #18
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <HAL_RCC_GetSysClockFreq+0x9c>)
 800151c:	5cd3      	ldrb	r3, [r2, r3]
 800151e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d010      	beq.n	800154c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800152a:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x94>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	0c5b      	lsrs	r3, r3, #17
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	4a11      	ldr	r2, [pc, #68]	@ (800157c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001536:	5cd3      	ldrb	r3, [r2, r3]
 8001538:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a0d      	ldr	r2, [pc, #52]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x98>)
 800153e:	fb03 f202 	mul.w	r2, r3, r2
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	fbb2 f3f3 	udiv	r3, r2, r3
 8001548:	617b      	str	r3, [r7, #20]
 800154a:	e004      	b.n	8001556 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4a0c      	ldr	r2, [pc, #48]	@ (8001580 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	613b      	str	r3, [r7, #16]
      break;
 800155a:	e002      	b.n	8001562 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x98>)
 800155e:	613b      	str	r3, [r7, #16]
      break;
 8001560:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001562:	693b      	ldr	r3, [r7, #16]
}
 8001564:	4618      	mov	r0, r3
 8001566:	371c      	adds	r7, #28
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000
 8001574:	007a1200 	.word	0x007a1200
 8001578:	080048e8 	.word	0x080048e8
 800157c:	080048f8 	.word	0x080048f8
 8001580:	003d0900 	.word	0x003d0900

08001584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001588:	4b02      	ldr	r3, [pc, #8]	@ (8001594 <HAL_RCC_GetHCLKFreq+0x10>)
 800158a:	681b      	ldr	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	20000004 	.word	0x20000004

08001598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800159c:	f7ff fff2 	bl	8001584 <HAL_RCC_GetHCLKFreq>
 80015a0:	4602      	mov	r2, r0
 80015a2:	4b05      	ldr	r3, [pc, #20]	@ (80015b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	0a1b      	lsrs	r3, r3, #8
 80015a8:	f003 0307 	and.w	r3, r3, #7
 80015ac:	4903      	ldr	r1, [pc, #12]	@ (80015bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80015ae:	5ccb      	ldrb	r3, [r1, r3]
 80015b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40021000 	.word	0x40021000
 80015bc:	080048e0 	.word	0x080048e0

080015c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015c4:	f7ff ffde 	bl	8001584 <HAL_RCC_GetHCLKFreq>
 80015c8:	4602      	mov	r2, r0
 80015ca:	4b05      	ldr	r3, [pc, #20]	@ (80015e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	0adb      	lsrs	r3, r3, #11
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	4903      	ldr	r1, [pc, #12]	@ (80015e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015d6:	5ccb      	ldrb	r3, [r1, r3]
 80015d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40021000 	.word	0x40021000
 80015e4:	080048e0 	.word	0x080048e0

080015e8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	220f      	movs	r2, #15
 80015f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80015f8:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <HAL_RCC_GetClockConfig+0x58>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0203 	and.w	r2, r3, #3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001604:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <HAL_RCC_GetClockConfig+0x58>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001610:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <HAL_RCC_GetClockConfig+0x58>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800161c:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <HAL_RCC_GetClockConfig+0x58>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	08db      	lsrs	r3, r3, #3
 8001622:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_RCC_GetClockConfig+0x5c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0207 	and.w	r2, r3, #7
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	40021000 	.word	0x40021000
 8001644:	40022000 	.word	0x40022000

08001648 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <RCC_Delay+0x34>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0a      	ldr	r2, [pc, #40]	@ (8001680 <RCC_Delay+0x38>)
 8001656:	fba2 2303 	umull	r2, r3, r2, r3
 800165a:	0a5b      	lsrs	r3, r3, #9
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	fb02 f303 	mul.w	r3, r2, r3
 8001662:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001664:	bf00      	nop
  }
  while (Delay --);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	1e5a      	subs	r2, r3, #1
 800166a:	60fa      	str	r2, [r7, #12]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f9      	bne.n	8001664 <RCC_Delay+0x1c>
}
 8001670:	bf00      	nop
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	20000004 	.word	0x20000004
 8001680:	10624dd3 	.word	0x10624dd3

08001684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e041      	b.n	800171a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d106      	bne.n	80016b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f839 	bl	8001722 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2202      	movs	r2, #2
 80016b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3304      	adds	r3, #4
 80016c0:	4619      	mov	r1, r3
 80016c2:	4610      	mov	r0, r2
 80016c4:	f000 f99c 	bl	8001a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2201      	movs	r2, #1
 80016d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2201      	movs	r2, #1
 80016f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2201      	movs	r2, #1
 800170c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b01      	cmp	r3, #1
 8001746:	d001      	beq.n	800174c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e03a      	b.n	80017c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2202      	movs	r2, #2
 8001750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	68da      	ldr	r2, [r3, #12]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f042 0201 	orr.w	r2, r2, #1
 8001762:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a18      	ldr	r2, [pc, #96]	@ (80017cc <HAL_TIM_Base_Start_IT+0x98>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d00e      	beq.n	800178c <HAL_TIM_Base_Start_IT+0x58>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001776:	d009      	beq.n	800178c <HAL_TIM_Base_Start_IT+0x58>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a14      	ldr	r2, [pc, #80]	@ (80017d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d004      	beq.n	800178c <HAL_TIM_Base_Start_IT+0x58>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a13      	ldr	r2, [pc, #76]	@ (80017d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d111      	bne.n	80017b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2b06      	cmp	r3, #6
 800179c:	d010      	beq.n	80017c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f042 0201 	orr.w	r2, r2, #1
 80017ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017ae:	e007      	b.n	80017c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f042 0201 	orr.w	r2, r2, #1
 80017be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	40012c00 	.word	0x40012c00
 80017d0:	40000400 	.word	0x40000400
 80017d4:	40000800 	.word	0x40000800

080017d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d020      	beq.n	800183c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d01b      	beq.n	800183c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f06f 0202 	mvn.w	r2, #2
 800180c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	f003 0303 	and.w	r3, r3, #3
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 f8d1 	bl	80019ca <HAL_TIM_IC_CaptureCallback>
 8001828:	e005      	b.n	8001836 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f000 f8c4 	bl	80019b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 f8d3 	bl	80019dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	f003 0304 	and.w	r3, r3, #4
 8001842:	2b00      	cmp	r3, #0
 8001844:	d020      	beq.n	8001888 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	2b00      	cmp	r3, #0
 800184e:	d01b      	beq.n	8001888 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f06f 0204 	mvn.w	r2, #4
 8001858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2202      	movs	r2, #2
 800185e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 f8ab 	bl	80019ca <HAL_TIM_IC_CaptureCallback>
 8001874:	e005      	b.n	8001882 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f000 f89e 	bl	80019b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 f8ad 	bl	80019dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b00      	cmp	r3, #0
 8001890:	d020      	beq.n	80018d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b00      	cmp	r3, #0
 800189a:	d01b      	beq.n	80018d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f06f 0208 	mvn.w	r2, #8
 80018a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2204      	movs	r2, #4
 80018aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	f003 0303 	and.w	r3, r3, #3
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d003      	beq.n	80018c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 f885 	bl	80019ca <HAL_TIM_IC_CaptureCallback>
 80018c0:	e005      	b.n	80018ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 f878 	bl	80019b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f000 f887 	bl	80019dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	f003 0310 	and.w	r3, r3, #16
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d020      	beq.n	8001920 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	f003 0310 	and.w	r3, r3, #16
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d01b      	beq.n	8001920 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f06f 0210 	mvn.w	r2, #16
 80018f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2208      	movs	r2, #8
 80018f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 f85f 	bl	80019ca <HAL_TIM_IC_CaptureCallback>
 800190c:	e005      	b.n	800191a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 f852 	bl	80019b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f000 f861 	bl	80019dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00c      	beq.n	8001944 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	2b00      	cmp	r3, #0
 8001932:	d007      	beq.n	8001944 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f06f 0201 	mvn.w	r2, #1
 800193c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7fe fd8a 	bl	8000458 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800194a:	2b00      	cmp	r3, #0
 800194c:	d00c      	beq.n	8001968 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001954:	2b00      	cmp	r3, #0
 8001956:	d007      	beq.n	8001968 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 f8c3 	bl	8001aee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800196e:	2b00      	cmp	r3, #0
 8001970:	d00c      	beq.n	800198c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001978:	2b00      	cmp	r3, #0
 800197a:	d007      	beq.n	800198c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f831 	bl	80019ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	f003 0320 	and.w	r3, r3, #32
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00c      	beq.n	80019b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f003 0320 	and.w	r3, r3, #32
 800199c:	2b00      	cmp	r3, #0
 800199e:	d007      	beq.n	80019b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f06f 0220 	mvn.w	r2, #32
 80019a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 f896 	bl	8001adc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr

080019ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr

080019dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr

08001a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4a2f      	ldr	r2, [pc, #188]	@ (8001ad0 <TIM_Base_SetConfig+0xd0>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d00b      	beq.n	8001a30 <TIM_Base_SetConfig+0x30>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a1e:	d007      	beq.n	8001a30 <TIM_Base_SetConfig+0x30>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a2c      	ldr	r2, [pc, #176]	@ (8001ad4 <TIM_Base_SetConfig+0xd4>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d003      	beq.n	8001a30 <TIM_Base_SetConfig+0x30>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4a2b      	ldr	r2, [pc, #172]	@ (8001ad8 <TIM_Base_SetConfig+0xd8>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d108      	bne.n	8001a42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a22      	ldr	r2, [pc, #136]	@ (8001ad0 <TIM_Base_SetConfig+0xd0>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d00b      	beq.n	8001a62 <TIM_Base_SetConfig+0x62>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a50:	d007      	beq.n	8001a62 <TIM_Base_SetConfig+0x62>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a1f      	ldr	r2, [pc, #124]	@ (8001ad4 <TIM_Base_SetConfig+0xd4>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d003      	beq.n	8001a62 <TIM_Base_SetConfig+0x62>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ad8 <TIM_Base_SetConfig+0xd8>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d108      	bne.n	8001a74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad0 <TIM_Base_SetConfig+0xd0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d103      	bne.n	8001aa8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	691a      	ldr	r2, [r3, #16]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d005      	beq.n	8001ac6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	f023 0201 	bic.w	r2, r3, #1
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	611a      	str	r2, [r3, #16]
  }
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	40012c00 	.word	0x40012c00
 8001ad4:	40000400 	.word	0x40000400
 8001ad8:	40000800 	.word	0x40000800

08001adc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr

08001aee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr

08001b00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e042      	b.n	8001b98 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d106      	bne.n	8001b2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7fe fce0 	bl	80004ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2224      	movs	r2, #36	@ 0x24
 8001b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 fd63 	bl	8002610 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	691a      	ldr	r2, [r3, #16]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001b58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	695a      	ldr	r2, [r3, #20]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001b68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2220      	movs	r2, #32
 8001b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2220      	movs	r2, #32
 8001b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af02      	add	r7, sp, #8
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	603b      	str	r3, [r7, #0]
 8001bac:	4613      	mov	r3, r2
 8001bae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b20      	cmp	r3, #32
 8001bbe:	d175      	bne.n	8001cac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d002      	beq.n	8001bcc <HAL_UART_Transmit+0x2c>
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e06e      	b.n	8001cae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2221      	movs	r2, #33	@ 0x21
 8001bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bde:	f7fe fdd9 	bl	8000794 <HAL_GetTick>
 8001be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	88fa      	ldrh	r2, [r7, #6]
 8001bee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bf8:	d108      	bne.n	8001c0c <HAL_UART_Transmit+0x6c>
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d104      	bne.n	8001c0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	61bb      	str	r3, [r7, #24]
 8001c0a:	e003      	b.n	8001c14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c14:	e02e      	b.n	8001c74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2180      	movs	r1, #128	@ 0x80
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	f000 fb01 	bl	8002228 <UART_WaitOnFlagUntilTimeout>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2220      	movs	r2, #32
 8001c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e03a      	b.n	8001cae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10b      	bne.n	8001c56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	3302      	adds	r3, #2
 8001c52:	61bb      	str	r3, [r7, #24]
 8001c54:	e007      	b.n	8001c66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	781a      	ldrb	r2, [r3, #0]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	3301      	adds	r3, #1
 8001c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1cb      	bne.n	8001c16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	2200      	movs	r2, #0
 8001c86:	2140      	movs	r1, #64	@ 0x40
 8001c88:	68f8      	ldr	r0, [r7, #12]
 8001c8a:	f000 facd 	bl	8002228 <UART_WaitOnFlagUntilTimeout>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d005      	beq.n	8001ca0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2220      	movs	r2, #32
 8001c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e006      	b.n	8001cae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	e000      	b.n	8001cae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001cac:	2302      	movs	r3, #2
  }
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3720      	adds	r7, #32
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b0ba      	sub	sp, #232	@ 0xe8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001cee:	f003 030f 	and.w	r3, r3, #15
 8001cf2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001cf6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d10f      	bne.n	8001d1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d02:	f003 0320 	and.w	r3, r3, #32
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d009      	beq.n	8001d1e <HAL_UART_IRQHandler+0x66>
 8001d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d0e:	f003 0320 	and.w	r3, r3, #32
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d003      	beq.n	8001d1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 fbbc 	bl	8002494 <UART_Receive_IT>
      return;
 8001d1c:	e25b      	b.n	80021d6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001d1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f000 80de 	beq.w	8001ee4 <HAL_UART_IRQHandler+0x22c>
 8001d28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d106      	bne.n	8001d42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d38:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 80d1 	beq.w	8001ee4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00b      	beq.n	8001d66 <HAL_UART_IRQHandler+0xae>
 8001d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d005      	beq.n	8001d66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	f043 0201 	orr.w	r2, r3, #1
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d6a:	f003 0304 	and.w	r3, r3, #4
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00b      	beq.n	8001d8a <HAL_UART_IRQHandler+0xd2>
 8001d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d005      	beq.n	8001d8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d82:	f043 0202 	orr.w	r2, r3, #2
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00b      	beq.n	8001dae <HAL_UART_IRQHandler+0xf6>
 8001d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d005      	beq.n	8001dae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	f043 0204 	orr.w	r2, r3, #4
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d011      	beq.n	8001dde <HAL_UART_IRQHandler+0x126>
 8001dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001dbe:	f003 0320 	and.w	r3, r3, #32
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d105      	bne.n	8001dd2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001dc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d005      	beq.n	8001dde <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	f043 0208 	orr.w	r2, r3, #8
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 81f2 	beq.w	80021cc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dec:	f003 0320 	and.w	r3, r3, #32
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d008      	beq.n	8001e06 <HAL_UART_IRQHandler+0x14e>
 8001df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001df8:	f003 0320 	and.w	r3, r3, #32
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 fb47 	bl	8002494 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	695b      	ldr	r3, [r3, #20]
 8001e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf14      	ite	ne
 8001e14:	2301      	movne	r3, #1
 8001e16:	2300      	moveq	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d103      	bne.n	8001e32 <HAL_UART_IRQHandler+0x17a>
 8001e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d04f      	beq.n	8001ed2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 fa51 	bl	80022da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d041      	beq.n	8001eca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	3314      	adds	r3, #20
 8001e4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e54:	e853 3f00 	ldrex	r3, [r3]
 8001e58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001e5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	3314      	adds	r3, #20
 8001e6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001e72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001e76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001e7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001e82:	e841 2300 	strex	r3, r2, [r1]
 8001e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001e8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1d9      	bne.n	8001e46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d013      	beq.n	8001ec2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e9e:	4a7e      	ldr	r2, [pc, #504]	@ (8002098 <HAL_UART_IRQHandler+0x3e0>)
 8001ea0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fd98 	bl	80009dc <HAL_DMA_Abort_IT>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d016      	beq.n	8001ee0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ebc:	4610      	mov	r0, r2
 8001ebe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ec0:	e00e      	b.n	8001ee0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f99c 	bl	8002200 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ec8:	e00a      	b.n	8001ee0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f998 	bl	8002200 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ed0:	e006      	b.n	8001ee0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f994 	bl	8002200 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001ede:	e175      	b.n	80021cc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ee0:	bf00      	nop
    return;
 8001ee2:	e173      	b.n	80021cc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	f040 814f 	bne.w	800218c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ef2:	f003 0310 	and.w	r3, r3, #16
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 8148 	beq.w	800218c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 8141 	beq.w	800218c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80b6 	beq.w	800209c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001f3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 8145 	beq.w	80021d0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001f4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	f080 813e 	bcs.w	80021d0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001f5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	2b20      	cmp	r3, #32
 8001f64:	f000 8088 	beq.w	8002078 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	330c      	adds	r3, #12
 8001f6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f76:	e853 3f00 	ldrex	r3, [r3]
 8001f7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001f7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f82:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f86:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	330c      	adds	r3, #12
 8001f90:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001f94:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001f98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f9c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001fa0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001fa4:	e841 2300 	strex	r3, r2, [r1]
 8001fa8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001fac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1d9      	bne.n	8001f68 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	3314      	adds	r3, #20
 8001fba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fbe:	e853 3f00 	ldrex	r3, [r3]
 8001fc2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001fc4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	3314      	adds	r3, #20
 8001fd4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001fd8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001fdc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fde:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001fe0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001fe4:	e841 2300 	strex	r3, r2, [r1]
 8001fe8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001fea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1e1      	bne.n	8001fb4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	3314      	adds	r3, #20
 8001ff6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ff8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ffa:	e853 3f00 	ldrex	r3, [r3]
 8001ffe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002000:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002006:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	3314      	adds	r3, #20
 8002010:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002014:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002016:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002018:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800201a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800201c:	e841 2300 	strex	r3, r2, [r1]
 8002020:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002022:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1e3      	bne.n	8001ff0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2220      	movs	r2, #32
 800202c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	330c      	adds	r3, #12
 800203c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800203e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002040:	e853 3f00 	ldrex	r3, [r3]
 8002044:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002048:	f023 0310 	bic.w	r3, r3, #16
 800204c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	330c      	adds	r3, #12
 8002056:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800205a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800205c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800205e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002060:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002062:	e841 2300 	strex	r3, r2, [r1]
 8002066:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002068:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1e3      	bne.n	8002036 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fc77 	bl	8000966 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2202      	movs	r2, #2
 800207c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002086:	b29b      	uxth	r3, r3
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	b29b      	uxth	r3, r3
 800208c:	4619      	mov	r1, r3
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f8bf 	bl	8002212 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002094:	e09c      	b.n	80021d0 <HAL_UART_IRQHandler+0x518>
 8002096:	bf00      	nop
 8002098:	0800239f 	.word	0x0800239f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 808e 	beq.w	80021d4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80020b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 8089 	beq.w	80021d4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	330c      	adds	r3, #12
 80020c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020cc:	e853 3f00 	ldrex	r3, [r3]
 80020d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80020d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80020d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	330c      	adds	r3, #12
 80020e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80020e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80020e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80020ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020ee:	e841 2300 	strex	r3, r2, [r1]
 80020f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80020f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1e3      	bne.n	80020c2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	3314      	adds	r3, #20
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002104:	e853 3f00 	ldrex	r3, [r3]
 8002108:	623b      	str	r3, [r7, #32]
   return(result);
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	3314      	adds	r3, #20
 800211a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800211e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002120:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002124:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002126:	e841 2300 	strex	r3, r2, [r1]
 800212a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800212c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1e3      	bne.n	80020fa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2220      	movs	r2, #32
 8002136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	330c      	adds	r3, #12
 8002146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	e853 3f00 	ldrex	r3, [r3]
 800214e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f023 0310 	bic.w	r3, r3, #16
 8002156:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	330c      	adds	r3, #12
 8002160:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002164:	61fa      	str	r2, [r7, #28]
 8002166:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002168:	69b9      	ldr	r1, [r7, #24]
 800216a:	69fa      	ldr	r2, [r7, #28]
 800216c:	e841 2300 	strex	r3, r2, [r1]
 8002170:	617b      	str	r3, [r7, #20]
   return(result);
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1e3      	bne.n	8002140 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2202      	movs	r2, #2
 800217c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800217e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002182:	4619      	mov	r1, r3
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f844 	bl	8002212 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800218a:	e023      	b.n	80021d4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800218c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002194:	2b00      	cmp	r3, #0
 8002196:	d009      	beq.n	80021ac <HAL_UART_IRQHandler+0x4f4>
 8002198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800219c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f90e 	bl	80023c6 <UART_Transmit_IT>
    return;
 80021aa:	e014      	b.n	80021d6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80021ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80021b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00e      	beq.n	80021d6 <HAL_UART_IRQHandler+0x51e>
 80021b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80021bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f94d 	bl	8002464 <UART_EndTransmit_IT>
    return;
 80021ca:	e004      	b.n	80021d6 <HAL_UART_IRQHandler+0x51e>
    return;
 80021cc:	bf00      	nop
 80021ce:	e002      	b.n	80021d6 <HAL_UART_IRQHandler+0x51e>
      return;
 80021d0:	bf00      	nop
 80021d2:	e000      	b.n	80021d6 <HAL_UART_IRQHandler+0x51e>
      return;
 80021d4:	bf00      	nop
  }
}
 80021d6:	37e8      	adds	r7, #232	@ 0xe8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr

080021ee <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr

08002200 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr

08002212 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	460b      	mov	r3, r1
 800221c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	603b      	str	r3, [r7, #0]
 8002234:	4613      	mov	r3, r2
 8002236:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002238:	e03b      	b.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002240:	d037      	beq.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002242:	f7fe faa7 	bl	8000794 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	6a3a      	ldr	r2, [r7, #32]
 800224e:	429a      	cmp	r2, r3
 8002250:	d302      	bcc.n	8002258 <UART_WaitOnFlagUntilTimeout+0x30>
 8002252:	6a3b      	ldr	r3, [r7, #32]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e03a      	b.n	80022d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	2b00      	cmp	r3, #0
 8002268:	d023      	beq.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b80      	cmp	r3, #128	@ 0x80
 800226e:	d020      	beq.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b40      	cmp	r3, #64	@ 0x40
 8002274:	d01d      	beq.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	2b08      	cmp	r3, #8
 8002282:	d116      	bne.n	80022b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	617b      	str	r3, [r7, #20]
 8002298:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 f81d 	bl	80022da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2208      	movs	r2, #8
 80022a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e00f      	b.n	80022d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	4013      	ands	r3, r2
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	429a      	cmp	r2, r3
 80022c0:	bf0c      	ite	eq
 80022c2:	2301      	moveq	r3, #1
 80022c4:	2300      	movne	r3, #0
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	461a      	mov	r2, r3
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d0b4      	beq.n	800223a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80022da:	b480      	push	{r7}
 80022dc:	b095      	sub	sp, #84	@ 0x54
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	330c      	adds	r3, #12
 80022e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ec:	e853 3f00 	ldrex	r3, [r3]
 80022f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80022f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80022f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	330c      	adds	r3, #12
 8002300:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002302:	643a      	str	r2, [r7, #64]	@ 0x40
 8002304:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002306:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002308:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800230a:	e841 2300 	strex	r3, r2, [r1]
 800230e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1e5      	bne.n	80022e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3314      	adds	r3, #20
 800231c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800231e:	6a3b      	ldr	r3, [r7, #32]
 8002320:	e853 3f00 	ldrex	r3, [r3]
 8002324:	61fb      	str	r3, [r7, #28]
   return(result);
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	f023 0301 	bic.w	r3, r3, #1
 800232c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3314      	adds	r3, #20
 8002334:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002336:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002338:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800233a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800233c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800233e:	e841 2300 	strex	r3, r2, [r1]
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1e5      	bne.n	8002316 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	2b01      	cmp	r3, #1
 8002350:	d119      	bne.n	8002386 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	330c      	adds	r3, #12
 8002358:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	e853 3f00 	ldrex	r3, [r3]
 8002360:	60bb      	str	r3, [r7, #8]
   return(result);
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	f023 0310 	bic.w	r3, r3, #16
 8002368:	647b      	str	r3, [r7, #68]	@ 0x44
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	330c      	adds	r3, #12
 8002370:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002372:	61ba      	str	r2, [r7, #24]
 8002374:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002376:	6979      	ldr	r1, [r7, #20]
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	e841 2300 	strex	r3, r2, [r1]
 800237e:	613b      	str	r3, [r7, #16]
   return(result);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1e5      	bne.n	8002352 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2220      	movs	r2, #32
 800238a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002394:	bf00      	nop
 8002396:	3754      	adds	r7, #84	@ 0x54
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b084      	sub	sp, #16
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f7ff ff21 	bl	8002200 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b085      	sub	sp, #20
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b21      	cmp	r3, #33	@ 0x21
 80023d8:	d13e      	bne.n	8002458 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023e2:	d114      	bne.n	800240e <UART_Transmit_IT+0x48>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d110      	bne.n	800240e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002400:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	1c9a      	adds	r2, r3, #2
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	621a      	str	r2, [r3, #32]
 800240c:	e008      	b.n	8002420 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	1c59      	adds	r1, r3, #1
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	6211      	str	r1, [r2, #32]
 8002418:	781a      	ldrb	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002424:	b29b      	uxth	r3, r3
 8002426:	3b01      	subs	r3, #1
 8002428:	b29b      	uxth	r3, r3
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	4619      	mov	r1, r3
 800242e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10f      	bne.n	8002454 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002442:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002452:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	e000      	b.n	800245a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002458:	2302      	movs	r3, #2
  }
}
 800245a:	4618      	mov	r0, r3
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800247a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2220      	movs	r2, #32
 8002480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f7ff fea9 	bl	80021dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08c      	sub	sp, #48	@ 0x30
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b22      	cmp	r3, #34	@ 0x22
 80024a6:	f040 80ae 	bne.w	8002606 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024b2:	d117      	bne.n	80024e4 <UART_Receive_IT+0x50>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d113      	bne.n	80024e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024dc:	1c9a      	adds	r2, r3, #2
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80024e2:	e026      	b.n	8002532 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024f6:	d007      	beq.n	8002508 <UART_Receive_IT+0x74>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10a      	bne.n	8002516 <UART_Receive_IT+0x82>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d106      	bne.n	8002516 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002512:	701a      	strb	r2, [r3, #0]
 8002514:	e008      	b.n	8002528 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002522:	b2da      	uxtb	r2, r3
 8002524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002526:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002536:	b29b      	uxth	r3, r3
 8002538:	3b01      	subs	r3, #1
 800253a:	b29b      	uxth	r3, r3
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	4619      	mov	r1, r3
 8002540:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002542:	2b00      	cmp	r3, #0
 8002544:	d15d      	bne.n	8002602 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68da      	ldr	r2, [r3, #12]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 0220 	bic.w	r2, r2, #32
 8002554:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68da      	ldr	r2, [r3, #12]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002564:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	695a      	ldr	r2, [r3, #20]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 0201 	bic.w	r2, r2, #1
 8002574:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2220      	movs	r2, #32
 800257a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	2b01      	cmp	r3, #1
 800258a:	d135      	bne.n	80025f8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	330c      	adds	r3, #12
 8002598:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	e853 3f00 	ldrex	r3, [r3]
 80025a0:	613b      	str	r3, [r7, #16]
   return(result);
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	f023 0310 	bic.w	r3, r3, #16
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	330c      	adds	r3, #12
 80025b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025b2:	623a      	str	r2, [r7, #32]
 80025b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025b6:	69f9      	ldr	r1, [r7, #28]
 80025b8:	6a3a      	ldr	r2, [r7, #32]
 80025ba:	e841 2300 	strex	r3, r2, [r1]
 80025be:	61bb      	str	r3, [r7, #24]
   return(result);
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1e5      	bne.n	8002592 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b10      	cmp	r3, #16
 80025d2:	d10a      	bne.n	80025ea <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80025ee:	4619      	mov	r1, r3
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7ff fe0e 	bl	8002212 <HAL_UARTEx_RxEventCallback>
 80025f6:	e002      	b.n	80025fe <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7ff fdf8 	bl	80021ee <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	e002      	b.n	8002608 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	e000      	b.n	8002608 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002606:	2302      	movs	r3, #2
  }
}
 8002608:	4618      	mov	r0, r3
 800260a:	3730      	adds	r7, #48	@ 0x30
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800264a:	f023 030c 	bic.w	r3, r3, #12
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	68b9      	ldr	r1, [r7, #8]
 8002654:	430b      	orrs	r3, r1
 8002656:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	699a      	ldr	r2, [r3, #24]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a2c      	ldr	r2, [pc, #176]	@ (8002724 <UART_SetConfig+0x114>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d103      	bne.n	8002680 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002678:	f7fe ffa2 	bl	80015c0 <HAL_RCC_GetPCLK2Freq>
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	e002      	b.n	8002686 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002680:	f7fe ff8a 	bl	8001598 <HAL_RCC_GetPCLK1Freq>
 8002684:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	4613      	mov	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4413      	add	r3, r2
 800268e:	009a      	lsls	r2, r3, #2
 8002690:	441a      	add	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	fbb2 f3f3 	udiv	r3, r2, r3
 800269c:	4a22      	ldr	r2, [pc, #136]	@ (8002728 <UART_SetConfig+0x118>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	095b      	lsrs	r3, r3, #5
 80026a4:	0119      	lsls	r1, r3, #4
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	009a      	lsls	r2, r3, #2
 80026b0:	441a      	add	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80026bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002728 <UART_SetConfig+0x118>)
 80026be:	fba3 0302 	umull	r0, r3, r3, r2
 80026c2:	095b      	lsrs	r3, r3, #5
 80026c4:	2064      	movs	r0, #100	@ 0x64
 80026c6:	fb00 f303 	mul.w	r3, r0, r3
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	3332      	adds	r3, #50	@ 0x32
 80026d0:	4a15      	ldr	r2, [pc, #84]	@ (8002728 <UART_SetConfig+0x118>)
 80026d2:	fba2 2303 	umull	r2, r3, r2, r3
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026dc:	4419      	add	r1, r3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	009a      	lsls	r2, r3, #2
 80026e8:	441a      	add	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80026f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002728 <UART_SetConfig+0x118>)
 80026f6:	fba3 0302 	umull	r0, r3, r3, r2
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	2064      	movs	r0, #100	@ 0x64
 80026fe:	fb00 f303 	mul.w	r3, r0, r3
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	011b      	lsls	r3, r3, #4
 8002706:	3332      	adds	r3, #50	@ 0x32
 8002708:	4a07      	ldr	r2, [pc, #28]	@ (8002728 <UART_SetConfig+0x118>)
 800270a:	fba2 2303 	umull	r2, r3, r2, r3
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	f003 020f 	and.w	r2, r3, #15
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	440a      	add	r2, r1
 800271a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800271c:	bf00      	nop
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40013800 	.word	0x40013800
 8002728:	51eb851f 	.word	0x51eb851f

0800272c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f103 0208 	add.w	r2, r3, #8
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f04f 32ff 	mov.w	r2, #4294967295
 8002744:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f103 0208 	add.w	r2, r3, #8
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f103 0208 	add.w	r2, r3, #8
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr

0800276a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002782:	b480      	push	{r7}
 8002784:	b085      	sub	sp, #20
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	1c5a      	adds	r2, r3, #1
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	601a      	str	r2, [r3, #0]
}
 80027be:	bf00      	nop
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr

080027c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d103      	bne.n	80027e8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	e00c      	b.n	8002802 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3308      	adds	r3, #8
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	e002      	b.n	80027f6 <vListInsert+0x2e>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d2f6      	bcs.n	80027f0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	1c5a      	adds	r2, r3, #1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	601a      	str	r2, [r3, #0]
}
 800282e:	bf00      	nop
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6892      	ldr	r2, [r2, #8]
 800284e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6852      	ldr	r2, [r2, #4]
 8002858:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	429a      	cmp	r2, r3
 8002862:	d103      	bne.n	800286c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	1e5a      	subs	r2, r3, #1
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
	...

0800288c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10b      	bne.n	80028b8 <xQueueGenericReset+0x2c>
        __asm volatile
 80028a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028a4:	f383 8811 	msr	BASEPRI, r3
 80028a8:	f3bf 8f6f 	isb	sy
 80028ac:	f3bf 8f4f 	dsb	sy
 80028b0:	60bb      	str	r3, [r7, #8]
    }
 80028b2:	bf00      	nop
 80028b4:	bf00      	nop
 80028b6:	e7fd      	b.n	80028b4 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80028b8:	f001 fc40 	bl	800413c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c4:	68f9      	ldr	r1, [r7, #12]
 80028c6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80028c8:	fb01 f303 	mul.w	r3, r1, r3
 80028cc:	441a      	add	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	3b01      	subs	r3, #1
 80028ea:	68f9      	ldr	r1, [r7, #12]
 80028ec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80028ee:	fb01 f303 	mul.w	r3, r1, r3
 80028f2:	441a      	add	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	22ff      	movs	r2, #255	@ 0xff
 80028fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	22ff      	movs	r2, #255	@ 0xff
 8002904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d114      	bne.n	8002938 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d01a      	beq.n	800294c <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	3310      	adds	r3, #16
 800291a:	4618      	mov	r0, r3
 800291c:	f000 ff62 	bl	80037e4 <xTaskRemoveFromEventList>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d012      	beq.n	800294c <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002926:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <xQueueGenericReset+0xd0>)
 8002928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	f3bf 8f4f 	dsb	sy
 8002932:	f3bf 8f6f 	isb	sy
 8002936:	e009      	b.n	800294c <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	3310      	adds	r3, #16
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff fef5 	bl	800272c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	3324      	adds	r3, #36	@ 0x24
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff fef0 	bl	800272c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800294c:	f001 fc26 	bl	800419c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002950:	2301      	movs	r3, #1
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	e000ed04 	.word	0xe000ed04

08002960 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002960:	b580      	push	{r7, lr}
 8002962:	b08c      	sub	sp, #48	@ 0x30
 8002964:	af02      	add	r7, sp, #8
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	4613      	mov	r3, r2
 800296c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10b      	bne.n	800298c <xQueueGenericCreate+0x2c>
        __asm volatile
 8002974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002978:	f383 8811 	msr	BASEPRI, r3
 800297c:	f3bf 8f6f 	isb	sy
 8002980:	f3bf 8f4f 	dsb	sy
 8002984:	61bb      	str	r3, [r7, #24]
    }
 8002986:	bf00      	nop
 8002988:	bf00      	nop
 800298a:	e7fd      	b.n	8002988 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	fb02 f303 	mul.w	r3, r2, r3
 8002994:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d006      	beq.n	80029aa <xQueueGenericCreate+0x4a>
 800299c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d101      	bne.n	80029ae <xQueueGenericCreate+0x4e>
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <xQueueGenericCreate+0x50>
 80029ae:	2300      	movs	r3, #0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10b      	bne.n	80029cc <xQueueGenericCreate+0x6c>
        __asm volatile
 80029b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029b8:	f383 8811 	msr	BASEPRI, r3
 80029bc:	f3bf 8f6f 	isb	sy
 80029c0:	f3bf 8f4f 	dsb	sy
 80029c4:	617b      	str	r3, [r7, #20]
    }
 80029c6:	bf00      	nop
 80029c8:	bf00      	nop
 80029ca:	e7fd      	b.n	80029c8 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 80029d2:	d90b      	bls.n	80029ec <xQueueGenericCreate+0x8c>
        __asm volatile
 80029d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029d8:	f383 8811 	msr	BASEPRI, r3
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	613b      	str	r3, [r7, #16]
    }
 80029e6:	bf00      	nop
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	3348      	adds	r3, #72	@ 0x48
 80029f0:	4618      	mov	r0, r3
 80029f2:	f001 fc65 	bl	80042c0 <pvPortMalloc>
 80029f6:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80029f8:	6a3b      	ldr	r3, [r7, #32]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3348      	adds	r3, #72	@ 0x48
 8002a06:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a08:	79fa      	ldrb	r2, [r7, #7]
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	68b9      	ldr	r1, [r7, #8]
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f805 	bl	8002a24 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002a1a:	6a3b      	ldr	r3, [r7, #32]
    }
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3728      	adds	r7, #40	@ 0x28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
 8002a30:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d103      	bne.n	8002a40 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	e002      	b.n	8002a46 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a52:	2101      	movs	r1, #1
 8002a54:	69b8      	ldr	r0, [r7, #24]
 8002a56:	f7ff ff19 	bl	800288c <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002a5a:	bf00      	nop
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08e      	sub	sp, #56	@ 0x38
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
 8002a70:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a72:	2300      	movs	r3, #0
 8002a74:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d10b      	bne.n	8002a98 <xQueueGenericSend+0x34>
        __asm volatile
 8002a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a84:	f383 8811 	msr	BASEPRI, r3
 8002a88:	f3bf 8f6f 	isb	sy
 8002a8c:	f3bf 8f4f 	dsb	sy
 8002a90:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002a92:	bf00      	nop
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d103      	bne.n	8002aa6 <xQueueGenericSend+0x42>
 8002a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <xQueueGenericSend+0x46>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <xQueueGenericSend+0x48>
 8002aaa:	2300      	movs	r3, #0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10b      	bne.n	8002ac8 <xQueueGenericSend+0x64>
        __asm volatile
 8002ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ab4:	f383 8811 	msr	BASEPRI, r3
 8002ab8:	f3bf 8f6f 	isb	sy
 8002abc:	f3bf 8f4f 	dsb	sy
 8002ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8002ac2:	bf00      	nop
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d103      	bne.n	8002ad6 <xQueueGenericSend+0x72>
 8002ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <xQueueGenericSend+0x76>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <xQueueGenericSend+0x78>
 8002ada:	2300      	movs	r3, #0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10b      	bne.n	8002af8 <xQueueGenericSend+0x94>
        __asm volatile
 8002ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae4:	f383 8811 	msr	BASEPRI, r3
 8002ae8:	f3bf 8f6f 	isb	sy
 8002aec:	f3bf 8f4f 	dsb	sy
 8002af0:	623b      	str	r3, [r7, #32]
    }
 8002af2:	bf00      	nop
 8002af4:	bf00      	nop
 8002af6:	e7fd      	b.n	8002af4 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002af8:	f001 f818 	bl	8003b2c <xTaskGetSchedulerState>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d102      	bne.n	8002b08 <xQueueGenericSend+0xa4>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d101      	bne.n	8002b0c <xQueueGenericSend+0xa8>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <xQueueGenericSend+0xaa>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10b      	bne.n	8002b2a <xQueueGenericSend+0xc6>
        __asm volatile
 8002b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b16:	f383 8811 	msr	BASEPRI, r3
 8002b1a:	f3bf 8f6f 	isb	sy
 8002b1e:	f3bf 8f4f 	dsb	sy
 8002b22:	61fb      	str	r3, [r7, #28]
    }
 8002b24:	bf00      	nop
 8002b26:	bf00      	nop
 8002b28:	e7fd      	b.n	8002b26 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b2a:	f001 fb07 	bl	800413c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d302      	bcc.n	8002b40 <xQueueGenericSend+0xdc>
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d129      	bne.n	8002b94 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	68b9      	ldr	r1, [r7, #8]
 8002b44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b46:	f000 f971 	bl	8002e2c <prvCopyDataToQueue>
 8002b4a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d010      	beq.n	8002b76 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b56:	3324      	adds	r3, #36	@ 0x24
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 fe43 	bl	80037e4 <xTaskRemoveFromEventList>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d013      	beq.n	8002b8c <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002b64:	4b3f      	ldr	r3, [pc, #252]	@ (8002c64 <xQueueGenericSend+0x200>)
 8002b66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	f3bf 8f4f 	dsb	sy
 8002b70:	f3bf 8f6f 	isb	sy
 8002b74:	e00a      	b.n	8002b8c <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002b7c:	4b39      	ldr	r3, [pc, #228]	@ (8002c64 <xQueueGenericSend+0x200>)
 8002b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002b8c:	f001 fb06 	bl	800419c <vPortExitCritical>
                return pdPASS;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e063      	b.n	8002c5c <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d103      	bne.n	8002ba2 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002b9a:	f001 faff 	bl	800419c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e05c      	b.n	8002c5c <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d106      	bne.n	8002bb6 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 fe7d 	bl	80038ac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002bb6:	f001 faf1 	bl	800419c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002bba:	f000 fc25 	bl	8003408 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002bbe:	f001 fabd 	bl	800413c <vPortEnterCritical>
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bc8:	b25b      	sxtb	r3, r3
 8002bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bce:	d103      	bne.n	8002bd8 <xQueueGenericSend+0x174>
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d103      	bne.n	8002bee <xQueueGenericSend+0x18a>
 8002be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002bee:	f001 fad5 	bl	800419c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002bf2:	1d3a      	adds	r2, r7, #4
 8002bf4:	f107 0314 	add.w	r3, r7, #20
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 fe6c 	bl	80038d8 <xTaskCheckForTimeOut>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d124      	bne.n	8002c50 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c08:	f000 fa08 	bl	800301c <prvIsQueueFull>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d018      	beq.n	8002c44 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c14:	3310      	adds	r3, #16
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	4611      	mov	r1, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 fdbc 	bl	8003798 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002c20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c22:	f000 f993 	bl	8002f4c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002c26:	f000 fbfd 	bl	8003424 <xTaskResumeAll>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f47f af7c 	bne.w	8002b2a <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8002c32:	4b0c      	ldr	r3, [pc, #48]	@ (8002c64 <xQueueGenericSend+0x200>)
 8002c34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	f3bf 8f4f 	dsb	sy
 8002c3e:	f3bf 8f6f 	isb	sy
 8002c42:	e772      	b.n	8002b2a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002c44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c46:	f000 f981 	bl	8002f4c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002c4a:	f000 fbeb 	bl	8003424 <xTaskResumeAll>
 8002c4e:	e76c      	b.n	8002b2a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002c50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c52:	f000 f97b 	bl	8002f4c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002c56:	f000 fbe5 	bl	8003424 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8002c5a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3738      	adds	r7, #56	@ 0x38
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	e000ed04 	.word	0xe000ed04

08002c68 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08c      	sub	sp, #48	@ 0x30
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002c74:	2300      	movs	r3, #0
 8002c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10b      	bne.n	8002c9a <xQueueReceive+0x32>
        __asm volatile
 8002c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c86:	f383 8811 	msr	BASEPRI, r3
 8002c8a:	f3bf 8f6f 	isb	sy
 8002c8e:	f3bf 8f4f 	dsb	sy
 8002c92:	623b      	str	r3, [r7, #32]
    }
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	e7fd      	b.n	8002c96 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d103      	bne.n	8002ca8 <xQueueReceive+0x40>
 8002ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <xQueueReceive+0x44>
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e000      	b.n	8002cae <xQueueReceive+0x46>
 8002cac:	2300      	movs	r3, #0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10b      	bne.n	8002cca <xQueueReceive+0x62>
        __asm volatile
 8002cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb6:	f383 8811 	msr	BASEPRI, r3
 8002cba:	f3bf 8f6f 	isb	sy
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	61fb      	str	r3, [r7, #28]
    }
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	e7fd      	b.n	8002cc6 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002cca:	f000 ff2f 	bl	8003b2c <xTaskGetSchedulerState>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <xQueueReceive+0x72>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <xQueueReceive+0x76>
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <xQueueReceive+0x78>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <xQueueReceive+0x94>
        __asm volatile
 8002ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce8:	f383 8811 	msr	BASEPRI, r3
 8002cec:	f3bf 8f6f 	isb	sy
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	61bb      	str	r3, [r7, #24]
    }
 8002cf6:	bf00      	nop
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002cfc:	f001 fa1e 	bl	800413c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d01f      	beq.n	8002d4c <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002d0c:	68b9      	ldr	r1, [r7, #8]
 8002d0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d10:	f000 f8f6 	bl	8002f00 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	1e5a      	subs	r2, r3, #1
 8002d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00f      	beq.n	8002d44 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d26:	3310      	adds	r3, #16
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f000 fd5b 	bl	80037e4 <xTaskRemoveFromEventList>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d007      	beq.n	8002d44 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002d34:	4b3c      	ldr	r3, [pc, #240]	@ (8002e28 <xQueueReceive+0x1c0>)
 8002d36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002d44:	f001 fa2a 	bl	800419c <vPortExitCritical>
                return pdPASS;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e069      	b.n	8002e20 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d103      	bne.n	8002d5a <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002d52:	f001 fa23 	bl	800419c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002d56:	2300      	movs	r3, #0
 8002d58:	e062      	b.n	8002e20 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d106      	bne.n	8002d6e <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002d60:	f107 0310 	add.w	r3, r7, #16
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 fda1 	bl	80038ac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002d6e:	f001 fa15 	bl	800419c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002d72:	f000 fb49 	bl	8003408 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002d76:	f001 f9e1 	bl	800413c <vPortEnterCritical>
 8002d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d80:	b25b      	sxtb	r3, r3
 8002d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d86:	d103      	bne.n	8002d90 <xQueueReceive+0x128>
 8002d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d96:	b25b      	sxtb	r3, r3
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9c:	d103      	bne.n	8002da6 <xQueueReceive+0x13e>
 8002d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002da6:	f001 f9f9 	bl	800419c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002daa:	1d3a      	adds	r2, r7, #4
 8002dac:	f107 0310 	add.w	r3, r7, #16
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 fd90 	bl	80038d8 <xTaskCheckForTimeOut>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d123      	bne.n	8002e06 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002dbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002dc0:	f000 f916 	bl	8002ff0 <prvIsQueueEmpty>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d017      	beq.n	8002dfa <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dcc:	3324      	adds	r3, #36	@ 0x24
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 fce0 	bl	8003798 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002dd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002dda:	f000 f8b7 	bl	8002f4c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002dde:	f000 fb21 	bl	8003424 <xTaskResumeAll>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d189      	bne.n	8002cfc <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002de8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e28 <xQueueReceive+0x1c0>)
 8002dea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	f3bf 8f4f 	dsb	sy
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	e780      	b.n	8002cfc <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002dfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002dfc:	f000 f8a6 	bl	8002f4c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002e00:	f000 fb10 	bl	8003424 <xTaskResumeAll>
 8002e04:	e77a      	b.n	8002cfc <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002e06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e08:	f000 f8a0 	bl	8002f4c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002e0c:	f000 fb0a 	bl	8003424 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e12:	f000 f8ed 	bl	8002ff0 <prvIsQueueEmpty>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f43f af6f 	beq.w	8002cfc <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002e1e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3730      	adds	r7, #48	@ 0x30
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	e000ed04 	.word	0xe000ed04

08002e2c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e40:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10d      	bne.n	8002e66 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d14d      	bne.n	8002eee <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 fe86 	bl	8003b68 <xTaskPriorityDisinherit>
 8002e5c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	e043      	b.n	8002eee <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d119      	bne.n	8002ea0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6858      	ldr	r0, [r3, #4]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e74:	461a      	mov	r2, r3
 8002e76:	68b9      	ldr	r1, [r7, #8]
 8002e78:	f001 fcae 	bl	80047d8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e84:	441a      	add	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d32b      	bcc.n	8002eee <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	e026      	b.n	8002eee <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	68d8      	ldr	r0, [r3, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	68b9      	ldr	r1, [r7, #8]
 8002eac:	f001 fc94 	bl	80047d8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb8:	425b      	negs	r3, r3
 8002eba:	441a      	add	r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d207      	bcs.n	8002edc <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	425b      	negs	r3, r3
 8002ed6:	441a      	add	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d105      	bne.n	8002eee <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002ef6:	697b      	ldr	r3, [r7, #20]
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d018      	beq.n	8002f44 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	441a      	add	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d303      	bcc.n	8002f34 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68d9      	ldr	r1, [r3, #12]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	6838      	ldr	r0, [r7, #0]
 8002f40:	f001 fc4a 	bl	80047d8 <memcpy>
    }
}
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002f54:	f001 f8f2 	bl	800413c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f5e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f60:	e011      	b.n	8002f86 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d012      	beq.n	8002f90 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3324      	adds	r3, #36	@ 0x24
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fc38 	bl	80037e4 <xTaskRemoveFromEventList>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002f7a:	f000 fd15 	bl	80039a8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	dce9      	bgt.n	8002f62 <prvUnlockQueue+0x16>
 8002f8e:	e000      	b.n	8002f92 <prvUnlockQueue+0x46>
                        break;
 8002f90:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	22ff      	movs	r2, #255	@ 0xff
 8002f96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002f9a:	f001 f8ff 	bl	800419c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002f9e:	f001 f8cd 	bl	800413c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002fa8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002faa:	e011      	b.n	8002fd0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d012      	beq.n	8002fda <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3310      	adds	r3, #16
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f000 fc13 	bl	80037e4 <xTaskRemoveFromEventList>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002fc4:	f000 fcf0 	bl	80039a8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002fc8:	7bbb      	ldrb	r3, [r7, #14]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002fd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	dce9      	bgt.n	8002fac <prvUnlockQueue+0x60>
 8002fd8:	e000      	b.n	8002fdc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002fda:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	22ff      	movs	r2, #255	@ 0xff
 8002fe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002fe4:	f001 f8da 	bl	800419c <vPortExitCritical>
}
 8002fe8:	bf00      	nop
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ff8:	f001 f8a0 	bl	800413c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003004:	2301      	movs	r3, #1
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	e001      	b.n	800300e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800300e:	f001 f8c5 	bl	800419c <vPortExitCritical>

    return xReturn;
 8003012:	68fb      	ldr	r3, [r7, #12]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003024:	f001 f88a 	bl	800413c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003030:	429a      	cmp	r2, r3
 8003032:	d102      	bne.n	800303a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003034:	2301      	movs	r3, #1
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	e001      	b.n	800303e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800303a:	2300      	movs	r3, #0
 800303c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800303e:	f001 f8ad 	bl	800419c <vPortExitCritical>

    return xReturn;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800304c:	b580      	push	{r7, lr}
 800304e:	b08c      	sub	sp, #48	@ 0x30
 8003050:	af04      	add	r7, sp, #16
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	4613      	mov	r3, r2
 800305a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4618      	mov	r0, r3
 8003062:	f001 f92d 	bl	80042c0 <pvPortMalloc>
 8003066:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00e      	beq.n	800308c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800306e:	20a0      	movs	r0, #160	@ 0xa0
 8003070:	f001 f926 	bl	80042c0 <pvPortMalloc>
 8003074:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	631a      	str	r2, [r3, #48]	@ 0x30
 8003082:	e005      	b.n	8003090 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003084:	6978      	ldr	r0, [r7, #20]
 8003086:	f001 f9fd 	bl	8004484 <vPortFree>
 800308a:	e001      	b.n	8003090 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800308c:	2300      	movs	r3, #0
 800308e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d013      	beq.n	80030be <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003096:	88fa      	ldrh	r2, [r7, #6]
 8003098:	2300      	movs	r3, #0
 800309a:	9303      	str	r3, [sp, #12]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	9302      	str	r3, [sp, #8]
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	9301      	str	r3, [sp, #4]
 80030a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f80f 	bl	80030d0 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80030b2:	69f8      	ldr	r0, [r7, #28]
 80030b4:	f000 f8b2 	bl	800321c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80030b8:	2301      	movs	r3, #1
 80030ba:	61bb      	str	r3, [r7, #24]
 80030bc:	e002      	b.n	80030c4 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80030be:	f04f 33ff 	mov.w	r3, #4294967295
 80030c2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80030c4:	69bb      	ldr	r3, [r7, #24]
    }
 80030c6:	4618      	mov	r0, r3
 80030c8:	3720      	adds	r7, #32
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b088      	sub	sp, #32
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
 80030dc:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80030de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80030e8:	3b01      	subs	r3, #1
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	f023 0307 	bic.w	r3, r3, #7
 80030f6:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00b      	beq.n	800311a <prvInitialiseNewTask+0x4a>
        __asm volatile
 8003102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003106:	f383 8811 	msr	BASEPRI, r3
 800310a:	f3bf 8f6f 	isb	sy
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	617b      	str	r3, [r7, #20]
    }
 8003114:	bf00      	nop
 8003116:	bf00      	nop
 8003118:	e7fd      	b.n	8003116 <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d01f      	beq.n	8003160 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003120:	2300      	movs	r3, #0
 8003122:	61fb      	str	r3, [r7, #28]
 8003124:	e012      	b.n	800314c <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	4413      	add	r3, r2
 800312c:	7819      	ldrb	r1, [r3, #0]
 800312e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	4413      	add	r3, r2
 8003134:	3334      	adds	r3, #52	@ 0x34
 8003136:	460a      	mov	r2, r1
 8003138:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	4413      	add	r3, r2
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d006      	beq.n	8003154 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	3301      	adds	r3, #1
 800314a:	61fb      	str	r3, [r7, #28]
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	2b0f      	cmp	r3, #15
 8003150:	d9e9      	bls.n	8003126 <prvInitialiseNewTask+0x56>
 8003152:	e000      	b.n	8003156 <prvInitialiseNewTask+0x86>
            {
                break;
 8003154:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800315e:	e003      	b.n	8003168 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003162:	2200      	movs	r2, #0
 8003164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800316a:	2b06      	cmp	r3, #6
 800316c:	d901      	bls.n	8003172 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800316e:	2306      	movs	r3, #6
 8003170:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003176:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800317c:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 800317e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003180:	2200      	movs	r2, #0
 8003182:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003186:	3304      	adds	r3, #4
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff faee 	bl	800276a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800318e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003190:	3318      	adds	r3, #24
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fae9 	bl	800276a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800319a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800319c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	f1c3 0207 	rsb	r2, r3, #7
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80031a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80031ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b0:	3398      	adds	r3, #152	@ 0x98
 80031b2:	2204      	movs	r2, #4
 80031b4:	2100      	movs	r1, #0
 80031b6:	4618      	mov	r0, r3
 80031b8:	f001 fa82 	bl	80046c0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80031bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031be:	339c      	adds	r3, #156	@ 0x9c
 80031c0:	2201      	movs	r2, #1
 80031c2:	2100      	movs	r1, #0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f001 fa7b 	bl	80046c0 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80031ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031cc:	334c      	adds	r3, #76	@ 0x4c
 80031ce:	224c      	movs	r2, #76	@ 0x4c
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f001 fa74 	bl	80046c0 <memset>
 80031d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031da:	4a0d      	ldr	r2, [pc, #52]	@ (8003210 <prvInitialiseNewTask+0x140>)
 80031dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80031de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e0:	4a0c      	ldr	r2, [pc, #48]	@ (8003214 <prvInitialiseNewTask+0x144>)
 80031e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80031e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003218 <prvInitialiseNewTask+0x148>)
 80031e8:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	68f9      	ldr	r1, [r7, #12]
 80031ee:	69b8      	ldr	r0, [r7, #24]
 80031f0:	f000 ff00 	bl	8003ff4 <pxPortInitialiseStack>
 80031f4:	4602      	mov	r2, r0
 80031f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f8:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80031fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003204:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003206:	bf00      	nop
 8003208:	3720      	adds	r7, #32
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20000e6c 	.word	0x20000e6c
 8003214:	20000ed4 	.word	0x20000ed4
 8003218:	20000f3c 	.word	0x20000f3c

0800321c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003224:	f000 ff8a 	bl	800413c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003228:	4b2a      	ldr	r3, [pc, #168]	@ (80032d4 <prvAddNewTaskToReadyList+0xb8>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3301      	adds	r3, #1
 800322e:	4a29      	ldr	r2, [pc, #164]	@ (80032d4 <prvAddNewTaskToReadyList+0xb8>)
 8003230:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003232:	4b29      	ldr	r3, [pc, #164]	@ (80032d8 <prvAddNewTaskToReadyList+0xbc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d109      	bne.n	800324e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800323a:	4a27      	ldr	r2, [pc, #156]	@ (80032d8 <prvAddNewTaskToReadyList+0xbc>)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003240:	4b24      	ldr	r3, [pc, #144]	@ (80032d4 <prvAddNewTaskToReadyList+0xb8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d110      	bne.n	800326a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003248:	f000 fbd2 	bl	80039f0 <prvInitialiseTaskLists>
 800324c:	e00d      	b.n	800326a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800324e:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <prvAddNewTaskToReadyList+0xc0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d109      	bne.n	800326a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003256:	4b20      	ldr	r3, [pc, #128]	@ (80032d8 <prvAddNewTaskToReadyList+0xbc>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003260:	429a      	cmp	r2, r3
 8003262:	d802      	bhi.n	800326a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003264:	4a1c      	ldr	r2, [pc, #112]	@ (80032d8 <prvAddNewTaskToReadyList+0xbc>)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800326a:	4b1d      	ldr	r3, [pc, #116]	@ (80032e0 <prvAddNewTaskToReadyList+0xc4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3301      	adds	r3, #1
 8003270:	4a1b      	ldr	r2, [pc, #108]	@ (80032e0 <prvAddNewTaskToReadyList+0xc4>)
 8003272:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003278:	2201      	movs	r2, #1
 800327a:	409a      	lsls	r2, r3
 800327c:	4b19      	ldr	r3, [pc, #100]	@ (80032e4 <prvAddNewTaskToReadyList+0xc8>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4313      	orrs	r3, r2
 8003282:	4a18      	ldr	r2, [pc, #96]	@ (80032e4 <prvAddNewTaskToReadyList+0xc8>)
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800328a:	4613      	mov	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	4a15      	ldr	r2, [pc, #84]	@ (80032e8 <prvAddNewTaskToReadyList+0xcc>)
 8003294:	441a      	add	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3304      	adds	r3, #4
 800329a:	4619      	mov	r1, r3
 800329c:	4610      	mov	r0, r2
 800329e:	f7ff fa70 	bl	8002782 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80032a2:	f000 ff7b 	bl	800419c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80032a6:	4b0d      	ldr	r3, [pc, #52]	@ (80032dc <prvAddNewTaskToReadyList+0xc0>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00e      	beq.n	80032cc <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80032ae:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <prvAddNewTaskToReadyList+0xbc>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d207      	bcs.n	80032cc <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80032bc:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <prvAddNewTaskToReadyList+0xd0>)
 80032be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	f3bf 8f4f 	dsb	sy
 80032c8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	20000220 	.word	0x20000220
 80032d8:	20000120 	.word	0x20000120
 80032dc:	2000022c 	.word	0x2000022c
 80032e0:	2000023c 	.word	0x2000023c
 80032e4:	20000228 	.word	0x20000228
 80032e8:	20000124 	.word	0x20000124
 80032ec:	e000ed04 	.word	0xe000ed04

080032f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d018      	beq.n	8003334 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8003302:	4b14      	ldr	r3, [pc, #80]	@ (8003354 <vTaskDelay+0x64>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <vTaskDelay+0x32>
        __asm volatile
 800330a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	60bb      	str	r3, [r7, #8]
    }
 800331c:	bf00      	nop
 800331e:	bf00      	nop
 8003320:	e7fd      	b.n	800331e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8003322:	f000 f871 	bl	8003408 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003326:	2100      	movs	r1, #0
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fdfd 	bl	8003f28 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800332e:	f000 f879 	bl	8003424 <xTaskResumeAll>
 8003332:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d107      	bne.n	800334a <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 800333a:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <vTaskDelay+0x68>)
 800333c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	f3bf 8f4f 	dsb	sy
 8003346:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800334a:	bf00      	nop
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	20000248 	.word	0x20000248
 8003358:	e000ed04 	.word	0xe000ed04

0800335c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003362:	4b20      	ldr	r3, [pc, #128]	@ (80033e4 <vTaskStartScheduler+0x88>)
 8003364:	9301      	str	r3, [sp, #4]
 8003366:	2300      	movs	r3, #0
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	2300      	movs	r3, #0
 800336c:	2280      	movs	r2, #128	@ 0x80
 800336e:	491e      	ldr	r1, [pc, #120]	@ (80033e8 <vTaskStartScheduler+0x8c>)
 8003370:	481e      	ldr	r0, [pc, #120]	@ (80033ec <vTaskStartScheduler+0x90>)
 8003372:	f7ff fe6b 	bl	800304c <xTaskCreate>
 8003376:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d11b      	bne.n	80033b6 <vTaskStartScheduler+0x5a>
        __asm volatile
 800337e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003382:	f383 8811 	msr	BASEPRI, r3
 8003386:	f3bf 8f6f 	isb	sy
 800338a:	f3bf 8f4f 	dsb	sy
 800338e:	60bb      	str	r3, [r7, #8]
    }
 8003390:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003392:	4b17      	ldr	r3, [pc, #92]	@ (80033f0 <vTaskStartScheduler+0x94>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	334c      	adds	r3, #76	@ 0x4c
 8003398:	4a16      	ldr	r2, [pc, #88]	@ (80033f4 <vTaskStartScheduler+0x98>)
 800339a:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800339c:	4b16      	ldr	r3, [pc, #88]	@ (80033f8 <vTaskStartScheduler+0x9c>)
 800339e:	f04f 32ff 	mov.w	r2, #4294967295
 80033a2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80033a4:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <vTaskStartScheduler+0xa0>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80033aa:	4b15      	ldr	r3, [pc, #84]	@ (8003400 <vTaskStartScheduler+0xa4>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        if( xPortStartScheduler() != pdFALSE )
 80033b0:	f000 fea4 	bl	80040fc <xPortStartScheduler>
 80033b4:	e00f      	b.n	80033d6 <vTaskStartScheduler+0x7a>
    {

        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033bc:	d10b      	bne.n	80033d6 <vTaskStartScheduler+0x7a>
        __asm volatile
 80033be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	607b      	str	r3, [r7, #4]
    }
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	e7fd      	b.n	80033d2 <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80033d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003404 <vTaskStartScheduler+0xa8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
}
 80033da:	bf00      	nop
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20000244 	.word	0x20000244
 80033e8:	080048c8 	.word	0x080048c8
 80033ec:	080039c1 	.word	0x080039c1
 80033f0:	20000120 	.word	0x20000120
 80033f4:	20000014 	.word	0x20000014
 80033f8:	20000240 	.word	0x20000240
 80033fc:	2000022c 	.word	0x2000022c
 8003400:	20000224 	.word	0x20000224
 8003404:	080048fc 	.word	0x080048fc

08003408 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800340c:	4b04      	ldr	r3, [pc, #16]	@ (8003420 <vTaskSuspendAll+0x18>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	3301      	adds	r3, #1
 8003412:	4a03      	ldr	r2, [pc, #12]	@ (8003420 <vTaskSuspendAll+0x18>)
 8003414:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003416:	bf00      	nop
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	20000248 	.word	0x20000248

08003424 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800342e:	2300      	movs	r3, #0
 8003430:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003432:	4b42      	ldr	r3, [pc, #264]	@ (800353c <xTaskResumeAll+0x118>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10b      	bne.n	8003452 <xTaskResumeAll+0x2e>
        __asm volatile
 800343a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800343e:	f383 8811 	msr	BASEPRI, r3
 8003442:	f3bf 8f6f 	isb	sy
 8003446:	f3bf 8f4f 	dsb	sy
 800344a:	603b      	str	r3, [r7, #0]
    }
 800344c:	bf00      	nop
 800344e:	bf00      	nop
 8003450:	e7fd      	b.n	800344e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003452:	f000 fe73 	bl	800413c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003456:	4b39      	ldr	r3, [pc, #228]	@ (800353c <xTaskResumeAll+0x118>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	3b01      	subs	r3, #1
 800345c:	4a37      	ldr	r2, [pc, #220]	@ (800353c <xTaskResumeAll+0x118>)
 800345e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003460:	4b36      	ldr	r3, [pc, #216]	@ (800353c <xTaskResumeAll+0x118>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d161      	bne.n	800352c <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003468:	4b35      	ldr	r3, [pc, #212]	@ (8003540 <xTaskResumeAll+0x11c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d05d      	beq.n	800352c <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003470:	e02e      	b.n	80034d0 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003472:	4b34      	ldr	r3, [pc, #208]	@ (8003544 <xTaskResumeAll+0x120>)
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	3318      	adds	r3, #24
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff f9da 	bl	8002838 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	3304      	adds	r3, #4
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff f9d5 	bl	8002838 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003492:	2201      	movs	r2, #1
 8003494:	409a      	lsls	r2, r3
 8003496:	4b2c      	ldr	r3, [pc, #176]	@ (8003548 <xTaskResumeAll+0x124>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4313      	orrs	r3, r2
 800349c:	4a2a      	ldr	r2, [pc, #168]	@ (8003548 <xTaskResumeAll+0x124>)
 800349e:	6013      	str	r3, [r2, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4a27      	ldr	r2, [pc, #156]	@ (800354c <xTaskResumeAll+0x128>)
 80034ae:	441a      	add	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	3304      	adds	r3, #4
 80034b4:	4619      	mov	r1, r3
 80034b6:	4610      	mov	r0, r2
 80034b8:	f7ff f963 	bl	8002782 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034c0:	4b23      	ldr	r3, [pc, #140]	@ (8003550 <xTaskResumeAll+0x12c>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d302      	bcc.n	80034d0 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 80034ca:	4b22      	ldr	r3, [pc, #136]	@ (8003554 <xTaskResumeAll+0x130>)
 80034cc:	2201      	movs	r2, #1
 80034ce:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003544 <xTaskResumeAll+0x120>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1cc      	bne.n	8003472 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80034de:	f000 fb0b 	bl	8003af8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80034e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003558 <xTaskResumeAll+0x134>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d010      	beq.n	8003510 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80034ee:	f000 f837 	bl	8003560 <xTaskIncrementTick>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 80034f8:	4b16      	ldr	r3, [pc, #88]	@ (8003554 <xTaskResumeAll+0x130>)
 80034fa:	2201      	movs	r2, #1
 80034fc:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3b01      	subs	r3, #1
 8003502:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f1      	bne.n	80034ee <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 800350a:	4b13      	ldr	r3, [pc, #76]	@ (8003558 <xTaskResumeAll+0x134>)
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003510:	4b10      	ldr	r3, [pc, #64]	@ (8003554 <xTaskResumeAll+0x130>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d009      	beq.n	800352c <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003518:	2301      	movs	r3, #1
 800351a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800351c:	4b0f      	ldr	r3, [pc, #60]	@ (800355c <xTaskResumeAll+0x138>)
 800351e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	f3bf 8f4f 	dsb	sy
 8003528:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800352c:	f000 fe36 	bl	800419c <vPortExitCritical>

    return xAlreadyYielded;
 8003530:	68bb      	ldr	r3, [r7, #8]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000248 	.word	0x20000248
 8003540:	20000220 	.word	0x20000220
 8003544:	200001e0 	.word	0x200001e0
 8003548:	20000228 	.word	0x20000228
 800354c:	20000124 	.word	0x20000124
 8003550:	20000120 	.word	0x20000120
 8003554:	20000234 	.word	0x20000234
 8003558:	20000230 	.word	0x20000230
 800355c:	e000ed04 	.word	0xe000ed04

08003560 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800356a:	4b4f      	ldr	r3, [pc, #316]	@ (80036a8 <xTaskIncrementTick+0x148>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	f040 808f 	bne.w	8003692 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003574:	4b4d      	ldr	r3, [pc, #308]	@ (80036ac <xTaskIncrementTick+0x14c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	3301      	adds	r3, #1
 800357a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800357c:	4a4b      	ldr	r2, [pc, #300]	@ (80036ac <xTaskIncrementTick+0x14c>)
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d121      	bne.n	80035cc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003588:	4b49      	ldr	r3, [pc, #292]	@ (80036b0 <xTaskIncrementTick+0x150>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00b      	beq.n	80035aa <xTaskIncrementTick+0x4a>
        __asm volatile
 8003592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003596:	f383 8811 	msr	BASEPRI, r3
 800359a:	f3bf 8f6f 	isb	sy
 800359e:	f3bf 8f4f 	dsb	sy
 80035a2:	603b      	str	r3, [r7, #0]
    }
 80035a4:	bf00      	nop
 80035a6:	bf00      	nop
 80035a8:	e7fd      	b.n	80035a6 <xTaskIncrementTick+0x46>
 80035aa:	4b41      	ldr	r3, [pc, #260]	@ (80036b0 <xTaskIncrementTick+0x150>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	4b40      	ldr	r3, [pc, #256]	@ (80036b4 <xTaskIncrementTick+0x154>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a3e      	ldr	r2, [pc, #248]	@ (80036b0 <xTaskIncrementTick+0x150>)
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	4a3e      	ldr	r2, [pc, #248]	@ (80036b4 <xTaskIncrementTick+0x154>)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	4b3e      	ldr	r3, [pc, #248]	@ (80036b8 <xTaskIncrementTick+0x158>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	3301      	adds	r3, #1
 80035c4:	4a3c      	ldr	r2, [pc, #240]	@ (80036b8 <xTaskIncrementTick+0x158>)
 80035c6:	6013      	str	r3, [r2, #0]
 80035c8:	f000 fa96 	bl	8003af8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80035cc:	4b3b      	ldr	r3, [pc, #236]	@ (80036bc <xTaskIncrementTick+0x15c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d348      	bcc.n	8003668 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035d6:	4b36      	ldr	r3, [pc, #216]	@ (80036b0 <xTaskIncrementTick+0x150>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d104      	bne.n	80035ea <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035e0:	4b36      	ldr	r3, [pc, #216]	@ (80036bc <xTaskIncrementTick+0x15c>)
 80035e2:	f04f 32ff 	mov.w	r2, #4294967295
 80035e6:	601a      	str	r2, [r3, #0]
                    break;
 80035e8:	e03e      	b.n	8003668 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035ea:	4b31      	ldr	r3, [pc, #196]	@ (80036b0 <xTaskIncrementTick+0x150>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d203      	bcs.n	800360a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003602:	4a2e      	ldr	r2, [pc, #184]	@ (80036bc <xTaskIncrementTick+0x15c>)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003608:	e02e      	b.n	8003668 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	3304      	adds	r3, #4
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff f912 	bl	8002838 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003618:	2b00      	cmp	r3, #0
 800361a:	d004      	beq.n	8003626 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	3318      	adds	r3, #24
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff f909 	bl	8002838 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362a:	2201      	movs	r2, #1
 800362c:	409a      	lsls	r2, r3
 800362e:	4b24      	ldr	r3, [pc, #144]	@ (80036c0 <xTaskIncrementTick+0x160>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4313      	orrs	r3, r2
 8003634:	4a22      	ldr	r2, [pc, #136]	@ (80036c0 <xTaskIncrementTick+0x160>)
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800363c:	4613      	mov	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4a1f      	ldr	r2, [pc, #124]	@ (80036c4 <xTaskIncrementTick+0x164>)
 8003646:	441a      	add	r2, r3
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	3304      	adds	r3, #4
 800364c:	4619      	mov	r1, r3
 800364e:	4610      	mov	r0, r2
 8003650:	f7ff f897 	bl	8002782 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003658:	4b1b      	ldr	r3, [pc, #108]	@ (80036c8 <xTaskIncrementTick+0x168>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	429a      	cmp	r2, r3
 8003660:	d3b9      	bcc.n	80035d6 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8003662:	2301      	movs	r3, #1
 8003664:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003666:	e7b6      	b.n	80035d6 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003668:	4b17      	ldr	r3, [pc, #92]	@ (80036c8 <xTaskIncrementTick+0x168>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800366e:	4915      	ldr	r1, [pc, #84]	@ (80036c4 <xTaskIncrementTick+0x164>)
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d901      	bls.n	8003684 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8003680:	2301      	movs	r3, #1
 8003682:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003684:	4b11      	ldr	r3, [pc, #68]	@ (80036cc <xTaskIncrementTick+0x16c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d007      	beq.n	800369c <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 800368c:	2301      	movs	r3, #1
 800368e:	617b      	str	r3, [r7, #20]
 8003690:	e004      	b.n	800369c <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003692:	4b0f      	ldr	r3, [pc, #60]	@ (80036d0 <xTaskIncrementTick+0x170>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a0d      	ldr	r2, [pc, #52]	@ (80036d0 <xTaskIncrementTick+0x170>)
 800369a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800369c:	697b      	ldr	r3, [r7, #20]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20000248 	.word	0x20000248
 80036ac:	20000224 	.word	0x20000224
 80036b0:	200001d8 	.word	0x200001d8
 80036b4:	200001dc 	.word	0x200001dc
 80036b8:	20000238 	.word	0x20000238
 80036bc:	20000240 	.word	0x20000240
 80036c0:	20000228 	.word	0x20000228
 80036c4:	20000124 	.word	0x20000124
 80036c8:	20000120 	.word	0x20000120
 80036cc:	20000234 	.word	0x20000234
 80036d0:	20000230 	.word	0x20000230

080036d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80036d4:	b480      	push	{r7}
 80036d6:	b087      	sub	sp, #28
 80036d8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036da:	4b29      	ldr	r3, [pc, #164]	@ (8003780 <vTaskSwitchContext+0xac>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80036e2:	4b28      	ldr	r3, [pc, #160]	@ (8003784 <vTaskSwitchContext+0xb0>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80036e8:	e045      	b.n	8003776 <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 80036ea:	4b26      	ldr	r3, [pc, #152]	@ (8003784 <vTaskSwitchContext+0xb0>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036f0:	4b25      	ldr	r3, [pc, #148]	@ (8003788 <vTaskSwitchContext+0xb4>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	fab3 f383 	clz	r3, r3
 80036fc:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80036fe:	7afb      	ldrb	r3, [r7, #11]
 8003700:	f1c3 031f 	rsb	r3, r3, #31
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	4921      	ldr	r1, [pc, #132]	@ (800378c <vTaskSwitchContext+0xb8>)
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4613      	mov	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	440b      	add	r3, r1
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10b      	bne.n	8003732 <vTaskSwitchContext+0x5e>
        __asm volatile
 800371a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800371e:	f383 8811 	msr	BASEPRI, r3
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	607b      	str	r3, [r7, #4]
    }
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	e7fd      	b.n	800372e <vTaskSwitchContext+0x5a>
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	4613      	mov	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4a13      	ldr	r2, [pc, #76]	@ (800378c <vTaskSwitchContext+0xb8>)
 800373e:	4413      	add	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	605a      	str	r2, [r3, #4]
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	3308      	adds	r3, #8
 8003754:	429a      	cmp	r2, r3
 8003756:	d104      	bne.n	8003762 <vTaskSwitchContext+0x8e>
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	605a      	str	r2, [r3, #4]
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4a09      	ldr	r2, [pc, #36]	@ (8003790 <vTaskSwitchContext+0xbc>)
 800376a:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800376c:	4b08      	ldr	r3, [pc, #32]	@ (8003790 <vTaskSwitchContext+0xbc>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	334c      	adds	r3, #76	@ 0x4c
 8003772:	4a08      	ldr	r2, [pc, #32]	@ (8003794 <vTaskSwitchContext+0xc0>)
 8003774:	6013      	str	r3, [r2, #0]
}
 8003776:	bf00      	nop
 8003778:	371c      	adds	r7, #28
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr
 8003780:	20000248 	.word	0x20000248
 8003784:	20000234 	.word	0x20000234
 8003788:	20000228 	.word	0x20000228
 800378c:	20000124 	.word	0x20000124
 8003790:	20000120 	.word	0x20000120
 8003794:	20000014 	.word	0x20000014

08003798 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10b      	bne.n	80037c0 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80037a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ac:	f383 8811 	msr	BASEPRI, r3
 80037b0:	f3bf 8f6f 	isb	sy
 80037b4:	f3bf 8f4f 	dsb	sy
 80037b8:	60fb      	str	r3, [r7, #12]
    }
 80037ba:	bf00      	nop
 80037bc:	bf00      	nop
 80037be:	e7fd      	b.n	80037bc <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037c0:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <vTaskPlaceOnEventList+0x48>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	3318      	adds	r3, #24
 80037c6:	4619      	mov	r1, r3
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f7fe fffd 	bl	80027c8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80037ce:	2101      	movs	r1, #1
 80037d0:	6838      	ldr	r0, [r7, #0]
 80037d2:	f000 fba9 	bl	8003f28 <prvAddCurrentTaskToDelayedList>
}
 80037d6:	bf00      	nop
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000120 	.word	0x20000120

080037e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10b      	bne.n	8003812 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80037fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037fe:	f383 8811 	msr	BASEPRI, r3
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	60fb      	str	r3, [r7, #12]
    }
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	e7fd      	b.n	800380e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	3318      	adds	r3, #24
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff f80e 	bl	8002838 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800381c:	4b1d      	ldr	r3, [pc, #116]	@ (8003894 <xTaskRemoveFromEventList+0xb0>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d11c      	bne.n	800385e <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	3304      	adds	r3, #4
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff f805 	bl	8002838 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003832:	2201      	movs	r2, #1
 8003834:	409a      	lsls	r2, r3
 8003836:	4b18      	ldr	r3, [pc, #96]	@ (8003898 <xTaskRemoveFromEventList+0xb4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4313      	orrs	r3, r2
 800383c:	4a16      	ldr	r2, [pc, #88]	@ (8003898 <xTaskRemoveFromEventList+0xb4>)
 800383e:	6013      	str	r3, [r2, #0]
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003844:	4613      	mov	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4a13      	ldr	r2, [pc, #76]	@ (800389c <xTaskRemoveFromEventList+0xb8>)
 800384e:	441a      	add	r2, r3
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	3304      	adds	r3, #4
 8003854:	4619      	mov	r1, r3
 8003856:	4610      	mov	r0, r2
 8003858:	f7fe ff93 	bl	8002782 <vListInsertEnd>
 800385c:	e005      	b.n	800386a <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	3318      	adds	r3, #24
 8003862:	4619      	mov	r1, r3
 8003864:	480e      	ldr	r0, [pc, #56]	@ (80038a0 <xTaskRemoveFromEventList+0xbc>)
 8003866:	f7fe ff8c 	bl	8002782 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800386e:	4b0d      	ldr	r3, [pc, #52]	@ (80038a4 <xTaskRemoveFromEventList+0xc0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003874:	429a      	cmp	r2, r3
 8003876:	d905      	bls.n	8003884 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003878:	2301      	movs	r3, #1
 800387a:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800387c:	4b0a      	ldr	r3, [pc, #40]	@ (80038a8 <xTaskRemoveFromEventList+0xc4>)
 800387e:	2201      	movs	r2, #1
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	e001      	b.n	8003888 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003888:	697b      	ldr	r3, [r7, #20]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3718      	adds	r7, #24
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20000248 	.word	0x20000248
 8003898:	20000228 	.word	0x20000228
 800389c:	20000124 	.word	0x20000124
 80038a0:	200001e0 	.word	0x200001e0
 80038a4:	20000120 	.word	0x20000120
 80038a8:	20000234 	.word	0x20000234

080038ac <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80038b4:	4b06      	ldr	r3, [pc, #24]	@ (80038d0 <vTaskInternalSetTimeOutState+0x24>)
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80038bc:	4b05      	ldr	r3, [pc, #20]	@ (80038d4 <vTaskInternalSetTimeOutState+0x28>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	605a      	str	r2, [r3, #4]
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000238 	.word	0x20000238
 80038d4:	20000224 	.word	0x20000224

080038d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b088      	sub	sp, #32
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10b      	bne.n	8003900 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80038e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ec:	f383 8811 	msr	BASEPRI, r3
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	f3bf 8f4f 	dsb	sy
 80038f8:	613b      	str	r3, [r7, #16]
    }
 80038fa:	bf00      	nop
 80038fc:	bf00      	nop
 80038fe:	e7fd      	b.n	80038fc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10b      	bne.n	800391e <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8003906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800390a:	f383 8811 	msr	BASEPRI, r3
 800390e:	f3bf 8f6f 	isb	sy
 8003912:	f3bf 8f4f 	dsb	sy
 8003916:	60fb      	str	r3, [r7, #12]
    }
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	e7fd      	b.n	800391a <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800391e:	f000 fc0d 	bl	800413c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003922:	4b1f      	ldr	r3, [pc, #124]	@ (80039a0 <xTaskCheckForTimeOut+0xc8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800393a:	d102      	bne.n	8003942 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800393c:	2300      	movs	r3, #0
 800393e:	61fb      	str	r3, [r7, #28]
 8003940:	e026      	b.n	8003990 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	4b17      	ldr	r3, [pc, #92]	@ (80039a4 <xTaskCheckForTimeOut+0xcc>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	429a      	cmp	r2, r3
 800394c:	d00a      	beq.n	8003964 <xTaskCheckForTimeOut+0x8c>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	429a      	cmp	r2, r3
 8003956:	d305      	bcc.n	8003964 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003958:	2301      	movs	r3, #1
 800395a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	e015      	b.n	8003990 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	429a      	cmp	r2, r3
 800396c:	d20b      	bcs.n	8003986 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	1ad2      	subs	r2, r2, r3
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f7ff ff96 	bl	80038ac <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003980:	2300      	movs	r3, #0
 8003982:	61fb      	str	r3, [r7, #28]
 8003984:	e004      	b.n	8003990 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2200      	movs	r2, #0
 800398a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800398c:	2301      	movs	r3, #1
 800398e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003990:	f000 fc04 	bl	800419c <vPortExitCritical>

    return xReturn;
 8003994:	69fb      	ldr	r3, [r7, #28]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3720      	adds	r7, #32
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000224 	.word	0x20000224
 80039a4:	20000238 	.word	0x20000238

080039a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80039ac:	4b03      	ldr	r3, [pc, #12]	@ (80039bc <vTaskMissedYield+0x14>)
 80039ae:	2201      	movs	r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
}
 80039b2:	bf00      	nop
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	20000234 	.word	0x20000234

080039c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80039c8:	f000 f852 	bl	8003a70 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80039cc:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <prvIdleTask+0x28>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d9f9      	bls.n	80039c8 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80039d4:	4b05      	ldr	r3, [pc, #20]	@ (80039ec <prvIdleTask+0x2c>)
 80039d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80039e4:	e7f0      	b.n	80039c8 <prvIdleTask+0x8>
 80039e6:	bf00      	nop
 80039e8:	20000124 	.word	0x20000124
 80039ec:	e000ed04 	.word	0xe000ed04

080039f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039f6:	2300      	movs	r3, #0
 80039f8:	607b      	str	r3, [r7, #4]
 80039fa:	e00c      	b.n	8003a16 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	4613      	mov	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4a12      	ldr	r2, [pc, #72]	@ (8003a50 <prvInitialiseTaskLists+0x60>)
 8003a08:	4413      	add	r3, r2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fe fe8e 	bl	800272c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3301      	adds	r3, #1
 8003a14:	607b      	str	r3, [r7, #4]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b06      	cmp	r3, #6
 8003a1a:	d9ef      	bls.n	80039fc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003a1c:	480d      	ldr	r0, [pc, #52]	@ (8003a54 <prvInitialiseTaskLists+0x64>)
 8003a1e:	f7fe fe85 	bl	800272c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003a22:	480d      	ldr	r0, [pc, #52]	@ (8003a58 <prvInitialiseTaskLists+0x68>)
 8003a24:	f7fe fe82 	bl	800272c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003a28:	480c      	ldr	r0, [pc, #48]	@ (8003a5c <prvInitialiseTaskLists+0x6c>)
 8003a2a:	f7fe fe7f 	bl	800272c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003a2e:	480c      	ldr	r0, [pc, #48]	@ (8003a60 <prvInitialiseTaskLists+0x70>)
 8003a30:	f7fe fe7c 	bl	800272c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003a34:	480b      	ldr	r0, [pc, #44]	@ (8003a64 <prvInitialiseTaskLists+0x74>)
 8003a36:	f7fe fe79 	bl	800272c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <prvInitialiseTaskLists+0x78>)
 8003a3c:	4a05      	ldr	r2, [pc, #20]	@ (8003a54 <prvInitialiseTaskLists+0x64>)
 8003a3e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a40:	4b0a      	ldr	r3, [pc, #40]	@ (8003a6c <prvInitialiseTaskLists+0x7c>)
 8003a42:	4a05      	ldr	r2, [pc, #20]	@ (8003a58 <prvInitialiseTaskLists+0x68>)
 8003a44:	601a      	str	r2, [r3, #0]
}
 8003a46:	bf00      	nop
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	20000124 	.word	0x20000124
 8003a54:	200001b0 	.word	0x200001b0
 8003a58:	200001c4 	.word	0x200001c4
 8003a5c:	200001e0 	.word	0x200001e0
 8003a60:	200001f4 	.word	0x200001f4
 8003a64:	2000020c 	.word	0x2000020c
 8003a68:	200001d8 	.word	0x200001d8
 8003a6c:	200001dc 	.word	0x200001dc

08003a70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a76:	e019      	b.n	8003aac <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003a78:	f000 fb60 	bl	800413c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a7c:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <prvCheckTasksWaitingTermination+0x50>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3304      	adds	r3, #4
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fe fed5 	bl	8002838 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac4 <prvCheckTasksWaitingTermination+0x54>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	4a0b      	ldr	r2, [pc, #44]	@ (8003ac4 <prvCheckTasksWaitingTermination+0x54>)
 8003a96:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003a98:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac8 <prvCheckTasksWaitingTermination+0x58>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8003ac8 <prvCheckTasksWaitingTermination+0x58>)
 8003aa0:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003aa2:	f000 fb7b 	bl	800419c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 f810 	bl	8003acc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003aac:	4b06      	ldr	r3, [pc, #24]	@ (8003ac8 <prvCheckTasksWaitingTermination+0x58>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e1      	bne.n	8003a78 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200001f4 	.word	0x200001f4
 8003ac4:	20000220 	.word	0x20000220
 8003ac8:	20000208 	.word	0x20000208

08003acc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	334c      	adds	r3, #76	@ 0x4c
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fdf9 	bl	80046d0 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fcce 	bl	8004484 <vPortFree>
                vPortFree( pxTCB );
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 fccb 	bl	8004484 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
	...

08003af8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003afc:	4b09      	ldr	r3, [pc, #36]	@ (8003b24 <prvResetNextTaskUnblockTime+0x2c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d104      	bne.n	8003b10 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b06:	4b08      	ldr	r3, [pc, #32]	@ (8003b28 <prvResetNextTaskUnblockTime+0x30>)
 8003b08:	f04f 32ff 	mov.w	r2, #4294967295
 8003b0c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b0e:	e005      	b.n	8003b1c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b10:	4b04      	ldr	r3, [pc, #16]	@ (8003b24 <prvResetNextTaskUnblockTime+0x2c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a03      	ldr	r2, [pc, #12]	@ (8003b28 <prvResetNextTaskUnblockTime+0x30>)
 8003b1a:	6013      	str	r3, [r2, #0]
}
 8003b1c:	bf00      	nop
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr
 8003b24:	200001d8 	.word	0x200001d8
 8003b28:	20000240 	.word	0x20000240

08003b2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003b32:	4b0b      	ldr	r3, [pc, #44]	@ (8003b60 <xTaskGetSchedulerState+0x34>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d102      	bne.n	8003b40 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	607b      	str	r3, [r7, #4]
 8003b3e:	e008      	b.n	8003b52 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b40:	4b08      	ldr	r3, [pc, #32]	@ (8003b64 <xTaskGetSchedulerState+0x38>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d102      	bne.n	8003b4e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	607b      	str	r3, [r7, #4]
 8003b4c:	e001      	b.n	8003b52 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003b52:	687b      	ldr	r3, [r7, #4]
    }
 8003b54:	4618      	mov	r0, r3
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	2000022c 	.word	0x2000022c
 8003b64:	20000248 	.word	0x20000248

08003b68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003b74:	2300      	movs	r3, #0
 8003b76:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d065      	beq.n	8003c4a <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003b7e:	4b35      	ldr	r3, [pc, #212]	@ (8003c54 <xTaskPriorityDisinherit+0xec>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d00b      	beq.n	8003ba0 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8003b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b8c:	f383 8811 	msr	BASEPRI, r3
 8003b90:	f3bf 8f6f 	isb	sy
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	60fb      	str	r3, [r7, #12]
    }
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
 8003b9e:	e7fd      	b.n	8003b9c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10b      	bne.n	8003bc0 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8003ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bac:	f383 8811 	msr	BASEPRI, r3
 8003bb0:	f3bf 8f6f 	isb	sy
 8003bb4:	f3bf 8f4f 	dsb	sy
 8003bb8:	60bb      	str	r3, [r7, #8]
    }
 8003bba:	bf00      	nop
 8003bbc:	bf00      	nop
 8003bbe:	e7fd      	b.n	8003bbc <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc4:	1e5a      	subs	r2, r3, #1
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d039      	beq.n	8003c4a <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d135      	bne.n	8003c4a <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	3304      	adds	r3, #4
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fe fe28 	bl	8002838 <uxListRemove>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10a      	bne.n	8003c04 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43da      	mvns	r2, r3
 8003bfa:	4b17      	ldr	r3, [pc, #92]	@ (8003c58 <xTaskPriorityDisinherit+0xf0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4013      	ands	r3, r2
 8003c00:	4a15      	ldr	r2, [pc, #84]	@ (8003c58 <xTaskPriorityDisinherit+0xf0>)
 8003c02:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c10:	f1c3 0207 	rsb	r2, r3, #7
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	409a      	lsls	r2, r3
 8003c20:	4b0d      	ldr	r3, [pc, #52]	@ (8003c58 <xTaskPriorityDisinherit+0xf0>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	4a0c      	ldr	r2, [pc, #48]	@ (8003c58 <xTaskPriorityDisinherit+0xf0>)
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4a09      	ldr	r2, [pc, #36]	@ (8003c5c <xTaskPriorityDisinherit+0xf4>)
 8003c38:	441a      	add	r2, r3
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4610      	mov	r0, r2
 8003c42:	f7fe fd9e 	bl	8002782 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003c46:	2301      	movs	r3, #1
 8003c48:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003c4a:	697b      	ldr	r3, [r7, #20]
    }
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	20000120 	.word	0x20000120
 8003c58:	20000228 	.word	0x20000228
 8003c5c:	20000124 	.word	0x20000124

08003c60 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8003c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c78:	f383 8811 	msr	BASEPRI, r3
 8003c7c:	f3bf 8f6f 	isb	sy
 8003c80:	f3bf 8f4f 	dsb	sy
 8003c84:	613b      	str	r3, [r7, #16]
    }
 8003c86:	bf00      	nop
 8003c88:	bf00      	nop
 8003c8a:	e7fd      	b.n	8003c88 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8003c8c:	f000 fa56 	bl	800413c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003c90:	4b31      	ldr	r3, [pc, #196]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4413      	add	r3, r2
 8003c98:	339c      	adds	r3, #156	@ 0x9c
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d022      	beq.n	8003ce8 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8003ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	3226      	adds	r2, #38	@ 0x26
 8003caa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	43d2      	mvns	r2, r2
 8003cb2:	4011      	ands	r1, r2
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	3226      	adds	r2, #38	@ 0x26
 8003cb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003cbc:	4b26      	ldr	r3, [pc, #152]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	339c      	adds	r3, #156	@ 0x9c
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00b      	beq.n	8003ce8 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	6a38      	ldr	r0, [r7, #32]
 8003cd4:	f000 f928 	bl	8003f28 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8003cd8:	4b20      	ldr	r3, [pc, #128]	@ (8003d5c <xTaskGenericNotifyWait+0xfc>)
 8003cda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003ce8:	f000 fa58 	bl	800419c <vPortExitCritical>

        taskENTER_CRITICAL();
 8003cec:	f000 fa26 	bl	800413c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWait );

            if( pulNotificationValue != NULL )
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d007      	beq.n	8003d06 <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8003cf6:	4b18      	ldr	r3, [pc, #96]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	3226      	adds	r2, #38	@ 0x26
 8003cfe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003d06:	4b14      	ldr	r3, [pc, #80]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	339c      	adds	r3, #156	@ 0x9c
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d002      	beq.n	8003d1e <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	e00e      	b.n	8003d3c <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8003d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	3226      	adds	r2, #38	@ 0x26
 8003d26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	43d2      	mvns	r2, r2
 8003d2e:	4011      	ands	r1, r2
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	3226      	adds	r2, #38	@ 0x26
 8003d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8003d3c:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <xTaskGenericNotifyWait+0xf8>)
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	4413      	add	r3, r2
 8003d44:	339c      	adds	r3, #156	@ 0x9c
 8003d46:	2200      	movs	r2, #0
 8003d48:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003d4a:	f000 fa27 	bl	800419c <vPortExitCritical>

        return xReturn;
 8003d4e:	697b      	ldr	r3, [r7, #20]
    }
 8003d50:	4618      	mov	r0, r3
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	20000120 	.word	0x20000120
 8003d5c:	e000ed04 	.word	0xe000ed04

08003d60 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b08c      	sub	sp, #48	@ 0x30
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
 8003d6c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00b      	beq.n	8003d90 <xTaskGenericNotify+0x30>
        __asm volatile
 8003d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7c:	f383 8811 	msr	BASEPRI, r3
 8003d80:	f3bf 8f6f 	isb	sy
 8003d84:	f3bf 8f4f 	dsb	sy
 8003d88:	623b      	str	r3, [r7, #32]
    }
 8003d8a:	bf00      	nop
 8003d8c:	bf00      	nop
 8003d8e:	e7fd      	b.n	8003d8c <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10b      	bne.n	8003dae <xTaskGenericNotify+0x4e>
        __asm volatile
 8003d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9a:	f383 8811 	msr	BASEPRI, r3
 8003d9e:	f3bf 8f6f 	isb	sy
 8003da2:	f3bf 8f4f 	dsb	sy
 8003da6:	61fb      	str	r3, [r7, #28]
    }
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	e7fd      	b.n	8003daa <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8003db2:	f000 f9c3 	bl	800413c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8003db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d006      	beq.n	8003dca <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8003dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	3226      	adds	r2, #38	@ 0x26
 8003dc2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc8:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8003dca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	4413      	add	r3, r2
 8003dd0:	339c      	adds	r3, #156	@ 0x9c
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8003dd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	4413      	add	r3, r2
 8003dde:	339c      	adds	r3, #156	@ 0x9c
 8003de0:	2202      	movs	r2, #2
 8003de2:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8003de4:	78fb      	ldrb	r3, [r7, #3]
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d83b      	bhi.n	8003e62 <xTaskGenericNotify+0x102>
 8003dea:	a201      	add	r2, pc, #4	@ (adr r2, 8003df0 <xTaskGenericNotify+0x90>)
 8003dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df0:	08003e83 	.word	0x08003e83
 8003df4:	08003e05 	.word	0x08003e05
 8003df8:	08003e21 	.word	0x08003e21
 8003dfc:	08003e39 	.word	0x08003e39
 8003e00:	08003e47 	.word	0x08003e47
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8003e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	3226      	adds	r2, #38	@ 0x26
 8003e0a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	ea42 0103 	orr.w	r1, r2, r3
 8003e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	3226      	adds	r2, #38	@ 0x26
 8003e1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003e1e:	e033      	b.n	8003e88 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8003e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e22:	68ba      	ldr	r2, [r7, #8]
 8003e24:	3226      	adds	r2, #38	@ 0x26
 8003e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e2a:	1c59      	adds	r1, r3, #1
 8003e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	3226      	adds	r2, #38	@ 0x26
 8003e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003e36:	e027      	b.n	8003e88 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	3226      	adds	r2, #38	@ 0x26
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003e44:	e020      	b.n	8003e88 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003e46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d006      	beq.n	8003e5c <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	3226      	adds	r2, #38	@ 0x26
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8003e5a:	e015      	b.n	8003e88 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8003e60:	e012      	b.n	8003e88 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8003e62:	4b2c      	ldr	r3, [pc, #176]	@ (8003f14 <xTaskGenericNotify+0x1b4>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00d      	beq.n	8003e86 <xTaskGenericNotify+0x126>
        __asm volatile
 8003e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e6e:	f383 8811 	msr	BASEPRI, r3
 8003e72:	f3bf 8f6f 	isb	sy
 8003e76:	f3bf 8f4f 	dsb	sy
 8003e7a:	61bb      	str	r3, [r7, #24]
    }
 8003e7c:	bf00      	nop
 8003e7e:	bf00      	nop
 8003e80:	e7fd      	b.n	8003e7e <xTaskGenericNotify+0x11e>
                    break;
 8003e82:	bf00      	nop
 8003e84:	e000      	b.n	8003e88 <xTaskGenericNotify+0x128>

                    break;
 8003e86:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8003e88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d13a      	bne.n	8003f06 <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e92:	3304      	adds	r3, #4
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7fe fccf 	bl	8002838 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 8003e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	409a      	lsls	r2, r3
 8003ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f18 <xTaskGenericNotify+0x1b8>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8003f18 <xTaskGenericNotify+0x1b8>)
 8003eaa:	6013      	str	r3, [r2, #0]
 8003eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	4a18      	ldr	r2, [pc, #96]	@ (8003f1c <xTaskGenericNotify+0x1bc>)
 8003eba:	441a      	add	r2, r3
 8003ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebe:	3304      	adds	r3, #4
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	4610      	mov	r0, r2
 8003ec4:	f7fe fc5d 	bl	8002782 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8003ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00b      	beq.n	8003ee8 <xTaskGenericNotify+0x188>
        __asm volatile
 8003ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed4:	f383 8811 	msr	BASEPRI, r3
 8003ed8:	f3bf 8f6f 	isb	sy
 8003edc:	f3bf 8f4f 	dsb	sy
 8003ee0:	617b      	str	r3, [r7, #20]
    }
 8003ee2:	bf00      	nop
 8003ee4:	bf00      	nop
 8003ee6:	e7fd      	b.n	8003ee4 <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eec:	4b0c      	ldr	r3, [pc, #48]	@ (8003f20 <xTaskGenericNotify+0x1c0>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d907      	bls.n	8003f06 <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8003ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <xTaskGenericNotify+0x1c4>)
 8003ef8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003efc:	601a      	str	r2, [r3, #0]
 8003efe:	f3bf 8f4f 	dsb	sy
 8003f02:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003f06:	f000 f949 	bl	800419c <vPortExitCritical>

        return xReturn;
 8003f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3730      	adds	r7, #48	@ 0x30
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000224 	.word	0x20000224
 8003f18:	20000228 	.word	0x20000228
 8003f1c:	20000124 	.word	0x20000124
 8003f20:	20000120 	.word	0x20000120
 8003f24:	e000ed04 	.word	0xe000ed04

08003f28 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003f32:	4b29      	ldr	r3, [pc, #164]	@ (8003fd8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f38:	4b28      	ldr	r3, [pc, #160]	@ (8003fdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fe fc7a 	bl	8002838 <uxListRemove>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10b      	bne.n	8003f62 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003f4a:	4b24      	ldr	r3, [pc, #144]	@ (8003fdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f50:	2201      	movs	r2, #1
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43da      	mvns	r2, r3
 8003f58:	4b21      	ldr	r3, [pc, #132]	@ (8003fe0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	4a20      	ldr	r2, [pc, #128]	@ (8003fe0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003f60:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f68:	d10a      	bne.n	8003f80 <prvAddCurrentTaskToDelayedList+0x58>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d007      	beq.n	8003f80 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f70:	4b1a      	ldr	r3, [pc, #104]	@ (8003fdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3304      	adds	r3, #4
 8003f76:	4619      	mov	r1, r3
 8003f78:	481a      	ldr	r0, [pc, #104]	@ (8003fe4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003f7a:	f7fe fc02 	bl	8002782 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003f7e:	e026      	b.n	8003fce <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4413      	add	r3, r2
 8003f86:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003f88:	4b14      	ldr	r3, [pc, #80]	@ (8003fdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d209      	bcs.n	8003fac <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f98:	4b13      	ldr	r3, [pc, #76]	@ (8003fe8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003fdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f7fe fc0f 	bl	80027c8 <vListInsert>
}
 8003faa:	e010      	b.n	8003fce <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fac:	4b0f      	ldr	r3, [pc, #60]	@ (8003fec <prvAddCurrentTaskToDelayedList+0xc4>)
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	4610      	mov	r0, r2
 8003fba:	f7fe fc05 	bl	80027c8 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d202      	bcs.n	8003fce <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8003fc8:	4a09      	ldr	r2, [pc, #36]	@ (8003ff0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	6013      	str	r3, [r2, #0]
}
 8003fce:	bf00      	nop
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	20000224 	.word	0x20000224
 8003fdc:	20000120 	.word	0x20000120
 8003fe0:	20000228 	.word	0x20000228
 8003fe4:	2000020c 	.word	0x2000020c
 8003fe8:	200001dc 	.word	0x200001dc
 8003fec:	200001d8 	.word	0x200001d8
 8003ff0:	20000240 	.word	0x20000240

08003ff4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	3b04      	subs	r3, #4
 8004004:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800400c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	3b04      	subs	r3, #4
 8004012:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	f023 0201 	bic.w	r2, r3, #1
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3b04      	subs	r3, #4
 8004022:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004024:	4a08      	ldr	r2, [pc, #32]	@ (8004048 <pxPortInitialiseStack+0x54>)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	3b14      	subs	r3, #20
 800402e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3b20      	subs	r3, #32
 800403a:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800403c:	68fb      	ldr	r3, [r7, #12]
}
 800403e:	4618      	mov	r0, r3
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr
 8004048:	0800404d 	.word	0x0800404d

0800404c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8004052:	2300      	movs	r3, #0
 8004054:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004056:	4b12      	ldr	r3, [pc, #72]	@ (80040a0 <prvTaskExitError+0x54>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405e:	d00b      	beq.n	8004078 <prvTaskExitError+0x2c>
        __asm volatile
 8004060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	60fb      	str	r3, [r7, #12]
    }
 8004072:	bf00      	nop
 8004074:	bf00      	nop
 8004076:	e7fd      	b.n	8004074 <prvTaskExitError+0x28>
        __asm volatile
 8004078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800407c:	f383 8811 	msr	BASEPRI, r3
 8004080:	f3bf 8f6f 	isb	sy
 8004084:	f3bf 8f4f 	dsb	sy
 8004088:	60bb      	str	r3, [r7, #8]
    }
 800408a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800408c:	bf00      	nop
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d0fc      	beq.n	800408e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004094:	bf00      	nop
 8004096:	bf00      	nop
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	bc80      	pop	{r7}
 800409e:	4770      	bx	lr
 80040a0:	20000010 	.word	0x20000010
	...

080040b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80040b0:	4b07      	ldr	r3, [pc, #28]	@ (80040d0 <pxCurrentTCBConst2>)
 80040b2:	6819      	ldr	r1, [r3, #0]
 80040b4:	6808      	ldr	r0, [r1, #0]
 80040b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80040ba:	f380 8809 	msr	PSP, r0
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f04f 0000 	mov.w	r0, #0
 80040c6:	f380 8811 	msr	BASEPRI, r0
 80040ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80040ce:	4770      	bx	lr

080040d0 <pxCurrentTCBConst2>:
 80040d0:	20000120 	.word	0x20000120
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop

080040d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80040d8:	4806      	ldr	r0, [pc, #24]	@ (80040f4 <prvPortStartFirstTask+0x1c>)
 80040da:	6800      	ldr	r0, [r0, #0]
 80040dc:	6800      	ldr	r0, [r0, #0]
 80040de:	f380 8808 	msr	MSP, r0
 80040e2:	b662      	cpsie	i
 80040e4:	b661      	cpsie	f
 80040e6:	f3bf 8f4f 	dsb	sy
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	df00      	svc	0
 80040f0:	bf00      	nop
 80040f2:	0000      	.short	0x0000
 80040f4:	e000ed08 	.word	0xe000ed08
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );

}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop

080040fc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004100:	4b0c      	ldr	r3, [pc, #48]	@ (8004134 <xPortStartScheduler+0x38>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a0b      	ldr	r2, [pc, #44]	@ (8004134 <xPortStartScheduler+0x38>)
 8004106:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800410a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800410c:	4b09      	ldr	r3, [pc, #36]	@ (8004134 <xPortStartScheduler+0x38>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a08      	ldr	r2, [pc, #32]	@ (8004134 <xPortStartScheduler+0x38>)
 8004112:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004116:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004118:	f000 f8b0 	bl	800427c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800411c:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <xPortStartScheduler+0x3c>)
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 8004122:	f7ff ffd9 	bl	80040d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004126:	f7ff fad5 	bl	80036d4 <vTaskSwitchContext>
    prvTaskExitError();
 800412a:	f7ff ff8f 	bl	800404c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	bd80      	pop	{r7, pc}
 8004134:	e000ed20 	.word	0xe000ed20
 8004138:	20000010 	.word	0x20000010

0800413c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
        __asm volatile
 8004142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004146:	f383 8811 	msr	BASEPRI, r3
 800414a:	f3bf 8f6f 	isb	sy
 800414e:	f3bf 8f4f 	dsb	sy
 8004152:	607b      	str	r3, [r7, #4]
    }
 8004154:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004156:	4b0f      	ldr	r3, [pc, #60]	@ (8004194 <vPortEnterCritical+0x58>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	4a0d      	ldr	r2, [pc, #52]	@ (8004194 <vPortEnterCritical+0x58>)
 800415e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004160:	4b0c      	ldr	r3, [pc, #48]	@ (8004194 <vPortEnterCritical+0x58>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d110      	bne.n	800418a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <vPortEnterCritical+0x5c>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00b      	beq.n	800418a <vPortEnterCritical+0x4e>
        __asm volatile
 8004172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004176:	f383 8811 	msr	BASEPRI, r3
 800417a:	f3bf 8f6f 	isb	sy
 800417e:	f3bf 8f4f 	dsb	sy
 8004182:	603b      	str	r3, [r7, #0]
    }
 8004184:	bf00      	nop
 8004186:	bf00      	nop
 8004188:	e7fd      	b.n	8004186 <vPortEnterCritical+0x4a>
    }
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr
 8004194:	20000010 	.word	0x20000010
 8004198:	e000ed04 	.word	0xe000ed04

0800419c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80041a2:	4b12      	ldr	r3, [pc, #72]	@ (80041ec <vPortExitCritical+0x50>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d10b      	bne.n	80041c2 <vPortExitCritical+0x26>
        __asm volatile
 80041aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ae:	f383 8811 	msr	BASEPRI, r3
 80041b2:	f3bf 8f6f 	isb	sy
 80041b6:	f3bf 8f4f 	dsb	sy
 80041ba:	607b      	str	r3, [r7, #4]
    }
 80041bc:	bf00      	nop
 80041be:	bf00      	nop
 80041c0:	e7fd      	b.n	80041be <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80041c2:	4b0a      	ldr	r3, [pc, #40]	@ (80041ec <vPortExitCritical+0x50>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	4a08      	ldr	r2, [pc, #32]	@ (80041ec <vPortExitCritical+0x50>)
 80041ca:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80041cc:	4b07      	ldr	r3, [pc, #28]	@ (80041ec <vPortExitCritical+0x50>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d105      	bne.n	80041e0 <vPortExitCritical+0x44>
 80041d4:	2300      	movs	r3, #0
 80041d6:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80041de:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	20000010 	.word	0x20000010

080041f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80041f0:	f3ef 8009 	mrs	r0, PSP
 80041f4:	f3bf 8f6f 	isb	sy
 80041f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004230 <pxCurrentTCBConst>)
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004200:	6010      	str	r0, [r2, #0]
 8004202:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004206:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800420a:	f380 8811 	msr	BASEPRI, r0
 800420e:	f7ff fa61 	bl	80036d4 <vTaskSwitchContext>
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	f380 8811 	msr	BASEPRI, r0
 800421a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800421e:	6819      	ldr	r1, [r3, #0]
 8004220:	6808      	ldr	r0, [r1, #0]
 8004222:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004226:	f380 8809 	msr	PSP, r0
 800422a:	f3bf 8f6f 	isb	sy
 800422e:	4770      	bx	lr

08004230 <pxCurrentTCBConst>:
 8004230:	20000120 	.word	0x20000120
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004234:	bf00      	nop
 8004236:	bf00      	nop

08004238 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
        __asm volatile
 800423e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	607b      	str	r3, [r7, #4]
    }
 8004250:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004252:	f7ff f985 	bl	8003560 <xTaskIncrementTick>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800425c:	4b06      	ldr	r3, [pc, #24]	@ (8004278 <SysTick_Handler+0x40>)
 800425e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	2300      	movs	r3, #0
 8004266:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	f383 8811 	msr	BASEPRI, r3
    }
 800426e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004270:	bf00      	nop
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	e000ed04 	.word	0xe000ed04

0800427c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004280:	4b0a      	ldr	r3, [pc, #40]	@ (80042ac <vPortSetupTimerInterrupt+0x30>)
 8004282:	2200      	movs	r2, #0
 8004284:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004286:	4b0a      	ldr	r3, [pc, #40]	@ (80042b0 <vPortSetupTimerInterrupt+0x34>)
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800428c:	4b09      	ldr	r3, [pc, #36]	@ (80042b4 <vPortSetupTimerInterrupt+0x38>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a09      	ldr	r2, [pc, #36]	@ (80042b8 <vPortSetupTimerInterrupt+0x3c>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	099b      	lsrs	r3, r3, #6
 8004298:	4a08      	ldr	r2, [pc, #32]	@ (80042bc <vPortSetupTimerInterrupt+0x40>)
 800429a:	3b01      	subs	r3, #1
 800429c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800429e:	4b03      	ldr	r3, [pc, #12]	@ (80042ac <vPortSetupTimerInterrupt+0x30>)
 80042a0:	2207      	movs	r2, #7
 80042a2:	601a      	str	r2, [r3, #0]
}
 80042a4:	bf00      	nop
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bc80      	pop	{r7}
 80042aa:	4770      	bx	lr
 80042ac:	e000e010 	.word	0xe000e010
 80042b0:	e000e018 	.word	0xe000e018
 80042b4:	20000004 	.word	0x20000004
 80042b8:	10624dd3 	.word	0x10624dd3
 80042bc:	e000e014 	.word	0xe000e014

080042c0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	@ 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80042c8:	2300      	movs	r3, #0
 80042ca:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80042cc:	f7ff f89c 	bl	8003408 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80042d0:	4b66      	ldr	r3, [pc, #408]	@ (800446c <pvPortMalloc+0x1ac>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80042d8:	f000 f938 	bl	800454c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80042dc:	4b64      	ldr	r3, [pc, #400]	@ (8004470 <pvPortMalloc+0x1b0>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4013      	ands	r3, r2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f040 80a9 	bne.w	800443c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d02e      	beq.n	800434e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80042f0:	2208      	movs	r2, #8
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d228      	bcs.n	800434e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 80042fc:	2208      	movs	r2, #8
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4413      	add	r3, r2
 8004302:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	2b00      	cmp	r3, #0
 800430c:	d022      	beq.n	8004354 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f023 0307 	bic.w	r3, r3, #7
 8004314:	3308      	adds	r3, #8
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	429a      	cmp	r2, r3
 800431a:	d215      	bcs.n	8004348 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f023 0307 	bic.w	r3, r3, #7
 8004322:	3308      	adds	r3, #8
 8004324:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	2b00      	cmp	r3, #0
 800432e:	d011      	beq.n	8004354 <pvPortMalloc+0x94>
        __asm volatile
 8004330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004334:	f383 8811 	msr	BASEPRI, r3
 8004338:	f3bf 8f6f 	isb	sy
 800433c:	f3bf 8f4f 	dsb	sy
 8004340:	617b      	str	r3, [r7, #20]
    }
 8004342:	bf00      	nop
 8004344:	bf00      	nop
 8004346:	e7fd      	b.n	8004344 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004348:	2300      	movs	r3, #0
 800434a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800434c:	e002      	b.n	8004354 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800434e:	2300      	movs	r3, #0
 8004350:	607b      	str	r3, [r7, #4]
 8004352:	e000      	b.n	8004356 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004354:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d06f      	beq.n	800443c <pvPortMalloc+0x17c>
 800435c:	4b45      	ldr	r3, [pc, #276]	@ (8004474 <pvPortMalloc+0x1b4>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	429a      	cmp	r2, r3
 8004364:	d86a      	bhi.n	800443c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004366:	4b44      	ldr	r3, [pc, #272]	@ (8004478 <pvPortMalloc+0x1b8>)
 8004368:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800436a:	4b43      	ldr	r3, [pc, #268]	@ (8004478 <pvPortMalloc+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004370:	e004      	b.n	800437c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8004372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004374:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	429a      	cmp	r2, r3
 8004384:	d903      	bls.n	800438e <pvPortMalloc+0xce>
 8004386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1f1      	bne.n	8004372 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800438e:	4b37      	ldr	r3, [pc, #220]	@ (800446c <pvPortMalloc+0x1ac>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004394:	429a      	cmp	r2, r3
 8004396:	d051      	beq.n	800443c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2208      	movs	r2, #8
 800439e:	4413      	add	r3, r2
 80043a0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80043a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80043aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	1ad2      	subs	r2, r2, r3
 80043b2:	2308      	movs	r3, #8
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d920      	bls.n	80043fc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80043ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4413      	add	r3, r2
 80043c0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00b      	beq.n	80043e4 <pvPortMalloc+0x124>
        __asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	613b      	str	r3, [r7, #16]
    }
 80043de:	bf00      	nop
 80043e0:	bf00      	nop
 80043e2:	e7fd      	b.n	80043e0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80043e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	1ad2      	subs	r2, r2, r3
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80043f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80043f6:	69b8      	ldr	r0, [r7, #24]
 80043f8:	f000 f90a 	bl	8004610 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80043fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004474 <pvPortMalloc+0x1b4>)
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	4a1b      	ldr	r2, [pc, #108]	@ (8004474 <pvPortMalloc+0x1b4>)
 8004408:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800440a:	4b1a      	ldr	r3, [pc, #104]	@ (8004474 <pvPortMalloc+0x1b4>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	4b1b      	ldr	r3, [pc, #108]	@ (800447c <pvPortMalloc+0x1bc>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d203      	bcs.n	800441e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004416:	4b17      	ldr	r3, [pc, #92]	@ (8004474 <pvPortMalloc+0x1b4>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a18      	ldr	r2, [pc, #96]	@ (800447c <pvPortMalloc+0x1bc>)
 800441c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800441e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	4b13      	ldr	r3, [pc, #76]	@ (8004470 <pvPortMalloc+0x1b0>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	431a      	orrs	r2, r3
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800442c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442e:	2200      	movs	r2, #0
 8004430:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004432:	4b13      	ldr	r3, [pc, #76]	@ (8004480 <pvPortMalloc+0x1c0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	3301      	adds	r3, #1
 8004438:	4a11      	ldr	r2, [pc, #68]	@ (8004480 <pvPortMalloc+0x1c0>)
 800443a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800443c:	f7fe fff2 	bl	8003424 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00b      	beq.n	8004462 <pvPortMalloc+0x1a2>
        __asm volatile
 800444a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444e:	f383 8811 	msr	BASEPRI, r3
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	60fb      	str	r3, [r7, #12]
    }
 800445c:	bf00      	nop
 800445e:	bf00      	nop
 8004460:	e7fd      	b.n	800445e <pvPortMalloc+0x19e>
    return pvReturn;
 8004462:	69fb      	ldr	r3, [r7, #28]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3728      	adds	r7, #40	@ 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	20000e54 	.word	0x20000e54
 8004470:	20000e68 	.word	0x20000e68
 8004474:	20000e58 	.word	0x20000e58
 8004478:	20000e4c 	.word	0x20000e4c
 800447c:	20000e5c 	.word	0x20000e5c
 8004480:	20000e60 	.word	0x20000e60

08004484 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d04f      	beq.n	8004536 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004496:	2308      	movs	r3, #8
 8004498:	425b      	negs	r3, r3
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	4413      	add	r3, r2
 800449e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	4b25      	ldr	r3, [pc, #148]	@ (8004540 <vPortFree+0xbc>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4013      	ands	r3, r2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10b      	bne.n	80044ca <vPortFree+0x46>
        __asm volatile
 80044b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b6:	f383 8811 	msr	BASEPRI, r3
 80044ba:	f3bf 8f6f 	isb	sy
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	60fb      	str	r3, [r7, #12]
    }
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	e7fd      	b.n	80044c6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00b      	beq.n	80044ea <vPortFree+0x66>
        __asm volatile
 80044d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d6:	f383 8811 	msr	BASEPRI, r3
 80044da:	f3bf 8f6f 	isb	sy
 80044de:	f3bf 8f4f 	dsb	sy
 80044e2:	60bb      	str	r3, [r7, #8]
    }
 80044e4:	bf00      	nop
 80044e6:	bf00      	nop
 80044e8:	e7fd      	b.n	80044e6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	4b14      	ldr	r3, [pc, #80]	@ (8004540 <vPortFree+0xbc>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4013      	ands	r3, r2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d01e      	beq.n	8004536 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d11a      	bne.n	8004536 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	4b0e      	ldr	r3, [pc, #56]	@ (8004540 <vPortFree+0xbc>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	43db      	mvns	r3, r3
 800450a:	401a      	ands	r2, r3
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004510:	f7fe ff7a 	bl	8003408 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	4b0a      	ldr	r3, [pc, #40]	@ (8004544 <vPortFree+0xc0>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4413      	add	r3, r2
 800451e:	4a09      	ldr	r2, [pc, #36]	@ (8004544 <vPortFree+0xc0>)
 8004520:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004522:	6938      	ldr	r0, [r7, #16]
 8004524:	f000 f874 	bl	8004610 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004528:	4b07      	ldr	r3, [pc, #28]	@ (8004548 <vPortFree+0xc4>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3301      	adds	r3, #1
 800452e:	4a06      	ldr	r2, [pc, #24]	@ (8004548 <vPortFree+0xc4>)
 8004530:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004532:	f7fe ff77 	bl	8003424 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004536:	bf00      	nop
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	20000e68 	.word	0x20000e68
 8004544:	20000e58 	.word	0x20000e58
 8004548:	20000e64 	.word	0x20000e64

0800454c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004552:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004556:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004558:	4b27      	ldr	r3, [pc, #156]	@ (80045f8 <prvHeapInit+0xac>)
 800455a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00c      	beq.n	8004580 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	3307      	adds	r3, #7
 800456a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f023 0307 	bic.w	r3, r3, #7
 8004572:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	4a1f      	ldr	r2, [pc, #124]	@ (80045f8 <prvHeapInit+0xac>)
 800457c:	4413      	add	r3, r2
 800457e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004584:	4a1d      	ldr	r2, [pc, #116]	@ (80045fc <prvHeapInit+0xb0>)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800458a:	4b1c      	ldr	r3, [pc, #112]	@ (80045fc <prvHeapInit+0xb0>)
 800458c:	2200      	movs	r2, #0
 800458e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	4413      	add	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004598:	2208      	movs	r2, #8
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	1a9b      	subs	r3, r3, r2
 800459e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f023 0307 	bic.w	r3, r3, #7
 80045a6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4a15      	ldr	r2, [pc, #84]	@ (8004600 <prvHeapInit+0xb4>)
 80045ac:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80045ae:	4b14      	ldr	r3, [pc, #80]	@ (8004600 <prvHeapInit+0xb4>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2200      	movs	r2, #0
 80045b4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80045b6:	4b12      	ldr	r3, [pc, #72]	@ (8004600 <prvHeapInit+0xb4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	1ad2      	subs	r2, r2, r3
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80045cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004600 <prvHeapInit+0xb4>)
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004604 <prvHeapInit+0xb8>)
 80045da:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	4a09      	ldr	r2, [pc, #36]	@ (8004608 <prvHeapInit+0xbc>)
 80045e2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80045e4:	4b09      	ldr	r3, [pc, #36]	@ (800460c <prvHeapInit+0xc0>)
 80045e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80045ea:	601a      	str	r2, [r3, #0]
}
 80045ec:	bf00      	nop
 80045ee:	3714      	adds	r7, #20
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bc80      	pop	{r7}
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	2000024c 	.word	0x2000024c
 80045fc:	20000e4c 	.word	0x20000e4c
 8004600:	20000e54 	.word	0x20000e54
 8004604:	20000e5c 	.word	0x20000e5c
 8004608:	20000e58 	.word	0x20000e58
 800460c:	20000e68 	.word	0x20000e68

08004610 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004618:	4b27      	ldr	r3, [pc, #156]	@ (80046b8 <prvInsertBlockIntoFreeList+0xa8>)
 800461a:	60fb      	str	r3, [r7, #12]
 800461c:	e002      	b.n	8004624 <prvInsertBlockIntoFreeList+0x14>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	429a      	cmp	r2, r3
 800462c:	d8f7      	bhi.n	800461e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	4413      	add	r3, r2
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	429a      	cmp	r2, r3
 800463e:	d108      	bne.n	8004652 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	441a      	add	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	441a      	add	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	d118      	bne.n	8004698 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	4b14      	ldr	r3, [pc, #80]	@ (80046bc <prvInsertBlockIntoFreeList+0xac>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	429a      	cmp	r2, r3
 8004670:	d00d      	beq.n	800468e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	441a      	add	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	e008      	b.n	80046a0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800468e:	4b0b      	ldr	r3, [pc, #44]	@ (80046bc <prvInsertBlockIntoFreeList+0xac>)
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	e003      	b.n	80046a0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d002      	beq.n	80046ae <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80046ae:	bf00      	nop
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	20000e4c 	.word	0x20000e4c
 80046bc:	20000e54 	.word	0x20000e54

080046c0 <memset>:
 80046c0:	4603      	mov	r3, r0
 80046c2:	4402      	add	r2, r0
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d100      	bne.n	80046ca <memset+0xa>
 80046c8:	4770      	bx	lr
 80046ca:	f803 1b01 	strb.w	r1, [r3], #1
 80046ce:	e7f9      	b.n	80046c4 <memset+0x4>

080046d0 <_reclaim_reent>:
 80046d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004788 <_reclaim_reent+0xb8>)
 80046d2:	b570      	push	{r4, r5, r6, lr}
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4604      	mov	r4, r0
 80046d8:	4283      	cmp	r3, r0
 80046da:	d053      	beq.n	8004784 <_reclaim_reent+0xb4>
 80046dc:	69c3      	ldr	r3, [r0, #28]
 80046de:	b31b      	cbz	r3, 8004728 <_reclaim_reent+0x58>
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	b163      	cbz	r3, 80046fe <_reclaim_reent+0x2e>
 80046e4:	2500      	movs	r5, #0
 80046e6:	69e3      	ldr	r3, [r4, #28]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	5959      	ldr	r1, [r3, r5]
 80046ec:	b9b1      	cbnz	r1, 800471c <_reclaim_reent+0x4c>
 80046ee:	3504      	adds	r5, #4
 80046f0:	2d80      	cmp	r5, #128	@ 0x80
 80046f2:	d1f8      	bne.n	80046e6 <_reclaim_reent+0x16>
 80046f4:	69e3      	ldr	r3, [r4, #28]
 80046f6:	4620      	mov	r0, r4
 80046f8:	68d9      	ldr	r1, [r3, #12]
 80046fa:	f000 f87b 	bl	80047f4 <_free_r>
 80046fe:	69e3      	ldr	r3, [r4, #28]
 8004700:	6819      	ldr	r1, [r3, #0]
 8004702:	b111      	cbz	r1, 800470a <_reclaim_reent+0x3a>
 8004704:	4620      	mov	r0, r4
 8004706:	f000 f875 	bl	80047f4 <_free_r>
 800470a:	69e3      	ldr	r3, [r4, #28]
 800470c:	689d      	ldr	r5, [r3, #8]
 800470e:	b15d      	cbz	r5, 8004728 <_reclaim_reent+0x58>
 8004710:	4629      	mov	r1, r5
 8004712:	4620      	mov	r0, r4
 8004714:	682d      	ldr	r5, [r5, #0]
 8004716:	f000 f86d 	bl	80047f4 <_free_r>
 800471a:	e7f8      	b.n	800470e <_reclaim_reent+0x3e>
 800471c:	680e      	ldr	r6, [r1, #0]
 800471e:	4620      	mov	r0, r4
 8004720:	f000 f868 	bl	80047f4 <_free_r>
 8004724:	4631      	mov	r1, r6
 8004726:	e7e1      	b.n	80046ec <_reclaim_reent+0x1c>
 8004728:	6961      	ldr	r1, [r4, #20]
 800472a:	b111      	cbz	r1, 8004732 <_reclaim_reent+0x62>
 800472c:	4620      	mov	r0, r4
 800472e:	f000 f861 	bl	80047f4 <_free_r>
 8004732:	69e1      	ldr	r1, [r4, #28]
 8004734:	b111      	cbz	r1, 800473c <_reclaim_reent+0x6c>
 8004736:	4620      	mov	r0, r4
 8004738:	f000 f85c 	bl	80047f4 <_free_r>
 800473c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800473e:	b111      	cbz	r1, 8004746 <_reclaim_reent+0x76>
 8004740:	4620      	mov	r0, r4
 8004742:	f000 f857 	bl	80047f4 <_free_r>
 8004746:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004748:	b111      	cbz	r1, 8004750 <_reclaim_reent+0x80>
 800474a:	4620      	mov	r0, r4
 800474c:	f000 f852 	bl	80047f4 <_free_r>
 8004750:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004752:	b111      	cbz	r1, 800475a <_reclaim_reent+0x8a>
 8004754:	4620      	mov	r0, r4
 8004756:	f000 f84d 	bl	80047f4 <_free_r>
 800475a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800475c:	b111      	cbz	r1, 8004764 <_reclaim_reent+0x94>
 800475e:	4620      	mov	r0, r4
 8004760:	f000 f848 	bl	80047f4 <_free_r>
 8004764:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004766:	b111      	cbz	r1, 800476e <_reclaim_reent+0x9e>
 8004768:	4620      	mov	r0, r4
 800476a:	f000 f843 	bl	80047f4 <_free_r>
 800476e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004770:	b111      	cbz	r1, 8004778 <_reclaim_reent+0xa8>
 8004772:	4620      	mov	r0, r4
 8004774:	f000 f83e 	bl	80047f4 <_free_r>
 8004778:	6a23      	ldr	r3, [r4, #32]
 800477a:	b11b      	cbz	r3, 8004784 <_reclaim_reent+0xb4>
 800477c:	4620      	mov	r0, r4
 800477e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004782:	4718      	bx	r3
 8004784:	bd70      	pop	{r4, r5, r6, pc}
 8004786:	bf00      	nop
 8004788:	20000014 	.word	0x20000014

0800478c <__libc_init_array>:
 800478c:	b570      	push	{r4, r5, r6, lr}
 800478e:	2600      	movs	r6, #0
 8004790:	4d0c      	ldr	r5, [pc, #48]	@ (80047c4 <__libc_init_array+0x38>)
 8004792:	4c0d      	ldr	r4, [pc, #52]	@ (80047c8 <__libc_init_array+0x3c>)
 8004794:	1b64      	subs	r4, r4, r5
 8004796:	10a4      	asrs	r4, r4, #2
 8004798:	42a6      	cmp	r6, r4
 800479a:	d109      	bne.n	80047b0 <__libc_init_array+0x24>
 800479c:	f000 f87e 	bl	800489c <_init>
 80047a0:	2600      	movs	r6, #0
 80047a2:	4d0a      	ldr	r5, [pc, #40]	@ (80047cc <__libc_init_array+0x40>)
 80047a4:	4c0a      	ldr	r4, [pc, #40]	@ (80047d0 <__libc_init_array+0x44>)
 80047a6:	1b64      	subs	r4, r4, r5
 80047a8:	10a4      	asrs	r4, r4, #2
 80047aa:	42a6      	cmp	r6, r4
 80047ac:	d105      	bne.n	80047ba <__libc_init_array+0x2e>
 80047ae:	bd70      	pop	{r4, r5, r6, pc}
 80047b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047b4:	4798      	blx	r3
 80047b6:	3601      	adds	r6, #1
 80047b8:	e7ee      	b.n	8004798 <__libc_init_array+0xc>
 80047ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80047be:	4798      	blx	r3
 80047c0:	3601      	adds	r6, #1
 80047c2:	e7f2      	b.n	80047aa <__libc_init_array+0x1e>
 80047c4:	08004900 	.word	0x08004900
 80047c8:	08004900 	.word	0x08004900
 80047cc:	08004900 	.word	0x08004900
 80047d0:	08004904 	.word	0x08004904

080047d4 <__retarget_lock_acquire_recursive>:
 80047d4:	4770      	bx	lr

080047d6 <__retarget_lock_release_recursive>:
 80047d6:	4770      	bx	lr

080047d8 <memcpy>:
 80047d8:	440a      	add	r2, r1
 80047da:	4291      	cmp	r1, r2
 80047dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80047e0:	d100      	bne.n	80047e4 <memcpy+0xc>
 80047e2:	4770      	bx	lr
 80047e4:	b510      	push	{r4, lr}
 80047e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ea:	4291      	cmp	r1, r2
 80047ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047f0:	d1f9      	bne.n	80047e6 <memcpy+0xe>
 80047f2:	bd10      	pop	{r4, pc}

080047f4 <_free_r>:
 80047f4:	b538      	push	{r3, r4, r5, lr}
 80047f6:	4605      	mov	r5, r0
 80047f8:	2900      	cmp	r1, #0
 80047fa:	d040      	beq.n	800487e <_free_r+0x8a>
 80047fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004800:	1f0c      	subs	r4, r1, #4
 8004802:	2b00      	cmp	r3, #0
 8004804:	bfb8      	it	lt
 8004806:	18e4      	addlt	r4, r4, r3
 8004808:	f000 f83c 	bl	8004884 <__malloc_lock>
 800480c:	4a1c      	ldr	r2, [pc, #112]	@ (8004880 <_free_r+0x8c>)
 800480e:	6813      	ldr	r3, [r2, #0]
 8004810:	b933      	cbnz	r3, 8004820 <_free_r+0x2c>
 8004812:	6063      	str	r3, [r4, #4]
 8004814:	6014      	str	r4, [r2, #0]
 8004816:	4628      	mov	r0, r5
 8004818:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800481c:	f000 b838 	b.w	8004890 <__malloc_unlock>
 8004820:	42a3      	cmp	r3, r4
 8004822:	d908      	bls.n	8004836 <_free_r+0x42>
 8004824:	6820      	ldr	r0, [r4, #0]
 8004826:	1821      	adds	r1, r4, r0
 8004828:	428b      	cmp	r3, r1
 800482a:	bf01      	itttt	eq
 800482c:	6819      	ldreq	r1, [r3, #0]
 800482e:	685b      	ldreq	r3, [r3, #4]
 8004830:	1809      	addeq	r1, r1, r0
 8004832:	6021      	streq	r1, [r4, #0]
 8004834:	e7ed      	b.n	8004812 <_free_r+0x1e>
 8004836:	461a      	mov	r2, r3
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	b10b      	cbz	r3, 8004840 <_free_r+0x4c>
 800483c:	42a3      	cmp	r3, r4
 800483e:	d9fa      	bls.n	8004836 <_free_r+0x42>
 8004840:	6811      	ldr	r1, [r2, #0]
 8004842:	1850      	adds	r0, r2, r1
 8004844:	42a0      	cmp	r0, r4
 8004846:	d10b      	bne.n	8004860 <_free_r+0x6c>
 8004848:	6820      	ldr	r0, [r4, #0]
 800484a:	4401      	add	r1, r0
 800484c:	1850      	adds	r0, r2, r1
 800484e:	4283      	cmp	r3, r0
 8004850:	6011      	str	r1, [r2, #0]
 8004852:	d1e0      	bne.n	8004816 <_free_r+0x22>
 8004854:	6818      	ldr	r0, [r3, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	4408      	add	r0, r1
 800485a:	6010      	str	r0, [r2, #0]
 800485c:	6053      	str	r3, [r2, #4]
 800485e:	e7da      	b.n	8004816 <_free_r+0x22>
 8004860:	d902      	bls.n	8004868 <_free_r+0x74>
 8004862:	230c      	movs	r3, #12
 8004864:	602b      	str	r3, [r5, #0]
 8004866:	e7d6      	b.n	8004816 <_free_r+0x22>
 8004868:	6820      	ldr	r0, [r4, #0]
 800486a:	1821      	adds	r1, r4, r0
 800486c:	428b      	cmp	r3, r1
 800486e:	bf01      	itttt	eq
 8004870:	6819      	ldreq	r1, [r3, #0]
 8004872:	685b      	ldreq	r3, [r3, #4]
 8004874:	1809      	addeq	r1, r1, r0
 8004876:	6021      	streq	r1, [r4, #0]
 8004878:	6063      	str	r3, [r4, #4]
 800487a:	6054      	str	r4, [r2, #4]
 800487c:	e7cb      	b.n	8004816 <_free_r+0x22>
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	20000fa8 	.word	0x20000fa8

08004884 <__malloc_lock>:
 8004884:	4801      	ldr	r0, [pc, #4]	@ (800488c <__malloc_lock+0x8>)
 8004886:	f7ff bfa5 	b.w	80047d4 <__retarget_lock_acquire_recursive>
 800488a:	bf00      	nop
 800488c:	20000fa4 	.word	0x20000fa4

08004890 <__malloc_unlock>:
 8004890:	4801      	ldr	r0, [pc, #4]	@ (8004898 <__malloc_unlock+0x8>)
 8004892:	f7ff bfa0 	b.w	80047d6 <__retarget_lock_release_recursive>
 8004896:	bf00      	nop
 8004898:	20000fa4 	.word	0x20000fa4

0800489c <_init>:
 800489c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489e:	bf00      	nop
 80048a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048a2:	bc08      	pop	{r3}
 80048a4:	469e      	mov	lr, r3
 80048a6:	4770      	bx	lr

080048a8 <_fini>:
 80048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048aa:	bf00      	nop
 80048ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ae:	bc08      	pop	{r3}
 80048b0:	469e      	mov	lr, r3
 80048b2:	4770      	bx	lr
