<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `ostd/src/arch/x86/iommu/registers/capability.rs`."><title>capability.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../../../../" data-static-root-path="../../../../../../static.files/" data-current-crate="ostd" data-themes="" data-resource-suffix="" data-rustdoc-version="1.94.0-nightly (1aa9bab4e 2025-12-05)" data-channel="nightly" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../src-files.js"></script><script defer src="../../../../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ostd/arch/x86/iommu/registers/</div>capability.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// SPDX-License-Identifier: MPL-2.0
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span>core::fmt::Debug;
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span>bitflags::bitflags;
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="doccomment">/// Capability in IOMMU.
<a href=#8 id=8 data-nosnippet>8</a></span><span class="kw">pub struct </span>Capability(u64);
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a><span class="kw">impl </span>Capability {
<a href=#11 id=11 data-nosnippet>11</a>    <span class="doccomment">/// Create Capability from `value`
<a href=#12 id=12 data-nosnippet>12</a>    </span><span class="kw">pub const fn </span>new(value: u64) -&gt; <span class="self">Self </span>{
<a href=#13 id=13 data-nosnippet>13</a>        <span class="self">Self</span>(value)
<a href=#14 id=14 data-nosnippet>14</a>    }
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a>    <span class="doccomment">/// Capability flags
<a href=#17 id=17 data-nosnippet>17</a>    </span><span class="kw">pub const fn </span>flags(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; CapabilityFlags {
<a href=#18 id=18 data-nosnippet>18</a>        CapabilityFlags::from_bits_truncate(<span class="self">self</span>.<span class="number">0</span>)
<a href=#19 id=19 data-nosnippet>19</a>    }
<a href=#20 id=20 data-nosnippet>20</a>
<a href=#21 id=21 data-nosnippet>21</a>    <span class="doccomment">/// Number of Fault-recording. The maximum number of fault recording registers per
<a href=#22 id=22 data-nosnippet>22</a>    /// remapping hardware unit is 256.
<a href=#23 id=23 data-nosnippet>23</a>    ///
<a href=#24 id=24 data-nosnippet>24</a>    /// Number of fault recording registers is computed as N+1, where N is the value
<a href=#25 id=25 data-nosnippet>25</a>    /// reported in this field.
<a href=#26 id=26 data-nosnippet>26</a>    </span><span class="kw">pub const fn </span>fault_recording_number(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u64 {
<a href=#27 id=27 data-nosnippet>27</a>        <span class="kw">const </span>NFR_MASK: u64 = <span class="number">0xFF </span>&lt;&lt; <span class="number">40</span>;
<a href=#28 id=28 data-nosnippet>28</a>        (<span class="self">self</span>.<span class="number">0 </span>&amp; NFR_MASK) &gt;&gt; <span class="number">40
<a href=#29 id=29 data-nosnippet>29</a>    </span>}
<a href=#30 id=30 data-nosnippet>30</a>
<a href=#31 id=31 data-nosnippet>31</a>    <span class="doccomment">/// Maximum Address Mask Value, indicates the maximum supported value for them Address
<a href=#32 id=32 data-nosnippet>32</a>    /// Mask (AM) field in the Invalidation Address register (IVA_REG), and IOTLB Invalidation
<a href=#33 id=33 data-nosnippet>33</a>    /// Descriptor (iotlb_inv_dsc) used for invalidations of second-stage translation.
<a href=#34 id=34 data-nosnippet>34</a>    </span><span class="kw">pub const fn </span>maximum_address_mask_value(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u64 {
<a href=#35 id=35 data-nosnippet>35</a>        <span class="kw">const </span>MAMV_MASK: u64 = <span class="number">0x3F </span>&lt;&lt; <span class="number">48</span>;
<a href=#36 id=36 data-nosnippet>36</a>        (<span class="self">self</span>.<span class="number">0 </span>&amp; MAMV_MASK) &gt;&gt; <span class="number">48
<a href=#37 id=37 data-nosnippet>37</a>    </span>}
<a href=#38 id=38 data-nosnippet>38</a>
<a href=#39 id=39 data-nosnippet>39</a>    <span class="doccomment">/// Number of domain support.
<a href=#40 id=40 data-nosnippet>40</a>    ///
<a href=#41 id=41 data-nosnippet>41</a>    /// ```text
<a href=#42 id=42 data-nosnippet>42</a>    /// 0 =&gt; 4-bit domain-ids with support for up to 16 domains.
<a href=#43 id=43 data-nosnippet>43</a>    /// 1 =&gt; 6-bit domain-ids with support for up to 64 domains.
<a href=#44 id=44 data-nosnippet>44</a>    /// 2 =&gt; 8-bit domain-ids with support for up to 256 domains.
<a href=#45 id=45 data-nosnippet>45</a>    /// 3 =&gt; 10-bit domain-ids with support for up to 1024 domains.
<a href=#46 id=46 data-nosnippet>46</a>    /// 4 =&gt; 12-bit domain-ids with support for up to 4K domains.
<a href=#47 id=47 data-nosnippet>47</a>    /// 5 =&gt; 14-bit domain-ids with support for up to 16K domains.
<a href=#48 id=48 data-nosnippet>48</a>    /// 6 =&gt; 16-bit domain-ids with support for up to 64K domains.
<a href=#49 id=49 data-nosnippet>49</a>    /// 7 =&gt; Reserved.
<a href=#50 id=50 data-nosnippet>50</a>    /// ```
<a href=#51 id=51 data-nosnippet>51</a>    </span><span class="kw">pub const fn </span>domain_support_number(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u64 {
<a href=#52 id=52 data-nosnippet>52</a>        <span class="kw">const </span>ND_MASK: u64 = <span class="number">0x7</span>;
<a href=#53 id=53 data-nosnippet>53</a>        <span class="self">self</span>.<span class="number">0 </span>&amp; ND_MASK
<a href=#54 id=54 data-nosnippet>54</a>    }
<a href=#55 id=55 data-nosnippet>55</a>
<a href=#56 id=56 data-nosnippet>56</a>    <span class="doccomment">/// Supported Adjusted Guest Address Widths.
<a href=#57 id=57 data-nosnippet>57</a>    </span><span class="kw">pub const fn </span>supported_adjusted_guest_address_widths(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; CapabilitySagaw {
<a href=#58 id=58 data-nosnippet>58</a>        CapabilitySagaw::from_bits_truncate(<span class="self">self</span>.<span class="number">0 </span>&gt;&gt; <span class="number">8</span>)
<a href=#59 id=59 data-nosnippet>59</a>    }
<a href=#60 id=60 data-nosnippet>60</a>
<a href=#61 id=61 data-nosnippet>61</a>    <span class="doccomment">/// Fault-recording Register offset, specifies the offset of the first fault recording
<a href=#62 id=62 data-nosnippet>62</a>    /// register relative to the register base address of this remapping hardware unit.
<a href=#63 id=63 data-nosnippet>63</a>    ///
<a href=#64 id=64 data-nosnippet>64</a>    /// If the register base address is X, and the value reported in this field
<a href=#65 id=65 data-nosnippet>65</a>    /// is Y, the address for the first fault recording register is calculated as X+(16*Y).
<a href=#66 id=66 data-nosnippet>66</a>    </span><span class="kw">pub const fn </span>fault_recording_register_offset(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u64 {
<a href=#67 id=67 data-nosnippet>67</a>        <span class="kw">const </span>FRO_MASK: u64 = <span class="number">0x3FF </span>&lt;&lt; <span class="number">24</span>;
<a href=#68 id=68 data-nosnippet>68</a>        (<span class="self">self</span>.<span class="number">0 </span>&amp; FRO_MASK) &gt;&gt; <span class="number">24
<a href=#69 id=69 data-nosnippet>69</a>    </span>}
<a href=#70 id=70 data-nosnippet>70</a>
<a href=#71 id=71 data-nosnippet>71</a>    <span class="doccomment">/// Second Stage Large Page Support.
<a href=#72 id=72 data-nosnippet>72</a>    </span><span class="kw">pub const fn </span>second_stage_large_page_support(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; CapabilitySslps {
<a href=#73 id=73 data-nosnippet>73</a>        CapabilitySslps::from_bits_truncate(<span class="self">self</span>.<span class="number">0 </span>&gt;&gt; <span class="number">34</span>)
<a href=#74 id=74 data-nosnippet>74</a>    }
<a href=#75 id=75 data-nosnippet>75</a>
<a href=#76 id=76 data-nosnippet>76</a>    <span class="doccomment">/// Maximum Guest Address Width. The maximum guest physical address width supported
<a href=#77 id=77 data-nosnippet>77</a>    /// by second-stage translation in remapping hardware.
<a href=#78 id=78 data-nosnippet>78</a>    /// MGAW is computed as (N+1), where N is the valued reported in this field.
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">pub const fn </span>maximum_guest_address_width(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u64 {
<a href=#80 id=80 data-nosnippet>80</a>        <span class="kw">const </span>MGAW_MASK: u64 = <span class="number">0x3F </span>&lt;&lt; <span class="number">16</span>;
<a href=#81 id=81 data-nosnippet>81</a>        (<span class="self">self</span>.<span class="number">0 </span>&amp; MGAW_MASK) &gt;&gt; <span class="number">16
<a href=#82 id=82 data-nosnippet>82</a>    </span>}
<a href=#83 id=83 data-nosnippet>83</a>}
<a href=#84 id=84 data-nosnippet>84</a>
<a href=#85 id=85 data-nosnippet>85</a><span class="kw">impl </span>Debug <span class="kw">for </span>Capability {
<a href=#86 id=86 data-nosnippet>86</a>    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>core::fmt::Formatter&lt;<span class="lifetime">'_</span>&gt;) -&gt; core::fmt::Result {
<a href=#87 id=87 data-nosnippet>87</a>        f.debug_struct(<span class="string">"Capability"</span>)
<a href=#88 id=88 data-nosnippet>88</a>            .field(<span class="string">"flags"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.flags())
<a href=#89 id=89 data-nosnippet>89</a>            .field(
<a href=#90 id=90 data-nosnippet>90</a>                <span class="string">"maximum_guest_address_width"</span>,
<a href=#91 id=91 data-nosnippet>91</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.maximum_guest_address_width(),
<a href=#92 id=92 data-nosnippet>92</a>            )
<a href=#93 id=93 data-nosnippet>93</a>            .field(
<a href=#94 id=94 data-nosnippet>94</a>                <span class="string">"second_stage_large_page_support"</span>,
<a href=#95 id=95 data-nosnippet>95</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.second_stage_large_page_support(),
<a href=#96 id=96 data-nosnippet>96</a>            )
<a href=#97 id=97 data-nosnippet>97</a>            .field(
<a href=#98 id=98 data-nosnippet>98</a>                <span class="string">"fault_recording_register_offset"</span>,
<a href=#99 id=99 data-nosnippet>99</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.fault_recording_register_offset(),
<a href=#100 id=100 data-nosnippet>100</a>            )
<a href=#101 id=101 data-nosnippet>101</a>            .field(
<a href=#102 id=102 data-nosnippet>102</a>                <span class="string">"supported_adjusted_guest_address_widths"</span>,
<a href=#103 id=103 data-nosnippet>103</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.supported_adjusted_guest_address_widths(),
<a href=#104 id=104 data-nosnippet>104</a>            )
<a href=#105 id=105 data-nosnippet>105</a>            .field(<span class="string">"domain_support_number"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.domain_support_number())
<a href=#106 id=106 data-nosnippet>106</a>            .field(
<a href=#107 id=107 data-nosnippet>107</a>                <span class="string">"maximum_address_mask_value"</span>,
<a href=#108 id=108 data-nosnippet>108</a>                <span class="kw-2">&amp;</span><span class="self">self</span>.maximum_address_mask_value(),
<a href=#109 id=109 data-nosnippet>109</a>            )
<a href=#110 id=110 data-nosnippet>110</a>            .field(<span class="string">"fault_recording_number"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.fault_recording_number())
<a href=#111 id=111 data-nosnippet>111</a>            .field(<span class="string">"raw"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>)
<a href=#112 id=112 data-nosnippet>112</a>            .finish()
<a href=#113 id=113 data-nosnippet>113</a>    }
<a href=#114 id=114 data-nosnippet>114</a>}
<a href=#115 id=115 data-nosnippet>115</a>
<a href=#116 id=116 data-nosnippet>116</a><span class="macro">bitflags!</span> {
<a href=#117 id=117 data-nosnippet>117</a>    <span class="doccomment">/// Capability flags in IOMMU.
<a href=#118 id=118 data-nosnippet>118</a>    </span><span class="kw">pub struct </span>CapabilityFlags: u64 {
<a href=#119 id=119 data-nosnippet>119</a>        <span class="doccomment">/// Required Write-Buffer Flushing.
<a href=#120 id=120 data-nosnippet>120</a>        </span><span class="kw">const </span>RWBF =        <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<a href=#121 id=121 data-nosnippet>121</a>        <span class="doccomment">/// Protected Low-Memory Region
<a href=#122 id=122 data-nosnippet>122</a>        </span><span class="kw">const </span>PLMR =        <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#123 id=123 data-nosnippet>123</a>        <span class="doccomment">/// Protected High-Memory Region
<a href=#124 id=124 data-nosnippet>124</a>        </span><span class="kw">const </span>PHMR =        <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<a href=#125 id=125 data-nosnippet>125</a>        <span class="doccomment">/// Caching Mode
<a href=#126 id=126 data-nosnippet>126</a>        </span><span class="kw">const </span>CM =          <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<a href=#127 id=127 data-nosnippet>127</a>        <span class="doccomment">/// Zero Length Read. Whether the remapping hardware unit supports zero length DMA
<a href=#128 id=128 data-nosnippet>128</a>        /// read requests to write-only pages.
<a href=#129 id=129 data-nosnippet>129</a>        </span><span class="kw">const </span>ZLR =         <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
<a href=#130 id=130 data-nosnippet>130</a>        <span class="doccomment">/// Page Selective Invalidation. Whether hardware supports page-selective invalidation
<a href=#131 id=131 data-nosnippet>131</a>        /// for IOTLB.
<a href=#132 id=132 data-nosnippet>132</a>        </span><span class="kw">const </span>PSI =         <span class="number">1 </span>&lt;&lt; <span class="number">39</span>;
<a href=#133 id=133 data-nosnippet>133</a>        <span class="doccomment">/// Write Draining.
<a href=#134 id=134 data-nosnippet>134</a>        </span><span class="kw">const </span>DWD =         <span class="number">1 </span>&lt;&lt; <span class="number">54</span>;
<a href=#135 id=135 data-nosnippet>135</a>        <span class="doccomment">/// Read Draining.
<a href=#136 id=136 data-nosnippet>136</a>        </span><span class="kw">const </span>DRD =         <span class="number">1 </span>&lt;&lt; <span class="number">55</span>;
<a href=#137 id=137 data-nosnippet>137</a>        <span class="doccomment">/// First Stage 1-GByte Page Support.
<a href=#138 id=138 data-nosnippet>138</a>        </span><span class="kw">const </span>FS1GP =       <span class="number">1 </span>&lt;&lt; <span class="number">56</span>;
<a href=#139 id=139 data-nosnippet>139</a>        <span class="doccomment">/// Posted Interrupts Support.
<a href=#140 id=140 data-nosnippet>140</a>        </span><span class="kw">const </span>PI =          <span class="number">1 </span>&lt;&lt; <span class="number">59</span>;
<a href=#141 id=141 data-nosnippet>141</a>        <span class="doccomment">/// First Stage 5-level Paging Support.
<a href=#142 id=142 data-nosnippet>142</a>        </span><span class="kw">const </span>FS5LP =       <span class="number">1 </span>&lt;&lt; <span class="number">60</span>;
<a href=#143 id=143 data-nosnippet>143</a>        <span class="doccomment">/// Enhanced Command Support.
<a href=#144 id=144 data-nosnippet>144</a>        </span><span class="kw">const </span>ECMDS =       <span class="number">1 </span>&lt;&lt; <span class="number">61</span>;
<a href=#145 id=145 data-nosnippet>145</a>        <span class="doccomment">/// Enhanced Set Interrupt Remap Table Pointer Support.
<a href=#146 id=146 data-nosnippet>146</a>        </span><span class="kw">const </span>ESIRTPS =     <span class="number">1 </span>&lt;&lt; <span class="number">62</span>;
<a href=#147 id=147 data-nosnippet>147</a>        <span class="doccomment">/// Enhanced Set Root Table Pointer Support.
<a href=#148 id=148 data-nosnippet>148</a>        </span><span class="kw">const </span>ESRTPS =      <span class="number">1 </span>&lt;&lt; <span class="number">63</span>;
<a href=#149 id=149 data-nosnippet>149</a>    }
<a href=#150 id=150 data-nosnippet>150</a>}
<a href=#151 id=151 data-nosnippet>151</a>
<a href=#152 id=152 data-nosnippet>152</a><span class="macro">bitflags!</span> {
<a href=#153 id=153 data-nosnippet>153</a>    <span class="doccomment">/// Supported Adjusted Guest Address Widths (SAGAW) in IOMMU.
<a href=#154 id=154 data-nosnippet>154</a>    </span><span class="kw">pub struct </span>CapabilitySagaw: u64 {
<a href=#155 id=155 data-nosnippet>155</a>        <span class="doccomment">/// 39-bit AGAW (3-level page-table).
<a href=#156 id=156 data-nosnippet>156</a>        </span><span class="kw">const </span>AGAW_39BIT_3LP = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#157 id=157 data-nosnippet>157</a>        <span class="doccomment">/// 48-bit AGAW (4-level page-table).
<a href=#158 id=158 data-nosnippet>158</a>        </span><span class="kw">const </span>AGAW_48BIT_4LP = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#159 id=159 data-nosnippet>159</a>        <span class="doccomment">/// 57-bit AGAW (5-level page-table).
<a href=#160 id=160 data-nosnippet>160</a>        </span><span class="kw">const </span>AGAW_57BIT_5LP = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#161 id=161 data-nosnippet>161</a>        <span class="comment">// 0th and 4th bits are reserved.
<a href=#162 id=162 data-nosnippet>162</a>    </span>}
<a href=#163 id=163 data-nosnippet>163</a>}
<a href=#164 id=164 data-nosnippet>164</a>
<a href=#165 id=165 data-nosnippet>165</a><span class="macro">bitflags!</span> {
<a href=#166 id=166 data-nosnippet>166</a>    <span class="doccomment">/// Second Stage Large Page Support (SSLPS) in IOMMU.
<a href=#167 id=167 data-nosnippet>167</a>    </span><span class="kw">pub struct </span>CapabilitySslps: u64 {
<a href=#168 id=168 data-nosnippet>168</a>        <span class="doccomment">/// 21-bit offset to page frame (2MB).
<a href=#169 id=169 data-nosnippet>169</a>        </span><span class="kw">const </span>PAGE_21BIT_2MB = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#170 id=170 data-nosnippet>170</a>        <span class="doccomment">/// 30-bit offset to page frame (1GB).
<a href=#171 id=171 data-nosnippet>171</a>        </span><span class="kw">const </span>PAGE_30BIT_1GB = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#172 id=172 data-nosnippet>172</a>        <span class="comment">// 2nd and 3rd bits are reserved.
<a href=#173 id=173 data-nosnippet>173</a>    </span>}
<a href=#174 id=174 data-nosnippet>174</a>}
</code></pre></div></section></main></body></html>