Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: musicpad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "musicpad.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "musicpad"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : musicpad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "musicpad.v" in library work
Module <musicpad> compiled
No errors in compilation
Analysis of file <"musicpad.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <musicpad> in library <work> with parameters.
	doo = "00000000000000001011101001011101"
	doo2 = "00000000000000000101110101011100"
	fa = "00000000000000001000101111101000"
	la = "00000000000000000110111011111001"
	mi = "00000000000000001001001111110110"
	re = "00000000000000001010011000010101"
	s1 = "00"
	s2 = "01"
	s3 = "10"
	s4 = "11"
	si = "00000000000000000110001011010111"
	sol = "00000000000000000111110010001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <musicpad>.
	doo = 32'sb00000000000000001011101001011101
	doo2 = 32'sb00000000000000000101110101011100
	fa = 32'sb00000000000000001000101111101000
	la = 32'sb00000000000000000110111011111001
	mi = 32'sb00000000000000001001001111110110
	re = 32'sb00000000000000001010011000010101
	s1 = 2'b00
	s2 = 2'b01
	s3 = 2'b10
	s4 = 2'b11
	si = 32'sb00000000000000000110001011010111
	sol = 32'sb00000000000000000111110010001111
Module <musicpad> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <musicpad>.
    Related source file is "musicpad.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | sclk                      (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <tmp>.
    Found 4-bit register for signal <row>.
    Found 1-bit register for signal <sp>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit down counter for signal <cnt1>.
    Found 32-bit down counter for signal <cnt2>.
    Found 32-bit down counter for signal <cnt3>.
    Found 32-bit down counter for signal <cnt4>.
    Found 32-bit down counter for signal <cnt5>.
    Found 32-bit down counter for signal <cnt6>.
    Found 32-bit down counter for signal <cnt7>.
    Found 32-bit down counter for signal <cnt8>.
    Found 1-bit register for signal <s_do>.
    Found 1-bit register for signal <s_do2>.
    Found 1-bit register for signal <s_fa>.
    Found 1-bit register for signal <s_la>.
    Found 1-bit register for signal <s_mi>.
    Found 1-bit register for signal <s_re>.
    Found 1-bit register for signal <s_si>.
    Found 1-bit register for signal <s_sol>.
    Found 1-bit register for signal <sclk>.
    Found 9-bit register for signal <tmp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 Counter(s).
	inferred  23 D-type flip-flop(s).
Unit <musicpad> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 32-bit down counter                                   : 8
 32-bit up counter                                     : 1
# Registers                                            : 12
 1-bit register                                        : 10
 4-bit register                                        : 1
 9-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <musicpad>.
WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <musicpad>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 9
 32-bit down counter                                   : 8
 32-bit up counter                                     : 1
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <musicpad> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block musicpad, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 314
 Flip-Flops                                            : 314

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : musicpad.ngr
Top Level Output File Name         : musicpad
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 1028
#      GND                         : 1
#      INV                         : 258
#      LUT1                        : 39
#      LUT3                        : 4
#      LUT4                        : 85
#      LUT4_D                      : 1
#      MUXCY                       : 351
#      VCC                         : 1
#      XORCY                       : 288
# FlipFlops/Latches                : 314
#      FD                          : 12
#      FDE                         : 8
#      FDR                         : 221
#      FDS                         : 73
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      224  out of   1920    11%  
 Number of Slice Flip Flops:            314  out of   3840     8%  
 Number of 4 input LUTs:                387  out of   3840    10%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of     97     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 298   |
sclk                               | NONE(tmp_1)            | 16    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.889ns (Maximum Frequency: 126.762MHz)
   Minimum input arrival time before clock: 4.787ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.889ns (frequency: 126.762MHz)
  Total number of paths / destination ports: 14272 / 595
-------------------------------------------------------------------------
Delay:               7.889ns (Levels of Logic = 10)
  Source:            cnt_8 (FF)
  Destination:       sclk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_8 to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  cnt_8 (cnt_8)
     LUT4:I0->O            1   0.551   0.000  cnt_cmp_eq0000_wg_lut<0> (cnt_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  cnt_cmp_eq0000_wg_cy<0> (cnt_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  cnt_cmp_eq0000_wg_cy<1> (cnt_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cnt_cmp_eq0000_wg_cy<2> (cnt_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cnt_cmp_eq0000_wg_cy<3> (cnt_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cnt_cmp_eq0000_wg_cy<4> (cnt_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cnt_cmp_eq0000_wg_cy<5> (cnt_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cnt_cmp_eq0000_wg_cy<6> (cnt_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.281   1.859  cnt_cmp_eq0000_wg_cy<7> (cnt_cmp_eq0000)
     INV:I->O              1   0.551   0.801  sclk_not00011_INV_0 (sclk_not0001)
     FDR:R                     1.026          sclk
    ----------------------------------------
    Total                      7.889ns (4.013ns logic, 3.876ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 6.096ns (frequency: 164.042MHz)
  Total number of paths / destination ports: 56 / 16
-------------------------------------------------------------------------
Delay:               6.096ns (Levels of Logic = 3)
  Source:            state_FSM_FFd1 (FF)
  Destination:       tmp_1 (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk rising

  Data Path: state_FSM_FFd1 to tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  state_FSM_FFd1 (state_FSM_FFd1)
     LUT4:I0->O            1   0.551   0.869  tmp_mux0000<0>139_SW0 (N6)
     LUT4_D:I2->O          7   0.551   1.405  tmp_mux0000<0>139 (N01)
     LUT4:I0->O            1   0.551   0.000  tmp_mux0000<7>1 (tmp_mux0000<7>)
     FD:D                      0.203          tmp_1
    ----------------------------------------
    Total                      6.096ns (2.576ns logic, 3.520ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              4.787ns (Levels of Logic = 3)
  Source:            column<2> (PAD)
  Destination:       tmp_1 (FF)
  Destination Clock: sclk rising

  Data Path: column<2> to tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  column_2_IBUF (column_2_IBUF)
     LUT4_D:I0->O          7   0.551   1.405  tmp_mux0000<0>139 (N01)
     LUT4:I0->O            1   0.551   0.000  tmp_mux0000<7>1 (tmp_mux0000<7>)
     FD:D                      0.203          tmp_1
    ----------------------------------------
    Total                      4.787ns (2.126ns logic, 2.661ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            sp (FF)
  Destination:       sp (PAD)
  Source Clock:      clk rising

  Data Path: sp to sp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.720   0.801  sp (sp_OBUF)
     OBUF:I->O                 5.644          sp_OBUF (sp)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            row_3 (FF)
  Destination:       row<3> (PAD)
  Source Clock:      sclk rising

  Data Path: row_3 to row<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   0.801  row_3 (row_3)
     OBUF:I->O                 5.644          row_3_OBUF (row<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.12 secs
 
--> 

Total memory usage is 210988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

