

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Wed Oct 16 19:41:26 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   90|  473859|   90|  473859|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                            Loop Name                            |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy..pyr_data_ptr                                           |  473761|  473761|         3|          1|          1|  473760|    yes   |
        |- memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr  |       8|       8|         2|          1|          1|       8|    yes   |
        |- memcpy.inv_out.                                                |      36|      36|         2|          1|          1|      36|    yes   |
        |- memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep   |       8|       8|         2|          1|          1|       8|    yes   |
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     651|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        6|      2|    2530|    3566|    -|
|Memory           |      232|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     605|    -|
|Register         |        -|      -|    1075|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      238|      2|    3605|    4822|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       13|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                    |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |batch_align2D_ctrl_s_axi_U                       |batch_align2D_ctrl_s_axi                      |        0|      0|  316|  552|
    |batch_align2D_debug_m_axi_U                      |batch_align2D_debug_m_axi                     |        2|      0|  512|  580|
    |batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U1  |batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |batch_align2D_mux_366_32_1_1_U3                  |batch_align2D_mux_366_32_1_1                  |        0|      0|    0|  165|
    |batch_align2D_param_s_axi_U                      |batch_align2D_param_s_axi                     |        0|      0|  323|  554|
    |batch_align2D_pos_r_m_axi_U                      |batch_align2D_pos_r_m_axi                     |        2|      0|  512|  580|
    |batch_align2D_pyr_m_axi_U                        |batch_align2D_pyr_m_axi                       |        2|      0|  512|  580|
    |batch_align2D_sitofp_32ns_32_3_1_U2              |batch_align2D_sitofp_32ns_32_3_1              |        0|      0|  128|  341|
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                            |                                              |        6|      2| 2530| 3566|
    +-------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+
    |pyr_data_U  |batch_align2D_pyr_data  |      232|  0|   0|  473760|    8|     1|      3790080|
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+
    |Total       |                        |      232|  0|   0|  473760|    8|     1|      3790080|
    +------------+------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |cur_px_estimate_ptr6_1_fu_604_p2   |     +    |      0|  0|  70|          63|           2|
    |cur_px_estimate_ptr6_2_fu_619_p2   |     +    |      0|  0|  70|          63|           3|
    |cur_px_estimate_ptr6_3_fu_634_p2   |     +    |      0|  0|  70|          63|           3|
    |indvar_next2_fu_516_p2             |     +    |      0|  0|  12|           4|           1|
    |indvar_next3_fu_655_p2             |     +    |      0|  0|  15|           6|           1|
    |indvar_next4_fu_745_p2             |     +    |      0|  0|  12|           4|           1|
    |indvar_next_fu_499_p2              |     +    |      0|  0|  26|          19|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state40_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1615                  |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_510_p2                |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_493_p2                |   icmp   |      0|  0|  20|          19|          17|
    |exitcond4_fu_649_p2                |   icmp   |      0|  0|  11|           6|           6|
    |exitcond5_fu_739_p2                |   icmp   |      0|  0|  11|           4|           5|
    |sel_tmp10_i_fu_857_p2              |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp12_i_fu_871_p2              |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp2_i_fu_801_p2               |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp4_i_fu_815_p2               |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_i_fu_829_p2               |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_i_fu_843_p2               |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp_i_fu_787_p2                |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_state27_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state30_io                |    or    |      0|  0|   2|           1|           1|
    |UnifiedRetVal_i_fu_877_p3          |  select  |      0|  0|  32|           1|          32|
    |sel_tmp11_i_fu_863_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_i_fu_793_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_i_fu_807_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_821_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp7_i_fu_835_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_i_fu_849_p3               |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 651|         305|         307|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  209|         48|    1|         48|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_indvar_phi_fu_382_p4  |    9|          2|   19|         38|
    |ap_sig_ioackin_debug_AWREADY     |    9|          2|    1|          2|
    |ap_sig_ioackin_debug_WREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_pos_r_ARREADY     |    9|          2|    1|          2|
    |ap_sig_ioackin_pos_r_AWREADY     |    9|          2|    1|          2|
    |ap_sig_ioackin_pos_r_WREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_pyr_ARREADY       |    9|          2|    1|          2|
    |debug_blk_n_AW                   |    9|          2|    1|          2|
    |debug_blk_n_B                    |    9|          2|    1|          2|
    |debug_blk_n_W                    |    9|          2|    1|          2|
    |grp_fu_423_p0                    |   27|          5|   32|        160|
    |grp_fu_428_p0                    |   27|          5|   32|        160|
    |indvar3_reg_390                  |    9|          2|    4|          8|
    |indvar6_reg_401                  |    9|          2|    6|         12|
    |indvar8_reg_412                  |    9|          2|    4|          8|
    |indvar_reg_378                   |    9|          2|   19|         38|
    |pos_r_AWADDR                     |   27|          5|   64|        320|
    |pos_r_AWLEN                      |   15|          3|   32|         96|
    |pos_r_WDATA                      |   15|          3|   32|         96|
    |pos_r_blk_n_AR                   |    9|          2|    1|          2|
    |pos_r_blk_n_AW                   |    9|          2|    1|          2|
    |pos_r_blk_n_B                    |    9|          2|    1|          2|
    |pos_r_blk_n_R                    |    9|          2|    1|          2|
    |pos_r_blk_n_W                    |    9|          2|    1|          2|
    |pyr_blk_n_AR                     |    9|          2|    1|          2|
    |pyr_blk_n_R                      |    9|          2|    1|          2|
    |pyr_data_address0                |   33|          6|   19|        114|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  605|        130|  285|       1143|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i_reg_1028         |  32|   0|   32|          0|
    |ap_CS_fsm                        |  47|   0|   47|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_reg_ioackin_debug_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_debug_WREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_pos_r_ARREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_pos_r_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_pos_r_WREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_pyr_ARREADY       |   1|   0|    1|          0|
    |cur_px_estimate_0_0              |  32|   0|   32|          0|
    |cur_px_estimate_0_1              |  32|   0|   32|          0|
    |cur_px_estimate_1_0              |  32|   0|   32|          0|
    |cur_px_estimate_1_1              |  32|   0|   32|          0|
    |cur_px_estimate_2_0              |  32|   0|   32|          0|
    |cur_px_estimate_2_1              |  32|   0|   32|          0|
    |cur_px_estimate_3_0              |  32|   0|   32|          0|
    |cur_px_estimate_3_1              |  32|   0|   32|          0|
    |debug_addr_reg_889               |  62|   0|   64|          2|
    |exitcond3_reg_916                |   1|   0|    1|          0|
    |exitcond3_reg_916_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond4_reg_1005               |   1|   0|    1|          0|
    |exitcond5_reg_1019               |   1|   0|    1|          0|
    |indvar3_reg_390                  |   4|   0|    4|          0|
    |indvar6_reg_401                  |   6|   0|    6|          0|
    |indvar8_reg_412                  |   4|   0|    4|          0|
    |indvar_next_reg_920              |  19|   0|   19|          0|
    |indvar_reg_378                   |  19|   0|   19|          0|
    |indvar_reg_378_pp0_iter1_reg     |  19|   0|   19|          0|
    |p_t1_reg_939                     |   2|   0|    2|          0|
    |pos_addr_1_reg_977               |  63|   0|   64|          1|
    |pos_addr_2_reg_988               |  63|   0|   64|          1|
    |pos_addr_3_reg_999               |  63|   0|   64|          1|
    |pos_addr_reg_902                 |  62|   0|   64|          2|
    |pyr_addr_read_reg_925            |   8|   0|    8|          0|
    |pyr_addr_reg_910                 |  64|   0|   64|          0|
    |reg_431                          |   8|   0|    8|          0|
    |reg_435                          |  32|   0|   32|          0|
    |tmp_1_13_reg_1014                |  32|   0|   32|          0|
    |tmp_2_cast_reg_895               |  62|   0|   63|          1|
    |tmp_3_reg_943                    |   1|   0|    1|          0|
    |tmp_9_1_reg_967                  |  32|   0|   32|          0|
    |tmp_9_2_reg_983                  |  32|   0|   32|          0|
    |tmp_9_3_reg_994                  |  32|   0|   32|          0|
    |tmp_9_reg_957                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1075|   0| 1083|          8|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_ctrl_AWVALID      |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_AWREADY      | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_AWADDR       |  in |    6|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WVALID       |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WREADY       | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WDATA        |  in |   32|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_WSTRB        |  in |    4|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARVALID      |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARREADY      | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_ARADDR       |  in |    6|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RVALID       | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RREADY       |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RDATA        | out |   32|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_RRESP        | out |    2|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BVALID       | out |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BREADY       |  in |    1|    s_axi   |      ctrl     |    scalar    |
|s_axi_ctrl_BRESP        | out |    2|    s_axi   |      ctrl     |    scalar    |
|s_axi_param_AWVALID     |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_AWREADY     | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_AWADDR      |  in |    7|    s_axi   |     param     |    scalar    |
|s_axi_param_WVALID      |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_WREADY      | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_WDATA       |  in |   32|    s_axi   |     param     |    scalar    |
|s_axi_param_WSTRB       |  in |    4|    s_axi   |     param     |    scalar    |
|s_axi_param_ARVALID     |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_ARREADY     | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_ARADDR      |  in |    7|    s_axi   |     param     |    scalar    |
|s_axi_param_RVALID      | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_RREADY      |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_RDATA       | out |   32|    s_axi   |     param     |    scalar    |
|s_axi_param_RRESP       | out |    2|    s_axi   |     param     |    scalar    |
|s_axi_param_BVALID      | out |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_BREADY      |  in |    1|    s_axi   |     param     |    scalar    |
|s_axi_param_BRESP       | out |    2|    s_axi   |     param     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | batch_align2D | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | batch_align2D | return value |
|interrupt               | out |    1| ap_ctrl_hs | batch_align2D | return value |
|m_axi_pyr_AWVALID       | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWREADY       |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWADDR        | out |   64|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWID          | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWLEN         | out |    8|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWSIZE        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWBURST       | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWLOCK        | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWCACHE       | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWPROT        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWQOS         | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWREGION      | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_AWUSER        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WVALID        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WREADY        |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WDATA         | out |   32|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WSTRB         | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WLAST         | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WID           | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_WUSER         | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARVALID       | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARREADY       |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARADDR        | out |   64|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARID          | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARLEN         | out |    8|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARSIZE        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARBURST       | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARLOCK        | out |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARCACHE       | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARPROT        | out |    3|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARQOS         | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARREGION      | out |    4|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_ARUSER        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RVALID        |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RREADY        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RDATA         |  in |   32|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RLAST         |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RID           |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RUSER         |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_RRESP         |  in |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BVALID        |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BREADY        | out |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BRESP         |  in |    2|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BID           |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_pyr_BUSER         |  in |    1|    m_axi   |      pyr      |    pointer   |
|m_axi_patches_AWVALID   | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWREADY   |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWADDR    | out |   64|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWID      | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWLEN     | out |    8|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWSIZE    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWBURST   | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWLOCK    | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWCACHE   | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWPROT    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWQOS     | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWREGION  | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_AWUSER    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WVALID    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WREADY    |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WDATA     | out |   32|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WSTRB     | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WLAST     | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WID       | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_WUSER     | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARVALID   | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARREADY   |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARADDR    | out |   64|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARID      | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARLEN     | out |    8|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARSIZE    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARBURST   | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARLOCK    | out |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARCACHE   | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARPROT    | out |    3|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARQOS     | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARREGION  | out |    4|    m_axi   |    patches    |    pointer   |
|m_axi_patches_ARUSER    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RVALID    |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RREADY    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RDATA     |  in |   32|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RLAST     |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RID       |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RUSER     |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_RRESP     |  in |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BVALID    |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BREADY    | out |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BRESP     |  in |    2|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BID       |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_patches_BUSER     |  in |    1|    m_axi   |    patches    |    pointer   |
|m_axi_pos_r_AWVALID     | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWREADY     |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWADDR      | out |   64|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWID        | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWLEN       | out |    8|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWSIZE      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWBURST     | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWLOCK      | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWCACHE     | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWPROT      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWQOS       | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWREGION    | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_AWUSER      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WVALID      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WREADY      |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WDATA       | out |   32|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WSTRB       | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WLAST       | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WID         | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_WUSER       | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARVALID     | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARREADY     |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARADDR      | out |   64|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARID        | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARLEN       | out |    8|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARSIZE      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARBURST     | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARLOCK      | out |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARCACHE     | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARPROT      | out |    3|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARQOS       | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARREGION    | out |    4|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_ARUSER      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RVALID      |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RREADY      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RDATA       |  in |   32|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RLAST       |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RID         |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RUSER       |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_RRESP       |  in |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BVALID      |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BREADY      | out |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BRESP       |  in |    2|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BID         |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_pos_r_BUSER       |  in |    1|    m_axi   |     pos_r     |    pointer   |
|m_axi_debug_AWVALID     | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWREADY     |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWADDR      | out |   64|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWID        | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWLEN       | out |    8|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWSIZE      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWBURST     | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWLOCK      | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWCACHE     | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWPROT      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWQOS       | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWREGION    | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_AWUSER      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WVALID      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WREADY      |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WDATA       | out |   32|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WSTRB       | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WLAST       | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WID         | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_WUSER       | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARVALID     | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARREADY     |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARADDR      | out |   64|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARID        | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARLEN       | out |    8|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARSIZE      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARBURST     | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARLOCK      | out |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARCACHE     | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARPROT      | out |    3|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARQOS       | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARREGION    | out |    4|    m_axi   |     debug     |    pointer   |
|m_axi_debug_ARUSER      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RVALID      |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RREADY      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RDATA       |  in |   32|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RLAST       |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RID         |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RUSER       |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_RRESP       |  in |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BVALID      |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BREADY      | out |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BRESP       |  in |    2|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BID         |  in |    1|    m_axi   |     debug     |    pointer   |
|m_axi_debug_BUSER       |  in |    1|    m_axi   |     debug     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

