
JUEGO_DE_CAJA_FUERTE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043d8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08004578  08004578  00005578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004668  08004668  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004668  08004668  00005668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004670  08004670  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004670  08004670  00005670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004674  08004674  00005674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004678  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  080046e0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  080046e0  00006284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b53f  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e63  00000000  00000000  000115d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  00013440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000940  00000000  00000000  00014050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001837a  00000000  00000000  00014990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df7d  00000000  00000000  0002cd0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000998ae  00000000  00000000  0003ac87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4535  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b2c  00000000  00000000  000d4578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d80a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004560 	.word	0x08004560

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004560 	.word	0x08004560

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <GenerateCode>:
#include <stdlib.h> // Para el randomizer

#define TOLERANCE 1
#define MAX_VAL   9      

static void GenerateCode(Game_Handle_t *game) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	for(int i=0; i<3; i++) {
 80005b4:	2300      	movs	r3, #0
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	e017      	b.n	80005ea <GenerateCode+0x3e>
		game->secretCode[i] = rand() % 10; // 0-9
 80005ba:	f002 fff5 	bl	80035a8 <rand>
 80005be:	4602      	mov	r2, r0
 80005c0:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <GenerateCode+0x50>)
 80005c2:	fb83 1302 	smull	r1, r3, r3, r2
 80005c6:	1099      	asrs	r1, r3, #2
 80005c8:	17d3      	asrs	r3, r2, #31
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	460b      	mov	r3, r1
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	440b      	add	r3, r1
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	1ad1      	subs	r1, r2, r3
 80005d6:	b2c9      	uxtb	r1, r1
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	4413      	add	r3, r2
 80005de:	3301      	adds	r3, #1
 80005e0:	460a      	mov	r2, r1
 80005e2:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<3; i++) {
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	3301      	adds	r3, #1
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	dde4      	ble.n	80005ba <GenerateCode+0xe>
	}
}
 80005f0:	bf00      	nop
 80005f2:	bf00      	nop
 80005f4:	3710      	adds	r7, #16
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	66666667 	.word	0x66666667

08000600 <Game_Init>:

void Game_Init(Game_Handle_t *game) {
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	game->currentState = STATE_INIT;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
	game->currentDigitIndex = 0;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	711a      	strb	r2, [r3, #4]
	game->playerInput = 0;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	715a      	strb	r2, [r3, #5]
}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
	...

08000628 <Game_Update>:

void Game_Update(Game_Handle_t *game, uint32_t adcValue) { //maestro de juego
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]

	game->playerInput = (adcValue * 10) / 4096; // Convertidor potenciometro
 8000632:	683a      	ldr	r2, [r7, #0]
 8000634:	4613      	mov	r3, r2
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	4413      	add	r3, r2
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	0b1b      	lsrs	r3, r3, #12
 800063e:	b2da      	uxtb	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	715a      	strb	r2, [r3, #5]
	if(game->playerInput > 9) game->playerInput = 9;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	795b      	ldrb	r3, [r3, #5]
 8000648:	2b09      	cmp	r3, #9
 800064a:	d902      	bls.n	8000652 <Game_Update+0x2a>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2209      	movs	r2, #9
 8000650:	715a      	strb	r2, [r3, #5]

	// Maquina de estados
	switch (game->currentState) {
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b05      	cmp	r3, #5
 8000658:	d846      	bhi.n	80006e8 <Game_Update+0xc0>
 800065a:	a201      	add	r2, pc, #4	@ (adr r2, 8000660 <Game_Update+0x38>)
 800065c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000660:	08000679 	.word	0x08000679
 8000664:	080006e7 	.word	0x080006e7
 8000668:	080006e7 	.word	0x080006e7
 800066c:	08000687 	.word	0x08000687
 8000670:	080006e7 	.word	0x080006e7
 8000674:	080006e7 	.word	0x080006e7
	case STATE_INIT:
		GenerateCode(game);
 8000678:	6878      	ldr	r0, [r7, #4]
 800067a:	f7ff ff97 	bl	80005ac <GenerateCode>
		game->currentState = STATE_IDLE;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2201      	movs	r2, #1
 8000682:	701a      	strb	r2, [r3, #0]
		break;
 8000684:	e030      	b.n	80006e8 <Game_Update+0xc0>
		// la logica seria en el main
		break;

	case STATE_CHECK_INPUT:
		// Pulso boton (sera el Game_HandleButton)
		if (abs(game->playerInput - game->secretCode[game->currentDigitIndex]) <= TOLERANCE) {
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	795b      	ldrb	r3, [r3, #5]
 800068a:	461a      	mov	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	791b      	ldrb	r3, [r3, #4]
 8000690:	4619      	mov	r1, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	440b      	add	r3, r1
 8000696:	785b      	ldrb	r3, [r3, #1]
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800069e:	db1d      	blt.n	80006dc <Game_Update+0xb4>
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	795b      	ldrb	r3, [r3, #5]
 80006a4:	461a      	mov	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	791b      	ldrb	r3, [r3, #4]
 80006aa:	4619      	mov	r1, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	440b      	add	r3, r1
 80006b0:	785b      	ldrb	r3, [r3, #1]
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	dc11      	bgt.n	80006dc <Game_Update+0xb4>
			// Correcto
			game->currentDigitIndex++;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	791b      	ldrb	r3, [r3, #4]
 80006bc:	3301      	adds	r3, #1
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	711a      	strb	r2, [r3, #4]
			if (game->currentDigitIndex >= 3) {
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	791b      	ldrb	r3, [r3, #4]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d903      	bls.n	80006d4 <Game_Update+0xac>
				game->currentState = STATE_WIN;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2204      	movs	r2, #4
 80006d0:	701a      	strb	r2, [r3, #0]
			if (game->currentDigitIndex >= 3) {
 80006d2:	e007      	b.n	80006e4 <Game_Update+0xbc>
			} else {
				game->currentState = STATE_PLAYING; // Siguiente numero
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2202      	movs	r2, #2
 80006d8:	701a      	strb	r2, [r3, #0]
			if (game->currentDigitIndex >= 3) {
 80006da:	e003      	b.n	80006e4 <Game_Update+0xbc>
			}
		} else {
			// Fallo
			game->currentState = STATE_LOSE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2205      	movs	r2, #5
 80006e0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80006e2:	e001      	b.n	80006e8 <Game_Update+0xc0>
 80006e4:	e000      	b.n	80006e8 <Game_Update+0xc0>
		break;
 80006e6:	bf00      	nop

	case STATE_LOSE:
		// Espera reset
		break;
	}
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <Game_HandleButton>:

void Game_HandleButton(Game_Handle_t *game) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	if (game->currentState == STATE_WIN || game->currentState == STATE_LOSE) {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b04      	cmp	r3, #4
 80006fe:	d003      	beq.n	8000708 <Game_HandleButton+0x18>
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b05      	cmp	r3, #5
 8000706:	d103      	bne.n	8000710 <Game_HandleButton+0x20>
		// Reiniciar
		Game_Init(game);
 8000708:	6878      	ldr	r0, [r7, #4]
 800070a:	f7ff ff79 	bl	8000600 <Game_Init>
		game->currentState = STATE_CHECK_INPUT;
	} else if (game->currentState == STATE_IDLE) {
		// Jugar
		game->currentState = STATE_PLAYING;
	}
}
 800070e:	e00e      	b.n	800072e <Game_HandleButton+0x3e>
	} else if (game->currentState == STATE_PLAYING) {
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b02      	cmp	r3, #2
 8000716:	d103      	bne.n	8000720 <Game_HandleButton+0x30>
		game->currentState = STATE_CHECK_INPUT;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2203      	movs	r2, #3
 800071c:	701a      	strb	r2, [r3, #0]
}
 800071e:	e006      	b.n	800072e <Game_HandleButton+0x3e>
	} else if (game->currentState == STATE_IDLE) {
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d102      	bne.n	800072e <Game_HandleButton+0x3e>
		game->currentState = STATE_PLAYING;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2202      	movs	r2, #2
 800072c:	701a      	strb	r2, [r3, #0]
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073e:	f000 fd01 	bl	8001144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000742:	f000 f8f7 	bl	8000934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000746:	f000 fa17 	bl	8000b78 <MX_GPIO_Init>
  MX_ADC1_Init();
 800074a:	f000 f95b 	bl	8000a04 <MX_ADC1_Init>
  MX_TIM1_Init();
 800074e:	f000 f9ab 	bl	8000aa8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	Game_Init(&hGame);
 8000752:	486f      	ldr	r0, [pc, #444]	@ (8000910 <main+0x1d8>)
 8000754:	f7ff ff54 	bl	8000600 <Game_Init>
	HAL_TIM_Base_Start_IT(&htim1);
 8000758:	486e      	ldr	r0, [pc, #440]	@ (8000914 <main+0x1dc>)
 800075a:	f002 fa6d 	bl	8002c38 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, &rawValue, sizeof(rawValue));
 800075e:	2204      	movs	r2, #4
 8000760:	496d      	ldr	r1, [pc, #436]	@ (8000918 <main+0x1e0>)
 8000762:	486e      	ldr	r0, [pc, #440]	@ (800091c <main+0x1e4>)
 8000764:	f000 fe86 	bl	8001474 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1); // Leer sensores
 8000768:	486c      	ldr	r0, [pc, #432]	@ (800091c <main+0x1e4>)
 800076a:	f000 fdc5 	bl	80012f8 <HAL_ADC_Start_IT>
	while (1)
	{

		//Calculo de distancia a digitos secretos (caliente o frio, para detectar digito decimal)

		int distancia = abs(hGame.playerInput - hGame.secretCode[hGame.currentDigitIndex]);
 800076e:	4b68      	ldr	r3, [pc, #416]	@ (8000910 <main+0x1d8>)
 8000770:	795b      	ldrb	r3, [r3, #5]
 8000772:	461a      	mov	r2, r3
 8000774:	4b66      	ldr	r3, [pc, #408]	@ (8000910 <main+0x1d8>)
 8000776:	791b      	ldrb	r3, [r3, #4]
 8000778:	4619      	mov	r1, r3
 800077a:	4b65      	ldr	r3, [pc, #404]	@ (8000910 <main+0x1d8>)
 800077c:	440b      	add	r3, r1
 800077e:	785b      	ldrb	r3, [r3, #1]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	2b00      	cmp	r3, #0
 8000784:	bfb8      	it	lt
 8000786:	425b      	neglt	r3, r3
 8000788:	603b      	str	r3, [r7, #0]
		uint32_t velocidadParpadeo = 0; // Pista al jugador sera parpadeo del led
 800078a:	2300      	movs	r3, #0
 800078c:	607b      	str	r3, [r7, #4]

		if (distancia == 0) velocidadParpadeo = 50;   // Muy caliente (Parpadeo rapido)
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d102      	bne.n	800079a <main+0x62>
 8000794:	2332      	movs	r3, #50	@ 0x32
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	e00e      	b.n	80007b8 <main+0x80>
		else if (distancia <= 2) velocidadParpadeo = 200; // Caliente (Rápido)
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	2b02      	cmp	r3, #2
 800079e:	dc02      	bgt.n	80007a6 <main+0x6e>
 80007a0:	23c8      	movs	r3, #200	@ 0xc8
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	e008      	b.n	80007b8 <main+0x80>
		else if (distancia <= 4) velocidadParpadeo = 500; // Templado (Lento)
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	2b04      	cmp	r3, #4
 80007aa:	dc03      	bgt.n	80007b4 <main+0x7c>
 80007ac:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	e001      	b.n	80007b8 <main+0x80>
		else velocidadParpadeo = 0; // Frio (Apagado)
 80007b4:	2300      	movs	r3, #0
 80007b6:	607b      	str	r3, [r7, #4]
		//logica del parpadeo con GetTick
		static uint32_t ultimoParpadeo = 0;
		static uint8_t estadoLed = 0;

		//logica parpadeo
		if (velocidadParpadeo > 0 && (HAL_GetTick() - ultimoParpadeo > velocidadParpadeo)) {
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d017      	beq.n	80007ee <main+0xb6>
 80007be:	f000 fd27 	bl	8001210 <HAL_GetTick>
 80007c2:	4602      	mov	r2, r0
 80007c4:	4b56      	ldr	r3, [pc, #344]	@ (8000920 <main+0x1e8>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	1ad3      	subs	r3, r2, r3
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d20e      	bcs.n	80007ee <main+0xb6>
		    estadoLed = !estadoLed; // invierto
 80007d0:	4b54      	ldr	r3, [pc, #336]	@ (8000924 <main+0x1ec>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	bf0c      	ite	eq
 80007d8:	2301      	moveq	r3, #1
 80007da:	2300      	movne	r3, #0
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	461a      	mov	r2, r3
 80007e0:	4b50      	ldr	r3, [pc, #320]	@ (8000924 <main+0x1ec>)
 80007e2:	701a      	strb	r2, [r3, #0]
		    ultimoParpadeo = HAL_GetTick();
 80007e4:	f000 fd14 	bl	8001210 <HAL_GetTick>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4a4d      	ldr	r2, [pc, #308]	@ (8000920 <main+0x1e8>)
 80007ec:	6013      	str	r3, [r2, #0]
		}
		if (velocidadParpadeo == 0) estadoLed = 0; // Si esta frío hay q apagarlo
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d102      	bne.n	80007fa <main+0xc2>
 80007f4:	4b4b      	ldr	r3, [pc, #300]	@ (8000924 <main+0x1ec>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
		//operador ternario para detectar encendido o parpadeo
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, (hGame.currentDigitIndex > 0) ? GPIO_PIN_SET : ((hGame.currentDigitIndex == 0) ? estadoLed : GPIO_PIN_RESET));
 80007fa:	4b45      	ldr	r3, [pc, #276]	@ (8000910 <main+0x1d8>)
 80007fc:	791b      	ldrb	r3, [r3, #4]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d102      	bne.n	8000808 <main+0xd0>
 8000802:	4b48      	ldr	r3, [pc, #288]	@ (8000924 <main+0x1ec>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	e000      	b.n	800080a <main+0xd2>
 8000808:	2301      	movs	r3, #1
 800080a:	461a      	mov	r2, r3
 800080c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000810:	4845      	ldr	r0, [pc, #276]	@ (8000928 <main+0x1f0>)
 8000812:	f001 fd11 	bl	8002238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, (hGame.currentDigitIndex > 1) ? GPIO_PIN_SET : ((hGame.currentDigitIndex == 1) ? estadoLed : GPIO_PIN_RESET));
 8000816:	4b3e      	ldr	r3, [pc, #248]	@ (8000910 <main+0x1d8>)
 8000818:	791b      	ldrb	r3, [r3, #4]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d808      	bhi.n	8000830 <main+0xf8>
 800081e:	4b3c      	ldr	r3, [pc, #240]	@ (8000910 <main+0x1d8>)
 8000820:	791b      	ldrb	r3, [r3, #4]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d102      	bne.n	800082c <main+0xf4>
 8000826:	4b3f      	ldr	r3, [pc, #252]	@ (8000924 <main+0x1ec>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	e002      	b.n	8000832 <main+0xfa>
 800082c:	2300      	movs	r3, #0
 800082e:	e000      	b.n	8000832 <main+0xfa>
 8000830:	2301      	movs	r3, #1
 8000832:	461a      	mov	r2, r3
 8000834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000838:	483b      	ldr	r0, [pc, #236]	@ (8000928 <main+0x1f0>)
 800083a:	f001 fcfd 	bl	8002238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, (hGame.currentDigitIndex > 2) ? GPIO_PIN_SET : ((hGame.currentDigitIndex == 2) ? estadoLed : GPIO_PIN_RESET));
 800083e:	4b34      	ldr	r3, [pc, #208]	@ (8000910 <main+0x1d8>)
 8000840:	791b      	ldrb	r3, [r3, #4]
 8000842:	2b02      	cmp	r3, #2
 8000844:	d808      	bhi.n	8000858 <main+0x120>
 8000846:	4b32      	ldr	r3, [pc, #200]	@ (8000910 <main+0x1d8>)
 8000848:	791b      	ldrb	r3, [r3, #4]
 800084a:	2b02      	cmp	r3, #2
 800084c:	d102      	bne.n	8000854 <main+0x11c>
 800084e:	4b35      	ldr	r3, [pc, #212]	@ (8000924 <main+0x1ec>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	e002      	b.n	800085a <main+0x122>
 8000854:	2300      	movs	r3, #0
 8000856:	e000      	b.n	800085a <main+0x122>
 8000858:	2301      	movs	r3, #1
 800085a:	461a      	mov	r2, r3
 800085c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000860:	4831      	ldr	r0, [pc, #196]	@ (8000928 <main+0x1f0>)
 8000862:	f001 fce9 	bl	8002238 <HAL_GPIO_WritePin>



		// Leds del progreso
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, (hGame.currentDigitIndex > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000866:	4b2a      	ldr	r3, [pc, #168]	@ (8000910 <main+0x1d8>)
 8000868:	791b      	ldrb	r3, [r3, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	bf14      	ite	ne
 800086e:	2301      	movne	r3, #1
 8000870:	2300      	moveq	r3, #0
 8000872:	b2db      	uxtb	r3, r3
 8000874:	461a      	mov	r2, r3
 8000876:	2120      	movs	r1, #32
 8000878:	482c      	ldr	r0, [pc, #176]	@ (800092c <main+0x1f4>)
 800087a:	f001 fcdd 	bl	8002238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, (hGame.currentDigitIndex > 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800087e:	4b24      	ldr	r3, [pc, #144]	@ (8000910 <main+0x1d8>)
 8000880:	791b      	ldrb	r3, [r3, #4]
 8000882:	2b01      	cmp	r3, #1
 8000884:	bf8c      	ite	hi
 8000886:	2301      	movhi	r3, #1
 8000888:	2300      	movls	r3, #0
 800088a:	b2db      	uxtb	r3, r3
 800088c:	461a      	mov	r2, r3
 800088e:	2140      	movs	r1, #64	@ 0x40
 8000890:	4826      	ldr	r0, [pc, #152]	@ (800092c <main+0x1f4>)
 8000892:	f001 fcd1 	bl	8002238 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, (hGame.currentDigitIndex > 2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000896:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <main+0x1d8>)
 8000898:	791b      	ldrb	r3, [r3, #4]
 800089a:	2b02      	cmp	r3, #2
 800089c:	bf8c      	ite	hi
 800089e:	2301      	movhi	r3, #1
 80008a0:	2300      	movls	r3, #0
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	461a      	mov	r2, r3
 80008a6:	2180      	movs	r1, #128	@ 0x80
 80008a8:	4820      	ldr	r0, [pc, #128]	@ (800092c <main+0x1f4>)
 80008aa:	f001 fcc5 	bl	8002238 <HAL_GPIO_WritePin>
		// Feedback de estado final
		if(hGame.currentState == STATE_WIN) {
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <main+0x1d8>)
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	d112      	bne.n	80008dc <main+0x1a4>
			// Victoria es color verde parpadeo
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80008b6:	2101      	movs	r1, #1
 80008b8:	481d      	ldr	r0, [pc, #116]	@ (8000930 <main+0x1f8>)
 80008ba:	f001 fcd6 	bl	800226a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	2102      	movs	r1, #2
 80008c2:	481b      	ldr	r0, [pc, #108]	@ (8000930 <main+0x1f8>)
 80008c4:	f001 fcb8 	bl	8002238 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 80008c8:	20c8      	movs	r0, #200	@ 0xc8
 80008ca:	f000 fcad 	bl	8001228 <HAL_Delay>

			//Reseteo
			Game_Init(&hGame);
 80008ce:	4810      	ldr	r0, [pc, #64]	@ (8000910 <main+0x1d8>)
 80008d0:	f7ff fe96 	bl	8000600 <Game_Init>
			HAL_TIM_Base_Start_IT(&htim1); // Reset temporizador
 80008d4:	480f      	ldr	r0, [pc, #60]	@ (8000914 <main+0x1dc>)
 80008d6:	f002 f9af 	bl	8002c38 <HAL_TIM_Base_Start_IT>
 80008da:	e015      	b.n	8000908 <main+0x1d0>
		}
		else if (hGame.currentState == STATE_LOSE) {
 80008dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <main+0x1d8>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b05      	cmp	r3, #5
 80008e2:	d111      	bne.n	8000908 <main+0x1d0>
			// Alarma es rojo parpadeo
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 80008e4:	2102      	movs	r1, #2
 80008e6:	4812      	ldr	r0, [pc, #72]	@ (8000930 <main+0x1f8>)
 80008e8:	f001 fcbf 	bl	800226a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80008ec:	2200      	movs	r2, #0
 80008ee:	2101      	movs	r1, #1
 80008f0:	480f      	ldr	r0, [pc, #60]	@ (8000930 <main+0x1f8>)
 80008f2:	f001 fca1 	bl	8002238 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 80008f6:	2032      	movs	r0, #50	@ 0x32
 80008f8:	f000 fc96 	bl	8001228 <HAL_Delay>

			// Reseteo
			Game_Init(&hGame);
 80008fc:	4804      	ldr	r0, [pc, #16]	@ (8000910 <main+0x1d8>)
 80008fe:	f7ff fe7f 	bl	8000600 <Game_Init>
			HAL_TIM_Base_Start_IT(&htim1); // Reset temporizador
 8000902:	4804      	ldr	r0, [pc, #16]	@ (8000914 <main+0x1dc>)
 8000904:	f002 f998 	bl	8002c38 <HAL_TIM_Base_Start_IT>
		}
		HAL_Delay(10);
 8000908:	200a      	movs	r0, #10
 800090a:	f000 fc8d 	bl	8001228 <HAL_Delay>
	{
 800090e:	e72e      	b.n	800076e <main+0x36>
 8000910:	20000114 	.word	0x20000114
 8000914:	200000cc 	.word	0x200000cc
 8000918:	20000120 	.word	0x20000120
 800091c:	20000084 	.word	0x20000084
 8000920:	20000124 	.word	0x20000124
 8000924:	20000128 	.word	0x20000128
 8000928:	40020c00 	.word	0x40020c00
 800092c:	40020000 	.word	0x40020000
 8000930:	40020400 	.word	0x40020400

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b094      	sub	sp, #80	@ 0x50
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 0320 	add.w	r3, r7, #32
 800093e:	2230      	movs	r2, #48	@ 0x30
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f002 ff73 	bl	800382e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000958:	2300      	movs	r3, #0
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	4b27      	ldr	r3, [pc, #156]	@ (80009fc <SystemClock_Config+0xc8>)
 800095e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000960:	4a26      	ldr	r2, [pc, #152]	@ (80009fc <SystemClock_Config+0xc8>)
 8000962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000966:	6413      	str	r3, [r2, #64]	@ 0x40
 8000968:	4b24      	ldr	r3, [pc, #144]	@ (80009fc <SystemClock_Config+0xc8>)
 800096a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000970:	60bb      	str	r3, [r7, #8]
 8000972:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000974:	2300      	movs	r3, #0
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	4b21      	ldr	r3, [pc, #132]	@ (8000a00 <SystemClock_Config+0xcc>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a20      	ldr	r2, [pc, #128]	@ (8000a00 <SystemClock_Config+0xcc>)
 800097e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000982:	6013      	str	r3, [r2, #0]
 8000984:	4b1e      	ldr	r3, [pc, #120]	@ (8000a00 <SystemClock_Config+0xcc>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000990:	2302      	movs	r3, #2
 8000992:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000994:	2301      	movs	r3, #1
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000998:	2310      	movs	r3, #16
 800099a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800099c:	2302      	movs	r3, #2
 800099e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009a0:	2300      	movs	r3, #0
 80009a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80009a4:	2308      	movs	r3, #8
 80009a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80009a8:	23c0      	movs	r3, #192	@ 0xc0
 80009aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80009ac:	2304      	movs	r3, #4
 80009ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80009b0:	2308      	movs	r3, #8
 80009b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b4:	f107 0320 	add.w	r3, r7, #32
 80009b8:	4618      	mov	r0, r3
 80009ba:	f001 fc89 	bl	80022d0 <HAL_RCC_OscConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009c4:	f000 f9e0 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c8:	230f      	movs	r3, #15
 80009ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009cc:	2302      	movs	r3, #2
 80009ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009d4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009de:	f107 030c 	add.w	r3, r7, #12
 80009e2:	2103      	movs	r1, #3
 80009e4:	4618      	mov	r0, r3
 80009e6:	f001 feeb 	bl	80027c0 <HAL_RCC_ClockConfig>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80009f0:	f000 f9ca 	bl	8000d88 <Error_Handler>
  }
}
 80009f4:	bf00      	nop
 80009f6:	3750      	adds	r7, #80	@ 0x50
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40023800 	.word	0x40023800
 8000a00:	40007000 	.word	0x40007000

08000a04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a16:	4b21      	ldr	r3, [pc, #132]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a18:	4a21      	ldr	r2, [pc, #132]	@ (8000aa0 <MX_ADC1_Init+0x9c>)
 8000a1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000a22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a24:	4b1d      	ldr	r3, [pc, #116]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a36:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a3e:	4b17      	ldr	r3, [pc, #92]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a44:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a46:	4a17      	ldr	r2, [pc, #92]	@ (8000aa4 <MX_ADC1_Init+0xa0>)
 8000a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a4a:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000a50:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a56:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a64:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a66:	f000 fc03 	bl	8001270 <HAL_ADC_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a70:	f000 f98a 	bl	8000d88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a86:	f000 fe0b 	bl	80016a0 <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a90:	f000 f97a 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000084 	.word	0x20000084
 8000aa0:	40012000 	.word	0x40012000
 8000aa4:	0f000001 	.word	0x0f000001

08000aa8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08c      	sub	sp, #48	@ 0x30
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aae:	f107 0320 	add.w	r3, r7, #32
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000abc:	f107 030c 	add.w	r3, r7, #12
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ad4:	4b26      	ldr	r3, [pc, #152]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000ad6:	4a27      	ldr	r2, [pc, #156]	@ (8000b74 <MX_TIM1_Init+0xcc>)
 8000ad8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 639;
 8000ada:	4b25      	ldr	r3, [pc, #148]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000adc:	f240 227f 	movw	r2, #639	@ 0x27f
 8000ae0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae2:	4b23      	ldr	r3, [pc, #140]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8000ae8:	4b21      	ldr	r3, [pc, #132]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000aea:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000aee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000af6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afc:	4b1c      	ldr	r3, [pc, #112]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b02:	481b      	ldr	r0, [pc, #108]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000b04:	f002 f848 	bl	8002b98 <HAL_TIM_Base_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8000b0e:	f000 f93b 	bl	8000d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b16:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b18:	f107 0320 	add.w	r3, r7, #32
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4814      	ldr	r0, [pc, #80]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000b20:	f002 f9dc 	bl	8002edc <HAL_TIM_ConfigClockSource>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 8000b2a:	f000 f92d 	bl	8000d88 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000b32:	2310      	movs	r3, #16
 8000b34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000b36:	f107 030c 	add.w	r3, r7, #12
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	480c      	ldr	r0, [pc, #48]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000b3e:	f002 fa94 	bl	800306a <HAL_TIM_SlaveConfigSynchro>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000b48:	f000 f91e 	bl	8000d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	4619      	mov	r1, r3
 8000b58:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <MX_TIM1_Init+0xc8>)
 8000b5a:	f002 fca3 	bl	80034a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8000b64:	f000 f910 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b68:	bf00      	nop
 8000b6a:	3730      	adds	r7, #48	@ 0x30
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	200000cc 	.word	0x200000cc
 8000b74:	40010000 	.word	0x40010000

08000b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08a      	sub	sp, #40	@ 0x28
 8000b7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]
 8000b8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	4b45      	ldr	r3, [pc, #276]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	4a44      	ldr	r2, [pc, #272]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000b98:	f043 0304 	orr.w	r3, r3, #4
 8000b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9e:	4b42      	ldr	r3, [pc, #264]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	4b3e      	ldr	r3, [pc, #248]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a3d      	ldr	r2, [pc, #244]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bba:	4b3b      	ldr	r3, [pc, #236]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	4b37      	ldr	r3, [pc, #220]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a36      	ldr	r2, [pc, #216]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bd0:	f043 0302 	orr.w	r3, r3, #2
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b34      	ldr	r3, [pc, #208]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	4b30      	ldr	r3, [pc, #192]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a2f      	ldr	r2, [pc, #188]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca8 <MX_GPIO_Init+0x130>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	21e0      	movs	r1, #224	@ 0xe0
 8000c02:	482a      	ldr	r0, [pc, #168]	@ (8000cac <MX_GPIO_Init+0x134>)
 8000c04:	f001 fb18 	bl	8002238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	4828      	ldr	r0, [pc, #160]	@ (8000cb0 <MX_GPIO_Init+0x138>)
 8000c0e:	f001 fb13 	bl	8002238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000c18:	4826      	ldr	r0, [pc, #152]	@ (8000cb4 <MX_GPIO_Init+0x13c>)
 8000c1a:	f001 fb0d 	bl	8002238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c24:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	4619      	mov	r1, r3
 8000c34:	4820      	ldr	r0, [pc, #128]	@ (8000cb8 <MX_GPIO_Init+0x140>)
 8000c36:	f001 f97b 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c3a:	23e0      	movs	r3, #224	@ 0xe0
 8000c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4816      	ldr	r0, [pc, #88]	@ (8000cac <MX_GPIO_Init+0x134>)
 8000c52:	f001 f96d 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c56:	2303      	movs	r3, #3
 8000c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	2300      	movs	r3, #0
 8000c64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c66:	f107 0314 	add.w	r3, r7, #20
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4810      	ldr	r0, [pc, #64]	@ (8000cb0 <MX_GPIO_Init+0x138>)
 8000c6e:	f001 f95f 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000c72:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	4619      	mov	r1, r3
 8000c8a:	480a      	ldr	r0, [pc, #40]	@ (8000cb4 <MX_GPIO_Init+0x13c>)
 8000c8c:	f001 f950 	bl	8001f30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c90:	2200      	movs	r2, #0
 8000c92:	2100      	movs	r1, #0
 8000c94:	2028      	movs	r0, #40	@ 0x28
 8000c96:	f001 f88e 	bl	8001db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c9a:	2028      	movs	r0, #40	@ 0x28
 8000c9c:	f001 f8a7 	bl	8001dee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ca0:	bf00      	nop
 8000ca2:	3728      	adds	r7, #40	@ 0x28
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40023800 	.word	0x40023800
 8000cac:	40020000 	.word	0x40020000
 8000cb0:	40020400 	.word	0x40020400
 8000cb4:	40020c00 	.word	0x40020c00
 8000cb8:	40020800 	.word	0x40020800

08000cbc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	80fb      	strh	r3, [r7, #6]
	// verifica pin es boton
	// elijo pin13 o el q sea q este configurado
	if (GPIO_Pin == GPIO_PIN_13)
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
 8000cc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ccc:	d115      	bne.n	8000cfa <HAL_GPIO_EXTI_Callback+0x3e>
	{
		// antirrebote simple
		static uint32_t last_interrupt_time = 0;
		uint32_t interrupt_time = HAL_GetTick();
 8000cce:	f000 fa9f 	bl	8001210 <HAL_GetTick>
 8000cd2:	60f8      	str	r0, [r7, #12]

		if (interrupt_time - last_interrupt_time > 200)
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <HAL_GPIO_EXTI_Callback+0x48>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	68fa      	ldr	r2, [r7, #12]
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000cde:	d90c      	bls.n	8000cfa <HAL_GPIO_EXTI_Callback+0x3e>
		{
			// llamamos al juego y guardamos la variable de tiempo para meterle un max
			Game_HandleButton(&hGame);
 8000ce0:	4809      	ldr	r0, [pc, #36]	@ (8000d08 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000ce2:	f7ff fd05 	bl	80006f0 <Game_HandleButton>
			if (hGame.currentState == STATE_IDLE) HAL_TIM_Base_Start_IT(&htim1);
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d102      	bne.n	8000cf4 <HAL_GPIO_EXTI_Callback+0x38>
 8000cee:	4807      	ldr	r0, [pc, #28]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0x50>)
 8000cf0:	f001 ffa2 	bl	8002c38 <HAL_TIM_Base_Start_IT>
			last_interrupt_time = interrupt_time;
 8000cf4:	4a03      	ldr	r2, [pc, #12]	@ (8000d04 <HAL_GPIO_EXTI_Callback+0x48>)
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	6013      	str	r3, [r2, #0]
		}
	}

}
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	2000012c 	.word	0x2000012c
 8000d08:	20000114 	.word	0x20000114
 8000d0c:	200000cc 	.word	0x200000cc

08000d10 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	@ (8000d3c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d106      	bne.n	8000d30 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		if (hGame.currentState == STATE_PLAYING)
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d102      	bne.n	8000d30 <HAL_TIM_PeriodElapsedCallback+0x20>
		{
			hGame.currentState = STATE_LOSE;
 8000d2a:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000d2c:	2205      	movs	r2, #5
 8000d2e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000d30:	bf00      	nop
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	40010000 	.word	0x40010000
 8000d40:	20000114 	.word	0x20000114

08000d44 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1){
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a09      	ldr	r2, [pc, #36]	@ (8000d78 <HAL_ADC_ConvCpltCallback+0x34>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d10b      	bne.n	8000d6e <HAL_ADC_ConvCpltCallback+0x2a>
		rawValue = HAL_ADC_GetValue(&hadc1); Game_Update(&hGame, rawValue);
 8000d56:	4809      	ldr	r0, [pc, #36]	@ (8000d7c <HAL_ADC_ConvCpltCallback+0x38>)
 8000d58:	f000 fc80 	bl	800165c <HAL_ADC_GetValue>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	4a08      	ldr	r2, [pc, #32]	@ (8000d80 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4619      	mov	r1, r3
 8000d68:	4806      	ldr	r0, [pc, #24]	@ (8000d84 <HAL_ADC_ConvCpltCallback+0x40>)
 8000d6a:	f7ff fc5d 	bl	8000628 <Game_Update>
	}
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40012000 	.word	0x40012000
 8000d7c:	20000084 	.word	0x20000084
 8000d80:	20000120 	.word	0x20000120
 8000d84:	20000114 	.word	0x20000114

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <Error_Handler+0x8>

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <HAL_MspInit+0x4c>)
 8000da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da2:	4a0f      	ldr	r2, [pc, #60]	@ (8000de0 <HAL_MspInit+0x4c>)
 8000da4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000da8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <HAL_MspInit+0x4c>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	4b09      	ldr	r3, [pc, #36]	@ (8000de0 <HAL_MspInit+0x4c>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbe:	4a08      	ldr	r2, [pc, #32]	@ (8000de0 <HAL_MspInit+0x4c>)
 8000dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc6:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <HAL_MspInit+0x4c>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dce:	603b      	str	r3, [r7, #0]
 8000dd0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dd2:	2007      	movs	r0, #7
 8000dd4:	f000 ffe4 	bl	8001da0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40023800 	.word	0x40023800

08000de4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	@ 0x28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a17      	ldr	r2, [pc, #92]	@ (8000e60 <HAL_ADC_MspInit+0x7c>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d127      	bne.n	8000e56 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <HAL_ADC_MspInit+0x80>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <HAL_ADC_MspInit+0x80>)
 8000e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <HAL_ADC_MspInit+0x80>)
 8000e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	4b0f      	ldr	r3, [pc, #60]	@ (8000e64 <HAL_ADC_MspInit+0x80>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000e64 <HAL_ADC_MspInit+0x80>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e32:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <HAL_ADC_MspInit+0x80>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e42:	2303      	movs	r3, #3
 8000e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <HAL_ADC_MspInit+0x84>)
 8000e52:	f001 f86d 	bl	8001f30 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e56:	bf00      	nop
 8000e58:	3728      	adds	r7, #40	@ 0x28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40012000 	.word	0x40012000
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020000 	.word	0x40020000

08000e6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb4 <HAL_TIM_Base_MspInit+0x48>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d115      	bne.n	8000eaa <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e86:	4a0c      	ldr	r2, [pc, #48]	@ (8000eb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	2018      	movs	r0, #24
 8000ea0:	f000 ff89 	bl	8001db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8000ea4:	2018      	movs	r0, #24
 8000ea6:	f000 ffa2 	bl	8001dee <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40010000 	.word	0x40010000
 8000eb8:	40023800 	.word	0x40023800

08000ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <NMI_Handler+0x4>

08000ec4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <HardFault_Handler+0x4>

08000ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <MemManage_Handler+0x4>

08000ed4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <BusFault_Handler+0x4>

08000edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <UsageFault_Handler+0x4>

08000ee4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr

08000f0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f12:	f000 f969 	bl	80011e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8000f22:	f001 feeb 	bl	8002cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200000cc 	.word	0x200000cc

08000f30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000f34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f38:	f001 f9b2 	bl	80022a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return 1;
 8000f44:	2301      	movs	r3, #1
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <_kill>:

int _kill(int pid, int sig)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f5a:	f002 fcb7 	bl	80038cc <__errno>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2216      	movs	r2, #22
 8000f62:	601a      	str	r2, [r3, #0]
  return -1;
 8000f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <_exit>:

void _exit (int status)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f78:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ffe7 	bl	8000f50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f82:	bf00      	nop
 8000f84:	e7fd      	b.n	8000f82 <_exit+0x12>

08000f86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b086      	sub	sp, #24
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	60f8      	str	r0, [r7, #12]
 8000f8e:	60b9      	str	r1, [r7, #8]
 8000f90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	e00a      	b.n	8000fae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f98:	f3af 8000 	nop.w
 8000f9c:	4601      	mov	r1, r0
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	60ba      	str	r2, [r7, #8]
 8000fa4:	b2ca      	uxtb	r2, r1
 8000fa6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	3301      	adds	r3, #1
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	697a      	ldr	r2, [r7, #20]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	dbf0      	blt.n	8000f98 <_read+0x12>
  }

  return len;
 8000fb6:	687b      	ldr	r3, [r7, #4]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
 8000fd0:	e009      	b.n	8000fe6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	1c5a      	adds	r2, r3, #1
 8000fd6:	60ba      	str	r2, [r7, #8]
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	697a      	ldr	r2, [r7, #20]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	dbf1      	blt.n	8000fd2 <_write+0x12>
  }
  return len;
 8000fee:	687b      	ldr	r3, [r7, #4]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3718      	adds	r7, #24
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <_close>:

int _close(int file)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001004:	4618      	mov	r0, r3
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001020:	605a      	str	r2, [r3, #4]
  return 0;
 8001022:	2300      	movs	r3, #0
}
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <_isatty>:

int _isatty(int file)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001038:	2301      	movs	r3, #1
}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001046:	b480      	push	{r7}
 8001048:	b085      	sub	sp, #20
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001052:	2300      	movs	r3, #0
}
 8001054:	4618      	mov	r0, r3
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001068:	4a14      	ldr	r2, [pc, #80]	@ (80010bc <_sbrk+0x5c>)
 800106a:	4b15      	ldr	r3, [pc, #84]	@ (80010c0 <_sbrk+0x60>)
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <_sbrk+0x64>)
 800107e:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <_sbrk+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001082:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	429a      	cmp	r2, r3
 800108e:	d207      	bcs.n	80010a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001090:	f002 fc1c 	bl	80038cc <__errno>
 8001094:	4603      	mov	r3, r0
 8001096:	220c      	movs	r2, #12
 8001098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	e009      	b.n	80010b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a6:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <_sbrk+0x64>)
 80010b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20020000 	.word	0x20020000
 80010c0:	00000400 	.word	0x00000400
 80010c4:	20000130 	.word	0x20000130
 80010c8:	20000288 	.word	0x20000288

080010cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <SystemInit+0x20>)
 80010d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010d6:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <SystemInit+0x20>)
 80010d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001128 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010f4:	f7ff ffea 	bl	80010cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010f8:	480c      	ldr	r0, [pc, #48]	@ (800112c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010fa:	490d      	ldr	r1, [pc, #52]	@ (8001130 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001134 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001100:	e002      	b.n	8001108 <LoopCopyDataInit>

08001102 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001102:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001104:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001106:	3304      	adds	r3, #4

08001108 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001108:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800110c:	d3f9      	bcc.n	8001102 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800110e:	4a0a      	ldr	r2, [pc, #40]	@ (8001138 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001110:	4c0a      	ldr	r4, [pc, #40]	@ (800113c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001114:	e001      	b.n	800111a <LoopFillZerobss>

08001116 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001116:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001118:	3204      	adds	r2, #4

0800111a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800111c:	d3fb      	bcc.n	8001116 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800111e:	f002 fbdb 	bl	80038d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001122:	f7ff fb09 	bl	8000738 <main>
  bx  lr    
 8001126:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001128:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800112c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001130:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001134:	08004678 	.word	0x08004678
  ldr r2, =_sbss
 8001138:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800113c:	20000284 	.word	0x20000284

08001140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001140:	e7fe      	b.n	8001140 <ADC_IRQHandler>
	...

08001144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001148:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <HAL_Init+0x40>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a0d      	ldr	r2, [pc, #52]	@ (8001184 <HAL_Init+0x40>)
 800114e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001152:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <HAL_Init+0x40>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a0a      	ldr	r2, [pc, #40]	@ (8001184 <HAL_Init+0x40>)
 800115a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800115e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <HAL_Init+0x40>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a07      	ldr	r2, [pc, #28]	@ (8001184 <HAL_Init+0x40>)
 8001166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800116a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800116c:	2003      	movs	r0, #3
 800116e:	f000 fe17 	bl	8001da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001172:	2000      	movs	r0, #0
 8001174:	f000 f808 	bl	8001188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001178:	f7ff fe0c 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023c00 	.word	0x40023c00

08001188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001190:	4b12      	ldr	r3, [pc, #72]	@ (80011dc <HAL_InitTick+0x54>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <HAL_InitTick+0x58>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	4619      	mov	r1, r3
 800119a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800119e:	fbb3 f3f1 	udiv	r3, r3, r1
 80011a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fe2f 	bl	8001e0a <HAL_SYSTICK_Config>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e00e      	b.n	80011d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b0f      	cmp	r3, #15
 80011ba:	d80a      	bhi.n	80011d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011bc:	2200      	movs	r2, #0
 80011be:	6879      	ldr	r1, [r7, #4]
 80011c0:	f04f 30ff 	mov.w	r0, #4294967295
 80011c4:	f000 fdf7 	bl	8001db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011c8:	4a06      	ldr	r2, [pc, #24]	@ (80011e4 <HAL_InitTick+0x5c>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ce:	2300      	movs	r3, #0
 80011d0:	e000      	b.n	80011d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000000 	.word	0x20000000
 80011e0:	20000008 	.word	0x20000008
 80011e4:	20000004 	.word	0x20000004

080011e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <HAL_IncTick+0x20>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <HAL_IncTick+0x24>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4413      	add	r3, r2
 80011f8:	4a04      	ldr	r2, [pc, #16]	@ (800120c <HAL_IncTick+0x24>)
 80011fa:	6013      	str	r3, [r2, #0]
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	20000008 	.word	0x20000008
 800120c:	20000134 	.word	0x20000134

08001210 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return uwTick;
 8001214:	4b03      	ldr	r3, [pc, #12]	@ (8001224 <HAL_GetTick+0x14>)
 8001216:	681b      	ldr	r3, [r3, #0]
}
 8001218:	4618      	mov	r0, r3
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000134 	.word	0x20000134

08001228 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001230:	f7ff ffee 	bl	8001210 <HAL_GetTick>
 8001234:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001240:	d005      	beq.n	800124e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001242:	4b0a      	ldr	r3, [pc, #40]	@ (800126c <HAL_Delay+0x44>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4413      	add	r3, r2
 800124c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800124e:	bf00      	nop
 8001250:	f7ff ffde 	bl	8001210 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	429a      	cmp	r2, r3
 800125e:	d8f7      	bhi.n	8001250 <HAL_Delay+0x28>
  {
  }
}
 8001260:	bf00      	nop
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000008 	.word	0x20000008

08001270 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e033      	b.n	80012ee <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	2b00      	cmp	r3, #0
 800128c:	d109      	bne.n	80012a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff fda8 	bl	8000de4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a6:	f003 0310 	and.w	r3, r3, #16
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d118      	bne.n	80012e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012b6:	f023 0302 	bic.w	r3, r3, #2
 80012ba:	f043 0202 	orr.w	r2, r3, #2
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 fb1e 	bl	8001904 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d2:	f023 0303 	bic.w	r3, r3, #3
 80012d6:	f043 0201 	orr.w	r2, r3, #1
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80012de:	e001      	b.n	80012e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800130a:	2b01      	cmp	r3, #1
 800130c:	d101      	bne.n	8001312 <HAL_ADC_Start_IT+0x1a>
 800130e:	2302      	movs	r3, #2
 8001310:	e0a1      	b.n	8001456 <HAL_ADC_Start_IT+0x15e>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2201      	movs	r2, #1
 8001316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	2b01      	cmp	r3, #1
 8001326:	d018      	beq.n	800135a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f042 0201 	orr.w	r2, r2, #1
 8001336:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001338:	4b4a      	ldr	r3, [pc, #296]	@ (8001464 <HAL_ADC_Start_IT+0x16c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a4a      	ldr	r2, [pc, #296]	@ (8001468 <HAL_ADC_Start_IT+0x170>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	0c9a      	lsrs	r2, r3, #18
 8001344:	4613      	mov	r3, r2
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	4413      	add	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800134c:	e002      	b.n	8001354 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	3b01      	subs	r3, #1
 8001352:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f9      	bne.n	800134e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	2b01      	cmp	r3, #1
 8001366:	d169      	bne.n	800143c <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001370:	f023 0301 	bic.w	r3, r3, #1
 8001374:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001386:	2b00      	cmp	r3, #0
 8001388:	d007      	beq.n	800139a <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001392:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80013a6:	d106      	bne.n	80013b6 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ac:	f023 0206 	bic.w	r2, r3, #6
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	645a      	str	r2, [r3, #68]	@ 0x44
 80013b4:	e002      	b.n	80013bc <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013c4:	4b29      	ldr	r3, [pc, #164]	@ (800146c <HAL_ADC_Start_IT+0x174>)
 80013c6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80013d0:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80013e0:	f043 0320 	orr.w	r3, r3, #32
 80013e4:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f003 031f 	and.w	r3, r3, #31
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10f      	bne.n	8001412 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d129      	bne.n	8001454 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	689a      	ldr	r2, [r3, #8]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	e020      	b.n	8001454 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a16      	ldr	r2, [pc, #88]	@ (8001470 <HAL_ADC_Start_IT+0x178>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d11b      	bne.n	8001454 <HAL_ADC_Start_IT+0x15c>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d114      	bne.n	8001454 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	e00b      	b.n	8001454 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	f043 0210 	orr.w	r2, r3, #16
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144c:	f043 0201 	orr.w	r2, r3, #1
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3714      	adds	r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000000 	.word	0x20000000
 8001468:	431bde83 	.word	0x431bde83
 800146c:	40012300 	.word	0x40012300
 8001470:	40012000 	.word	0x40012000

08001474 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001484:	2300      	movs	r3, #0
 8001486:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800148e:	2b01      	cmp	r3, #1
 8001490:	d101      	bne.n	8001496 <HAL_ADC_Start_DMA+0x22>
 8001492:	2302      	movs	r3, #2
 8001494:	e0d0      	b.n	8001638 <HAL_ADC_Start_DMA+0x1c4>
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2201      	movs	r2, #1
 800149a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d018      	beq.n	80014de <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	689a      	ldr	r2, [r3, #8]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0201 	orr.w	r2, r2, #1
 80014ba:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014bc:	4b60      	ldr	r3, [pc, #384]	@ (8001640 <HAL_ADC_Start_DMA+0x1cc>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a60      	ldr	r2, [pc, #384]	@ (8001644 <HAL_ADC_Start_DMA+0x1d0>)
 80014c2:	fba2 2303 	umull	r2, r3, r2, r3
 80014c6:	0c9a      	lsrs	r2, r3, #18
 80014c8:	4613      	mov	r3, r2
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	4413      	add	r3, r2
 80014ce:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80014d0:	e002      	b.n	80014d8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	3b01      	subs	r3, #1
 80014d6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1f9      	bne.n	80014d2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014ec:	d107      	bne.n	80014fe <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80014fc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	2b01      	cmp	r3, #1
 800150a:	f040 8088 	bne.w	800161e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001516:	f023 0301 	bic.w	r3, r3, #1
 800151a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800152c:	2b00      	cmp	r3, #0
 800152e:	d007      	beq.n	8001540 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001534:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001538:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001544:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001548:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800154c:	d106      	bne.n	800155c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001552:	f023 0206 	bic.w	r2, r3, #6
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	645a      	str	r2, [r3, #68]	@ 0x44
 800155a:	e002      	b.n	8001562 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2200      	movs	r2, #0
 8001560:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2200      	movs	r2, #0
 8001566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800156a:	4b37      	ldr	r3, [pc, #220]	@ (8001648 <HAL_ADC_Start_DMA+0x1d4>)
 800156c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001572:	4a36      	ldr	r2, [pc, #216]	@ (800164c <HAL_ADC_Start_DMA+0x1d8>)
 8001574:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800157a:	4a35      	ldr	r2, [pc, #212]	@ (8001650 <HAL_ADC_Start_DMA+0x1dc>)
 800157c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001582:	4a34      	ldr	r2, [pc, #208]	@ (8001654 <HAL_ADC_Start_DMA+0x1e0>)
 8001584:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800158e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800159e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015ae:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	334c      	adds	r3, #76	@ 0x4c
 80015ba:	4619      	mov	r1, r3
 80015bc:	68ba      	ldr	r2, [r7, #8]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f000 fc2f 	bl	8001e22 <HAL_DMA_Start_IT>
 80015c4:	4603      	mov	r3, r0
 80015c6:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 031f 	and.w	r3, r3, #31
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d10f      	bne.n	80015f4 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d129      	bne.n	8001636 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	689a      	ldr	r2, [r3, #8]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	e020      	b.n	8001636 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <HAL_ADC_Start_DMA+0x1e4>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d11b      	bne.n	8001636 <HAL_ADC_Start_DMA+0x1c2>
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d114      	bne.n	8001636 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689a      	ldr	r2, [r3, #8]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	e00b      	b.n	8001636 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001622:	f043 0210 	orr.w	r2, r3, #16
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162e:	f043 0201 	orr.w	r2, r3, #1
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001636:	7ffb      	ldrb	r3, [r7, #31]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3720      	adds	r7, #32
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000000 	.word	0x20000000
 8001644:	431bde83 	.word	0x431bde83
 8001648:	40012300 	.word	0x40012300
 800164c:	08001afd 	.word	0x08001afd
 8001650:	08001bb7 	.word	0x08001bb7
 8001654:	08001bd3 	.word	0x08001bd3
 8001658:	40012000 	.word	0x40012000

0800165c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800166a:	4618      	mov	r0, r3
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d101      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x1c>
 80016b8:	2302      	movs	r3, #2
 80016ba:	e113      	b.n	80018e4 <HAL_ADC_ConfigChannel+0x244>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b09      	cmp	r3, #9
 80016ca:	d925      	bls.n	8001718 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68d9      	ldr	r1, [r3, #12]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	461a      	mov	r2, r3
 80016da:	4613      	mov	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	4413      	add	r3, r2
 80016e0:	3b1e      	subs	r3, #30
 80016e2:	2207      	movs	r2, #7
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43da      	mvns	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	400a      	ands	r2, r1
 80016f0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68d9      	ldr	r1, [r3, #12]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	b29b      	uxth	r3, r3
 8001702:	4618      	mov	r0, r3
 8001704:	4603      	mov	r3, r0
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4403      	add	r3, r0
 800170a:	3b1e      	subs	r3, #30
 800170c:	409a      	lsls	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	e022      	b.n	800175e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	6919      	ldr	r1, [r3, #16]
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	b29b      	uxth	r3, r3
 8001724:	461a      	mov	r2, r3
 8001726:	4613      	mov	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4413      	add	r3, r2
 800172c:	2207      	movs	r2, #7
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	43da      	mvns	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	400a      	ands	r2, r1
 800173a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6919      	ldr	r1, [r3, #16]
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	b29b      	uxth	r3, r3
 800174c:	4618      	mov	r0, r3
 800174e:	4603      	mov	r3, r0
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4403      	add	r3, r0
 8001754:	409a      	lsls	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	430a      	orrs	r2, r1
 800175c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	2b06      	cmp	r3, #6
 8001764:	d824      	bhi.n	80017b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685a      	ldr	r2, [r3, #4]
 8001770:	4613      	mov	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4413      	add	r3, r2
 8001776:	3b05      	subs	r3, #5
 8001778:	221f      	movs	r2, #31
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43da      	mvns	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	400a      	ands	r2, r1
 8001786:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	b29b      	uxth	r3, r3
 8001794:	4618      	mov	r0, r3
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	4613      	mov	r3, r2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	4413      	add	r3, r2
 80017a0:	3b05      	subs	r3, #5
 80017a2:	fa00 f203 	lsl.w	r2, r0, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	430a      	orrs	r2, r1
 80017ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80017ae:	e04c      	b.n	800184a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b0c      	cmp	r3, #12
 80017b6:	d824      	bhi.n	8001802 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	4613      	mov	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4413      	add	r3, r2
 80017c8:	3b23      	subs	r3, #35	@ 0x23
 80017ca:	221f      	movs	r2, #31
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43da      	mvns	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	400a      	ands	r2, r1
 80017d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	4618      	mov	r0, r3
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4413      	add	r3, r2
 80017f2:	3b23      	subs	r3, #35	@ 0x23
 80017f4:	fa00 f203 	lsl.w	r2, r0, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	430a      	orrs	r2, r1
 80017fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001800:	e023      	b.n	800184a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685a      	ldr	r2, [r3, #4]
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	3b41      	subs	r3, #65	@ 0x41
 8001814:	221f      	movs	r2, #31
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43da      	mvns	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	400a      	ands	r2, r1
 8001822:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	b29b      	uxth	r3, r3
 8001830:	4618      	mov	r0, r3
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	4613      	mov	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	3b41      	subs	r3, #65	@ 0x41
 800183e:	fa00 f203 	lsl.w	r2, r0, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	430a      	orrs	r2, r1
 8001848:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800184a:	4b29      	ldr	r3, [pc, #164]	@ (80018f0 <HAL_ADC_ConfigChannel+0x250>)
 800184c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a28      	ldr	r2, [pc, #160]	@ (80018f4 <HAL_ADC_ConfigChannel+0x254>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d10f      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x1d8>
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b12      	cmp	r3, #18
 800185e:	d10b      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a1d      	ldr	r2, [pc, #116]	@ (80018f4 <HAL_ADC_ConfigChannel+0x254>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d12b      	bne.n	80018da <HAL_ADC_ConfigChannel+0x23a>
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1c      	ldr	r2, [pc, #112]	@ (80018f8 <HAL_ADC_ConfigChannel+0x258>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d003      	beq.n	8001894 <HAL_ADC_ConfigChannel+0x1f4>
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b11      	cmp	r3, #17
 8001892:	d122      	bne.n	80018da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a11      	ldr	r2, [pc, #68]	@ (80018f8 <HAL_ADC_ConfigChannel+0x258>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d111      	bne.n	80018da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018b6:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <HAL_ADC_ConfigChannel+0x25c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a11      	ldr	r2, [pc, #68]	@ (8001900 <HAL_ADC_ConfigChannel+0x260>)
 80018bc:	fba2 2303 	umull	r2, r3, r2, r3
 80018c0:	0c9a      	lsrs	r2, r3, #18
 80018c2:	4613      	mov	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018cc:	e002      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	3b01      	subs	r3, #1
 80018d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f9      	bne.n	80018ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	40012300 	.word	0x40012300
 80018f4:	40012000 	.word	0x40012000
 80018f8:	10000012 	.word	0x10000012
 80018fc:	20000000 	.word	0x20000000
 8001900:	431bde83 	.word	0x431bde83

08001904 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800190c:	4b79      	ldr	r3, [pc, #484]	@ (8001af4 <ADC_Init+0x1f0>)
 800190e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	431a      	orrs	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	685a      	ldr	r2, [r3, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001938:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6859      	ldr	r1, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	021a      	lsls	r2, r3, #8
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	430a      	orrs	r2, r1
 800194c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	685a      	ldr	r2, [r3, #4]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800195c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	6859      	ldr	r1, [r3, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	430a      	orrs	r2, r1
 800196e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800197e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	6899      	ldr	r1, [r3, #8]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001996:	4a58      	ldr	r2, [pc, #352]	@ (8001af8 <ADC_Init+0x1f4>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d022      	beq.n	80019e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689a      	ldr	r2, [r3, #8]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80019aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6899      	ldr	r1, [r3, #8]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	430a      	orrs	r2, r1
 80019bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	689a      	ldr	r2, [r3, #8]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6899      	ldr	r1, [r3, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	430a      	orrs	r2, r1
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	e00f      	b.n	8001a02 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80019f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a00:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689a      	ldr	r2, [r3, #8]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 0202 	bic.w	r2, r2, #2
 8001a10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6899      	ldr	r1, [r3, #8]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7e1b      	ldrb	r3, [r3, #24]
 8001a1c:	005a      	lsls	r2, r3, #1
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d01b      	beq.n	8001a68 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a3e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	685a      	ldr	r2, [r3, #4]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001a4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6859      	ldr	r1, [r3, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	035a      	lsls	r2, r3, #13
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	e007      	b.n	8001a78 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a76:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001a86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	051a      	lsls	r2, r3, #20
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001aac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6899      	ldr	r1, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001aba:	025a      	lsls	r2, r3, #9
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ad2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6899      	ldr	r1, [r3, #8]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	029a      	lsls	r2, r3, #10
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	609a      	str	r2, [r3, #8]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	40012300 	.word	0x40012300
 8001af8:	0f000001 	.word	0x0f000001

08001afc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b08:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d13c      	bne.n	8001b90 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d12b      	bne.n	8001b88 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d127      	bne.n	8001b88 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b3e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d006      	beq.n	8001b54 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d119      	bne.n	8001b88 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f022 0220 	bic.w	r2, r2, #32
 8001b62:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d105      	bne.n	8001b88 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	f043 0201 	orr.w	r2, r3, #1
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f7ff f8db 	bl	8000d44 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001b8e:	e00e      	b.n	8001bae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f7ff fd74 	bl	800168a <HAL_ADC_ErrorCallback>
}
 8001ba2:	e004      	b.n	8001bae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	4798      	blx	r3
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b084      	sub	sp, #16
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bc2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f7ff fd56 	bl	8001676 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b084      	sub	sp, #16
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bde:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2240      	movs	r2, #64	@ 0x40
 8001be4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	f043 0204 	orr.w	r2, r3, #4
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f7ff fd49 	bl	800168a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c32:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	60d3      	str	r3, [r2, #12]
}
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c4c:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <__NVIC_GetPriorityGrouping+0x18>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	0a1b      	lsrs	r3, r3, #8
 8001c52:	f003 0307 	and.w	r3, r3, #7
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	db0b      	blt.n	8001c8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	f003 021f 	and.w	r2, r3, #31
 8001c7c:	4907      	ldr	r1, [pc, #28]	@ (8001c9c <__NVIC_EnableIRQ+0x38>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	2001      	movs	r0, #1
 8001c86:	fa00 f202 	lsl.w	r2, r0, r2
 8001c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	6039      	str	r1, [r7, #0]
 8001caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	db0a      	blt.n	8001cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	490c      	ldr	r1, [pc, #48]	@ (8001cec <__NVIC_SetPriority+0x4c>)
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	0112      	lsls	r2, r2, #4
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cc8:	e00a      	b.n	8001ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4908      	ldr	r1, [pc, #32]	@ (8001cf0 <__NVIC_SetPriority+0x50>)
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	3b04      	subs	r3, #4
 8001cd8:	0112      	lsls	r2, r2, #4
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	440b      	add	r3, r1
 8001cde:	761a      	strb	r2, [r3, #24]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	e000e100 	.word	0xe000e100
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b089      	sub	sp, #36	@ 0x24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f1c3 0307 	rsb	r3, r3, #7
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	bf28      	it	cs
 8001d12:	2304      	movcs	r3, #4
 8001d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	2b06      	cmp	r3, #6
 8001d1c:	d902      	bls.n	8001d24 <NVIC_EncodePriority+0x30>
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	3b03      	subs	r3, #3
 8001d22:	e000      	b.n	8001d26 <NVIC_EncodePriority+0x32>
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d28:	f04f 32ff 	mov.w	r2, #4294967295
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	43da      	mvns	r2, r3
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	401a      	ands	r2, r3
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	fa01 f303 	lsl.w	r3, r1, r3
 8001d46:	43d9      	mvns	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d4c:	4313      	orrs	r3, r2
         );
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3724      	adds	r7, #36	@ 0x24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
	...

08001d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d6c:	d301      	bcc.n	8001d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e00f      	b.n	8001d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d72:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <SysTick_Config+0x40>)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d7a:	210f      	movs	r1, #15
 8001d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d80:	f7ff ff8e 	bl	8001ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <SysTick_Config+0x40>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d8a:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <SysTick_Config+0x40>)
 8001d8c:	2207      	movs	r2, #7
 8001d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	e000e010 	.word	0xe000e010

08001da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f7ff ff29 	bl	8001c00 <__NVIC_SetPriorityGrouping>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b086      	sub	sp, #24
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	607a      	str	r2, [r7, #4]
 8001dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dc8:	f7ff ff3e 	bl	8001c48 <__NVIC_GetPriorityGrouping>
 8001dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	6978      	ldr	r0, [r7, #20]
 8001dd4:	f7ff ff8e 	bl	8001cf4 <NVIC_EncodePriority>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff5d 	bl	8001ca0 <__NVIC_SetPriority>
}
 8001de6:	bf00      	nop
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff31 	bl	8001c64 <__NVIC_EnableIRQ>
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff ffa2 	bl	8001d5c <SysTick_Config>
 8001e18:	4603      	mov	r3, r0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	60f8      	str	r0, [r7, #12]
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e38:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_DMA_Start_IT+0x26>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e040      	b.n	8001eca <HAL_DMA_Start_IT+0xa8>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d12f      	bne.n	8001ebc <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2202      	movs	r2, #2
 8001e60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	68b9      	ldr	r1, [r7, #8]
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f000 f82e 	bl	8001ed2 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e7a:	223f      	movs	r2, #63	@ 0x3f
 8001e7c:	409a      	lsls	r2, r3
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f042 0216 	orr.w	r2, r2, #22
 8001e90:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d007      	beq.n	8001eaa <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f042 0208 	orr.w	r2, r2, #8
 8001ea8:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f042 0201 	orr.w	r2, r2, #1
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	e005      	b.n	8001ec8 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b085      	sub	sp, #20
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
 8001ede:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001eee:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2b40      	cmp	r3, #64	@ 0x40
 8001efe:	d108      	bne.n	8001f12 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f10:	e007      	b.n	8001f22 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	60da      	str	r2, [r3, #12]
}
 8001f22:	bf00      	nop
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	@ 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
 8001f4a:	e159      	b.n	8002200 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	f040 8148 	bne.w	80021fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d005      	beq.n	8001f82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d130      	bne.n	8001fe4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fb8:	2201      	movs	r2, #1
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	091b      	lsrs	r3, r3, #4
 8001fce:	f003 0201 	and.w	r2, r3, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f003 0303 	and.w	r3, r3, #3
 8001fec:	2b03      	cmp	r3, #3
 8001fee:	d017      	beq.n	8002020 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4013      	ands	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d123      	bne.n	8002074 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	08da      	lsrs	r2, r3, #3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3208      	adds	r2, #8
 8002034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002038:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	220f      	movs	r2, #15
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	691a      	ldr	r2, [r3, #16]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4313      	orrs	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	08da      	lsrs	r2, r3, #3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3208      	adds	r2, #8
 800206e:	69b9      	ldr	r1, [r7, #24]
 8002070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	2203      	movs	r2, #3
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f003 0203 	and.w	r2, r3, #3
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 80a2 	beq.w	80021fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	4b57      	ldr	r3, [pc, #348]	@ (8002218 <HAL_GPIO_Init+0x2e8>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	4a56      	ldr	r2, [pc, #344]	@ (8002218 <HAL_GPIO_Init+0x2e8>)
 80020c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c6:	4b54      	ldr	r3, [pc, #336]	@ (8002218 <HAL_GPIO_Init+0x2e8>)
 80020c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020d2:	4a52      	ldr	r2, [pc, #328]	@ (800221c <HAL_GPIO_Init+0x2ec>)
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	089b      	lsrs	r3, r3, #2
 80020d8:	3302      	adds	r3, #2
 80020da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	220f      	movs	r2, #15
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a49      	ldr	r2, [pc, #292]	@ (8002220 <HAL_GPIO_Init+0x2f0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d019      	beq.n	8002132 <HAL_GPIO_Init+0x202>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a48      	ldr	r2, [pc, #288]	@ (8002224 <HAL_GPIO_Init+0x2f4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d013      	beq.n	800212e <HAL_GPIO_Init+0x1fe>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a47      	ldr	r2, [pc, #284]	@ (8002228 <HAL_GPIO_Init+0x2f8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00d      	beq.n	800212a <HAL_GPIO_Init+0x1fa>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a46      	ldr	r2, [pc, #280]	@ (800222c <HAL_GPIO_Init+0x2fc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d007      	beq.n	8002126 <HAL_GPIO_Init+0x1f6>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a45      	ldr	r2, [pc, #276]	@ (8002230 <HAL_GPIO_Init+0x300>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d101      	bne.n	8002122 <HAL_GPIO_Init+0x1f2>
 800211e:	2304      	movs	r3, #4
 8002120:	e008      	b.n	8002134 <HAL_GPIO_Init+0x204>
 8002122:	2307      	movs	r3, #7
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x204>
 8002126:	2303      	movs	r3, #3
 8002128:	e004      	b.n	8002134 <HAL_GPIO_Init+0x204>
 800212a:	2302      	movs	r3, #2
 800212c:	e002      	b.n	8002134 <HAL_GPIO_Init+0x204>
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <HAL_GPIO_Init+0x204>
 8002132:	2300      	movs	r3, #0
 8002134:	69fa      	ldr	r2, [r7, #28]
 8002136:	f002 0203 	and.w	r2, r2, #3
 800213a:	0092      	lsls	r2, r2, #2
 800213c:	4093      	lsls	r3, r2
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002144:	4935      	ldr	r1, [pc, #212]	@ (800221c <HAL_GPIO_Init+0x2ec>)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	089b      	lsrs	r3, r3, #2
 800214a:	3302      	adds	r3, #2
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002152:	4b38      	ldr	r3, [pc, #224]	@ (8002234 <HAL_GPIO_Init+0x304>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	43db      	mvns	r3, r3
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4013      	ands	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002176:	4a2f      	ldr	r2, [pc, #188]	@ (8002234 <HAL_GPIO_Init+0x304>)
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800217c:	4b2d      	ldr	r3, [pc, #180]	@ (8002234 <HAL_GPIO_Init+0x304>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021a0:	4a24      	ldr	r2, [pc, #144]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021a6:	4b23      	ldr	r3, [pc, #140]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021ca:	4a1a      	ldr	r2, [pc, #104]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021d0:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	43db      	mvns	r3, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4013      	ands	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3301      	adds	r3, #1
 80021fe:	61fb      	str	r3, [r7, #28]
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	2b0f      	cmp	r3, #15
 8002204:	f67f aea2 	bls.w	8001f4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40023800 	.word	0x40023800
 800221c:	40013800 	.word	0x40013800
 8002220:	40020000 	.word	0x40020000
 8002224:	40020400 	.word	0x40020400
 8002228:	40020800 	.word	0x40020800
 800222c:	40020c00 	.word	0x40020c00
 8002230:	40021000 	.word	0x40021000
 8002234:	40013c00 	.word	0x40013c00

08002238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	807b      	strh	r3, [r7, #2]
 8002244:	4613      	mov	r3, r2
 8002246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002248:	787b      	ldrb	r3, [r7, #1]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800224e:	887a      	ldrh	r2, [r7, #2]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002254:	e003      	b.n	800225e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002256:	887b      	ldrh	r3, [r7, #2]
 8002258:	041a      	lsls	r2, r3, #16
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	619a      	str	r2, [r3, #24]
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	460b      	mov	r3, r1
 8002274:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800227c:	887a      	ldrh	r2, [r7, #2]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4013      	ands	r3, r2
 8002282:	041a      	lsls	r2, r3, #16
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	43d9      	mvns	r1, r3
 8002288:	887b      	ldrh	r3, [r7, #2]
 800228a:	400b      	ands	r3, r1
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	619a      	str	r2, [r3, #24]
}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
	...

080022a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022aa:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022ac:	695a      	ldr	r2, [r3, #20]
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	4013      	ands	r3, r2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d006      	beq.n	80022c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022b6:	4a05      	ldr	r2, [pc, #20]	@ (80022cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022b8:	88fb      	ldrh	r3, [r7, #6]
 80022ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022bc:	88fb      	ldrh	r3, [r7, #6]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe fcfc 	bl	8000cbc <HAL_GPIO_EXTI_Callback>
  }
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40013c00 	.word	0x40013c00

080022d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e267      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d075      	beq.n	80023da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80022ee:	4b88      	ldr	r3, [pc, #544]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d00c      	beq.n	8002314 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022fa:	4b85      	ldr	r3, [pc, #532]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002302:	2b08      	cmp	r3, #8
 8002304:	d112      	bne.n	800232c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002306:	4b82      	ldr	r3, [pc, #520]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800230e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002312:	d10b      	bne.n	800232c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002314:	4b7e      	ldr	r3, [pc, #504]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d05b      	beq.n	80023d8 <HAL_RCC_OscConfig+0x108>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d157      	bne.n	80023d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e242      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002334:	d106      	bne.n	8002344 <HAL_RCC_OscConfig+0x74>
 8002336:	4b76      	ldr	r3, [pc, #472]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a75      	ldr	r2, [pc, #468]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800233c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e01d      	b.n	8002380 <HAL_RCC_OscConfig+0xb0>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800234c:	d10c      	bne.n	8002368 <HAL_RCC_OscConfig+0x98>
 800234e:	4b70      	ldr	r3, [pc, #448]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a6f      	ldr	r2, [pc, #444]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002354:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	4b6d      	ldr	r3, [pc, #436]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a6c      	ldr	r2, [pc, #432]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	e00b      	b.n	8002380 <HAL_RCC_OscConfig+0xb0>
 8002368:	4b69      	ldr	r3, [pc, #420]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a68      	ldr	r2, [pc, #416]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800236e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	4b66      	ldr	r3, [pc, #408]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a65      	ldr	r2, [pc, #404]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800237a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800237e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d013      	beq.n	80023b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7fe ff42 	bl	8001210 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7fe ff3e 	bl	8001210 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	@ 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e207      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0xc0>
 80023ae:	e014      	b.n	80023da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b0:	f7fe ff2e 	bl	8001210 <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023b8:	f7fe ff2a 	bl	8001210 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b64      	cmp	r3, #100	@ 0x64
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e1f3      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ca:	4b51      	ldr	r3, [pc, #324]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0xe8>
 80023d6:	e000      	b.n	80023da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d063      	beq.n	80024ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00b      	beq.n	800240a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023f2:	4b47      	ldr	r3, [pc, #284]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023fa:	2b08      	cmp	r3, #8
 80023fc:	d11c      	bne.n	8002438 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023fe:	4b44      	ldr	r3, [pc, #272]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d116      	bne.n	8002438 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240a:	4b41      	ldr	r3, [pc, #260]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d005      	beq.n	8002422 <HAL_RCC_OscConfig+0x152>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d001      	beq.n	8002422 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e1c7      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002422:	4b3b      	ldr	r3, [pc, #236]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	00db      	lsls	r3, r3, #3
 8002430:	4937      	ldr	r1, [pc, #220]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002432:	4313      	orrs	r3, r2
 8002434:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002436:	e03a      	b.n	80024ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d020      	beq.n	8002482 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002440:	4b34      	ldr	r3, [pc, #208]	@ (8002514 <HAL_RCC_OscConfig+0x244>)
 8002442:	2201      	movs	r2, #1
 8002444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7fe fee3 	bl	8001210 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800244e:	f7fe fedf 	bl	8001210 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e1a8      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002460:	4b2b      	ldr	r3, [pc, #172]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800246c:	4b28      	ldr	r3, [pc, #160]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	4925      	ldr	r1, [pc, #148]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800247c:	4313      	orrs	r3, r2
 800247e:	600b      	str	r3, [r1, #0]
 8002480:	e015      	b.n	80024ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002482:	4b24      	ldr	r3, [pc, #144]	@ (8002514 <HAL_RCC_OscConfig+0x244>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002488:	f7fe fec2 	bl	8001210 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002490:	f7fe febe 	bl	8001210 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e187      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d036      	beq.n	8002528 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d016      	beq.n	80024f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024c2:	4b15      	ldr	r3, [pc, #84]	@ (8002518 <HAL_RCC_OscConfig+0x248>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c8:	f7fe fea2 	bl	8001210 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d0:	f7fe fe9e 	bl	8001210 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e167      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80024e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x200>
 80024ee:	e01b      	b.n	8002528 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <HAL_RCC_OscConfig+0x248>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f6:	f7fe fe8b 	bl	8001210 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024fc:	e00e      	b.n	800251c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024fe:	f7fe fe87 	bl	8001210 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d907      	bls.n	800251c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e150      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
 8002510:	40023800 	.word	0x40023800
 8002514:	42470000 	.word	0x42470000
 8002518:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800251c:	4b88      	ldr	r3, [pc, #544]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800251e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1ea      	bne.n	80024fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 8097 	beq.w	8002664 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002536:	2300      	movs	r3, #0
 8002538:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800253a:	4b81      	ldr	r3, [pc, #516]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10f      	bne.n	8002566 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	4b7d      	ldr	r3, [pc, #500]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	4a7c      	ldr	r2, [pc, #496]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002550:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002554:	6413      	str	r3, [r2, #64]	@ 0x40
 8002556:	4b7a      	ldr	r3, [pc, #488]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002562:	2301      	movs	r3, #1
 8002564:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002566:	4b77      	ldr	r3, [pc, #476]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256e:	2b00      	cmp	r3, #0
 8002570:	d118      	bne.n	80025a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002572:	4b74      	ldr	r3, [pc, #464]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a73      	ldr	r2, [pc, #460]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 8002578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800257c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800257e:	f7fe fe47 	bl	8001210 <HAL_GetTick>
 8002582:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002584:	e008      	b.n	8002598 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002586:	f7fe fe43 	bl	8001210 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e10c      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	4b6a      	ldr	r3, [pc, #424]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0f0      	beq.n	8002586 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d106      	bne.n	80025ba <HAL_RCC_OscConfig+0x2ea>
 80025ac:	4b64      	ldr	r3, [pc, #400]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025b0:	4a63      	ldr	r2, [pc, #396]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80025b8:	e01c      	b.n	80025f4 <HAL_RCC_OscConfig+0x324>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b05      	cmp	r3, #5
 80025c0:	d10c      	bne.n	80025dc <HAL_RCC_OscConfig+0x30c>
 80025c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025c8:	f043 0304 	orr.w	r3, r3, #4
 80025cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80025ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80025da:	e00b      	b.n	80025f4 <HAL_RCC_OscConfig+0x324>
 80025dc:	4b58      	ldr	r3, [pc, #352]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e0:	4a57      	ldr	r2, [pc, #348]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025e2:	f023 0301 	bic.w	r3, r3, #1
 80025e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80025e8:	4b55      	ldr	r3, [pc, #340]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ec:	4a54      	ldr	r2, [pc, #336]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025ee:	f023 0304 	bic.w	r3, r3, #4
 80025f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d015      	beq.n	8002628 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7fe fe08 	bl	8001210 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002602:	e00a      	b.n	800261a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002604:	f7fe fe04 	bl	8001210 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002612:	4293      	cmp	r3, r2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e0cb      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261a:	4b49      	ldr	r3, [pc, #292]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800261c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0ee      	beq.n	8002604 <HAL_RCC_OscConfig+0x334>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002628:	f7fe fdf2 	bl	8001210 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800262e:	e00a      	b.n	8002646 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002630:	f7fe fdee 	bl	8001210 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263e:	4293      	cmp	r3, r2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e0b5      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002646:	4b3e      	ldr	r3, [pc, #248]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1ee      	bne.n	8002630 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002652:	7dfb      	ldrb	r3, [r7, #23]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d105      	bne.n	8002664 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002658:	4b39      	ldr	r3, [pc, #228]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	4a38      	ldr	r2, [pc, #224]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800265e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002662:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80a1 	beq.w	80027b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800266e:	4b34      	ldr	r3, [pc, #208]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
 8002676:	2b08      	cmp	r3, #8
 8002678:	d05c      	beq.n	8002734 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d141      	bne.n	8002706 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002682:	4b31      	ldr	r3, [pc, #196]	@ (8002748 <HAL_RCC_OscConfig+0x478>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002688:	f7fe fdc2 	bl	8001210 <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002690:	f7fe fdbe 	bl	8001210 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e087      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a2:	4b27      	ldr	r3, [pc, #156]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f0      	bne.n	8002690 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69da      	ldr	r2, [r3, #28]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026bc:	019b      	lsls	r3, r3, #6
 80026be:	431a      	orrs	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	085b      	lsrs	r3, r3, #1
 80026c6:	3b01      	subs	r3, #1
 80026c8:	041b      	lsls	r3, r3, #16
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d0:	061b      	lsls	r3, r3, #24
 80026d2:	491b      	ldr	r1, [pc, #108]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <HAL_RCC_OscConfig+0x478>)
 80026da:	2201      	movs	r2, #1
 80026dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026de:	f7fe fd97 	bl	8001210 <HAL_GetTick>
 80026e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e4:	e008      	b.n	80026f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e6:	f7fe fd93 	bl	8001210 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e05c      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0f0      	beq.n	80026e6 <HAL_RCC_OscConfig+0x416>
 8002704:	e054      	b.n	80027b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002706:	4b10      	ldr	r3, [pc, #64]	@ (8002748 <HAL_RCC_OscConfig+0x478>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7fe fd80 	bl	8001210 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7fe fd7c 	bl	8001210 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e045      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002726:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x444>
 8002732:	e03d      	b.n	80027b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d107      	bne.n	800274c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e038      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
 8002740:	40023800 	.word	0x40023800
 8002744:	40007000 	.word	0x40007000
 8002748:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800274c:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <HAL_RCC_OscConfig+0x4ec>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d028      	beq.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002764:	429a      	cmp	r2, r3
 8002766:	d121      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d11a      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800277c:	4013      	ands	r3, r2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002782:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002784:	4293      	cmp	r3, r2
 8002786:	d111      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002792:	085b      	lsrs	r3, r3, #1
 8002794:	3b01      	subs	r3, #1
 8002796:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002798:	429a      	cmp	r2, r3
 800279a:	d107      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d001      	beq.n	80027b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e000      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800

080027c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e0cc      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027d4:	4b68      	ldr	r3, [pc, #416]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d90c      	bls.n	80027fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e2:	4b65      	ldr	r3, [pc, #404]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ea:	4b63      	ldr	r3, [pc, #396]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	683a      	ldr	r2, [r7, #0]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d001      	beq.n	80027fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0b8      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d020      	beq.n	800284a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002814:	4b59      	ldr	r3, [pc, #356]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	4a58      	ldr	r2, [pc, #352]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800281e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0308 	and.w	r3, r3, #8
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800282c:	4b53      	ldr	r3, [pc, #332]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	4a52      	ldr	r2, [pc, #328]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002836:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002838:	4b50      	ldr	r3, [pc, #320]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	494d      	ldr	r1, [pc, #308]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	4313      	orrs	r3, r2
 8002848:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d044      	beq.n	80028e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d107      	bne.n	800286e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	4b47      	ldr	r3, [pc, #284]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d119      	bne.n	800289e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e07f      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d003      	beq.n	800287e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287a:	2b03      	cmp	r3, #3
 800287c:	d107      	bne.n	800288e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800287e:	4b3f      	ldr	r3, [pc, #252]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e06f      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288e:	4b3b      	ldr	r3, [pc, #236]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e067      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800289e:	4b37      	ldr	r3, [pc, #220]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f023 0203 	bic.w	r2, r3, #3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	4934      	ldr	r1, [pc, #208]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028b0:	f7fe fcae 	bl	8001210 <HAL_GetTick>
 80028b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b6:	e00a      	b.n	80028ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b8:	f7fe fcaa 	bl	8001210 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e04f      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ce:	4b2b      	ldr	r3, [pc, #172]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 020c 	and.w	r2, r3, #12
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	429a      	cmp	r2, r3
 80028de:	d1eb      	bne.n	80028b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028e0:	4b25      	ldr	r3, [pc, #148]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d20c      	bcs.n	8002908 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ee:	4b22      	ldr	r3, [pc, #136]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f6:	4b20      	ldr	r3, [pc, #128]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d001      	beq.n	8002908 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e032      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	2b00      	cmp	r3, #0
 8002912:	d008      	beq.n	8002926 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002914:	4b19      	ldr	r3, [pc, #100]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	4916      	ldr	r1, [pc, #88]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	4313      	orrs	r3, r2
 8002924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0308 	and.w	r3, r3, #8
 800292e:	2b00      	cmp	r3, #0
 8002930:	d009      	beq.n	8002946 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002932:	4b12      	ldr	r3, [pc, #72]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	490e      	ldr	r1, [pc, #56]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002942:	4313      	orrs	r3, r2
 8002944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002946:	f000 f821 	bl	800298c <HAL_RCC_GetSysClockFreq>
 800294a:	4602      	mov	r2, r0
 800294c:	4b0b      	ldr	r3, [pc, #44]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	490a      	ldr	r1, [pc, #40]	@ (8002980 <HAL_RCC_ClockConfig+0x1c0>)
 8002958:	5ccb      	ldrb	r3, [r1, r3]
 800295a:	fa22 f303 	lsr.w	r3, r2, r3
 800295e:	4a09      	ldr	r2, [pc, #36]	@ (8002984 <HAL_RCC_ClockConfig+0x1c4>)
 8002960:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002962:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <HAL_RCC_ClockConfig+0x1c8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7fe fc0e 	bl	8001188 <HAL_InitTick>

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40023c00 	.word	0x40023c00
 800297c:	40023800 	.word	0x40023800
 8002980:	08004578 	.word	0x08004578
 8002984:	20000000 	.word	0x20000000
 8002988:	20000004 	.word	0x20000004

0800298c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800298c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002990:	b094      	sub	sp, #80	@ 0x50
 8002992:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800299c:	2300      	movs	r3, #0
 800299e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029a4:	4b79      	ldr	r3, [pc, #484]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x200>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 030c 	and.w	r3, r3, #12
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d00d      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0x40>
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	f200 80e1 	bhi.w	8002b78 <HAL_RCC_GetSysClockFreq+0x1ec>
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0x34>
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d003      	beq.n	80029c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80029be:	e0db      	b.n	8002b78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029c0:	4b73      	ldr	r3, [pc, #460]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0x204>)
 80029c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80029c4:	e0db      	b.n	8002b7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029c6:	4b73      	ldr	r3, [pc, #460]	@ (8002b94 <HAL_RCC_GetSysClockFreq+0x208>)
 80029c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80029ca:	e0d8      	b.n	8002b7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029cc:	4b6f      	ldr	r3, [pc, #444]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x200>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029d6:	4b6d      	ldr	r3, [pc, #436]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x200>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d063      	beq.n	8002aaa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029e2:	4b6a      	ldr	r3, [pc, #424]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x200>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	099b      	lsrs	r3, r3, #6
 80029e8:	2200      	movs	r2, #0
 80029ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80029f6:	2300      	movs	r3, #0
 80029f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80029fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029fe:	4622      	mov	r2, r4
 8002a00:	462b      	mov	r3, r5
 8002a02:	f04f 0000 	mov.w	r0, #0
 8002a06:	f04f 0100 	mov.w	r1, #0
 8002a0a:	0159      	lsls	r1, r3, #5
 8002a0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a10:	0150      	lsls	r0, r2, #5
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4621      	mov	r1, r4
 8002a18:	1a51      	subs	r1, r2, r1
 8002a1a:	6139      	str	r1, [r7, #16]
 8002a1c:	4629      	mov	r1, r5
 8002a1e:	eb63 0301 	sbc.w	r3, r3, r1
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	f04f 0300 	mov.w	r3, #0
 8002a2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a30:	4659      	mov	r1, fp
 8002a32:	018b      	lsls	r3, r1, #6
 8002a34:	4651      	mov	r1, sl
 8002a36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a3a:	4651      	mov	r1, sl
 8002a3c:	018a      	lsls	r2, r1, #6
 8002a3e:	4651      	mov	r1, sl
 8002a40:	ebb2 0801 	subs.w	r8, r2, r1
 8002a44:	4659      	mov	r1, fp
 8002a46:	eb63 0901 	sbc.w	r9, r3, r1
 8002a4a:	f04f 0200 	mov.w	r2, #0
 8002a4e:	f04f 0300 	mov.w	r3, #0
 8002a52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a5e:	4690      	mov	r8, r2
 8002a60:	4699      	mov	r9, r3
 8002a62:	4623      	mov	r3, r4
 8002a64:	eb18 0303 	adds.w	r3, r8, r3
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	462b      	mov	r3, r5
 8002a6c:	eb49 0303 	adc.w	r3, r9, r3
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	f04f 0300 	mov.w	r3, #0
 8002a7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a7e:	4629      	mov	r1, r5
 8002a80:	024b      	lsls	r3, r1, #9
 8002a82:	4621      	mov	r1, r4
 8002a84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a88:	4621      	mov	r1, r4
 8002a8a:	024a      	lsls	r2, r1, #9
 8002a8c:	4610      	mov	r0, r2
 8002a8e:	4619      	mov	r1, r3
 8002a90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a92:	2200      	movs	r2, #0
 8002a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a9c:	f7fd fbf0 	bl	8000280 <__aeabi_uldivmod>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002aa8:	e058      	b.n	8002b5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aaa:	4b38      	ldr	r3, [pc, #224]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x200>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	099b      	lsrs	r3, r3, #6
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	4611      	mov	r1, r2
 8002ab6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002aba:	623b      	str	r3, [r7, #32]
 8002abc:	2300      	movs	r3, #0
 8002abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ac0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ac4:	4642      	mov	r2, r8
 8002ac6:	464b      	mov	r3, r9
 8002ac8:	f04f 0000 	mov.w	r0, #0
 8002acc:	f04f 0100 	mov.w	r1, #0
 8002ad0:	0159      	lsls	r1, r3, #5
 8002ad2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ad6:	0150      	lsls	r0, r2, #5
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	4641      	mov	r1, r8
 8002ade:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ae2:	4649      	mov	r1, r9
 8002ae4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ae8:	f04f 0200 	mov.w	r2, #0
 8002aec:	f04f 0300 	mov.w	r3, #0
 8002af0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002af4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002af8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002afc:	ebb2 040a 	subs.w	r4, r2, sl
 8002b00:	eb63 050b 	sbc.w	r5, r3, fp
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	00eb      	lsls	r3, r5, #3
 8002b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b12:	00e2      	lsls	r2, r4, #3
 8002b14:	4614      	mov	r4, r2
 8002b16:	461d      	mov	r5, r3
 8002b18:	4643      	mov	r3, r8
 8002b1a:	18e3      	adds	r3, r4, r3
 8002b1c:	603b      	str	r3, [r7, #0]
 8002b1e:	464b      	mov	r3, r9
 8002b20:	eb45 0303 	adc.w	r3, r5, r3
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b32:	4629      	mov	r1, r5
 8002b34:	028b      	lsls	r3, r1, #10
 8002b36:	4621      	mov	r1, r4
 8002b38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b3c:	4621      	mov	r1, r4
 8002b3e:	028a      	lsls	r2, r1, #10
 8002b40:	4610      	mov	r0, r2
 8002b42:	4619      	mov	r1, r3
 8002b44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b46:	2200      	movs	r2, #0
 8002b48:	61bb      	str	r3, [r7, #24]
 8002b4a:	61fa      	str	r2, [r7, #28]
 8002b4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b50:	f7fd fb96 	bl	8000280 <__aeabi_uldivmod>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4613      	mov	r3, r2
 8002b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x200>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	0c1b      	lsrs	r3, r3, #16
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	3301      	adds	r3, #1
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002b6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b76:	e002      	b.n	8002b7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b78:	4b05      	ldr	r3, [pc, #20]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3750      	adds	r7, #80	@ 0x50
 8002b84:	46bd      	mov	sp, r7
 8002b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	00f42400 	.word	0x00f42400
 8002b94:	007a1200 	.word	0x007a1200

08002b98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e041      	b.n	8002c2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d106      	bne.n	8002bc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7fe f954 	bl	8000e6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4610      	mov	r0, r2
 8002bd8:	f000 fab2 	bl	8003140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
	...

08002c38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d001      	beq.n	8002c50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e044      	b.n	8002cda <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2202      	movs	r2, #2
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f042 0201 	orr.w	r2, r2, #1
 8002c66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ce8 <HAL_TIM_Base_Start_IT+0xb0>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d018      	beq.n	8002ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c7a:	d013      	beq.n	8002ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a1a      	ldr	r2, [pc, #104]	@ (8002cec <HAL_TIM_Base_Start_IT+0xb4>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d00e      	beq.n	8002ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a19      	ldr	r2, [pc, #100]	@ (8002cf0 <HAL_TIM_Base_Start_IT+0xb8>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d009      	beq.n	8002ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a17      	ldr	r2, [pc, #92]	@ (8002cf4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d004      	beq.n	8002ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a16      	ldr	r2, [pc, #88]	@ (8002cf8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d111      	bne.n	8002cc8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2b06      	cmp	r3, #6
 8002cb4:	d010      	beq.n	8002cd8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cc6:	e007      	b.n	8002cd8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 0201 	orr.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40010000 	.word	0x40010000
 8002cec:	40000400 	.word	0x40000400
 8002cf0:	40000800 	.word	0x40000800
 8002cf4:	40000c00 	.word	0x40000c00
 8002cf8:	40014000 	.word	0x40014000

08002cfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d020      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01b      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f06f 0202 	mvn.w	r2, #2
 8002d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699b      	ldr	r3, [r3, #24]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f9db 	bl	8003102 <HAL_TIM_IC_CaptureCallback>
 8002d4c:	e005      	b.n	8002d5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f9cd 	bl	80030ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 f9de 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f003 0304 	and.w	r3, r3, #4
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d020      	beq.n	8002dac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d01b      	beq.n	8002dac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f06f 0204 	mvn.w	r2, #4
 8002d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2202      	movs	r2, #2
 8002d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 f9b5 	bl	8003102 <HAL_TIM_IC_CaptureCallback>
 8002d98:	e005      	b.n	8002da6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f9a7 	bl	80030ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 f9b8 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f003 0308 	and.w	r3, r3, #8
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d020      	beq.n	8002df8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f003 0308 	and.w	r3, r3, #8
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d01b      	beq.n	8002df8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f06f 0208 	mvn.w	r2, #8
 8002dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2204      	movs	r2, #4
 8002dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f98f 	bl	8003102 <HAL_TIM_IC_CaptureCallback>
 8002de4:	e005      	b.n	8002df2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f981 	bl	80030ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 f992 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f003 0310 	and.w	r3, r3, #16
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d020      	beq.n	8002e44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d01b      	beq.n	8002e44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f06f 0210 	mvn.w	r2, #16
 8002e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2208      	movs	r2, #8
 8002e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f969 	bl	8003102 <HAL_TIM_IC_CaptureCallback>
 8002e30:	e005      	b.n	8002e3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 f95b 	bl	80030ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 f96c 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00c      	beq.n	8002e68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d007      	beq.n	8002e68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0201 	mvn.w	r2, #1
 8002e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fd ff54 	bl	8000d10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00c      	beq.n	8002e8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d007      	beq.n	8002e8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 fb84 	bl	8003594 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00c      	beq.n	8002eb0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d007      	beq.n	8002eb0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f93d 	bl	800312a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	f003 0320 	and.w	r3, r3, #32
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00c      	beq.n	8002ed4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d007      	beq.n	8002ed4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0220 	mvn.w	r2, #32
 8002ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 fb56 	bl	8003580 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_TIM_ConfigClockSource+0x1c>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e0b4      	b.n	8003062 <HAL_TIM_ConfigClockSource+0x186>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2202      	movs	r2, #2
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002f16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f30:	d03e      	beq.n	8002fb0 <HAL_TIM_ConfigClockSource+0xd4>
 8002f32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f36:	f200 8087 	bhi.w	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f3e:	f000 8086 	beq.w	800304e <HAL_TIM_ConfigClockSource+0x172>
 8002f42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f46:	d87f      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f48:	2b70      	cmp	r3, #112	@ 0x70
 8002f4a:	d01a      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0xa6>
 8002f4c:	2b70      	cmp	r3, #112	@ 0x70
 8002f4e:	d87b      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f50:	2b60      	cmp	r3, #96	@ 0x60
 8002f52:	d050      	beq.n	8002ff6 <HAL_TIM_ConfigClockSource+0x11a>
 8002f54:	2b60      	cmp	r3, #96	@ 0x60
 8002f56:	d877      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f58:	2b50      	cmp	r3, #80	@ 0x50
 8002f5a:	d03c      	beq.n	8002fd6 <HAL_TIM_ConfigClockSource+0xfa>
 8002f5c:	2b50      	cmp	r3, #80	@ 0x50
 8002f5e:	d873      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f60:	2b40      	cmp	r3, #64	@ 0x40
 8002f62:	d058      	beq.n	8003016 <HAL_TIM_ConfigClockSource+0x13a>
 8002f64:	2b40      	cmp	r3, #64	@ 0x40
 8002f66:	d86f      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f68:	2b30      	cmp	r3, #48	@ 0x30
 8002f6a:	d064      	beq.n	8003036 <HAL_TIM_ConfigClockSource+0x15a>
 8002f6c:	2b30      	cmp	r3, #48	@ 0x30
 8002f6e:	d86b      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f70:	2b20      	cmp	r3, #32
 8002f72:	d060      	beq.n	8003036 <HAL_TIM_ConfigClockSource+0x15a>
 8002f74:	2b20      	cmp	r3, #32
 8002f76:	d867      	bhi.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d05c      	beq.n	8003036 <HAL_TIM_ConfigClockSource+0x15a>
 8002f7c:	2b10      	cmp	r3, #16
 8002f7e:	d05a      	beq.n	8003036 <HAL_TIM_ConfigClockSource+0x15a>
 8002f80:	e062      	b.n	8003048 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f92:	f000 fa66 	bl	8003462 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002fa4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	609a      	str	r2, [r3, #8]
      break;
 8002fae:	e04f      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002fc0:	f000 fa4f 	bl	8003462 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fd2:	609a      	str	r2, [r3, #8]
      break;
 8002fd4:	e03c      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f000 f9c3 	bl	800336e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2150      	movs	r1, #80	@ 0x50
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fa1c 	bl	800342c <TIM_ITRx_SetConfig>
      break;
 8002ff4:	e02c      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003002:	461a      	mov	r2, r3
 8003004:	f000 f9e2 	bl	80033cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2160      	movs	r1, #96	@ 0x60
 800300e:	4618      	mov	r0, r3
 8003010:	f000 fa0c 	bl	800342c <TIM_ITRx_SetConfig>
      break;
 8003014:	e01c      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003022:	461a      	mov	r2, r3
 8003024:	f000 f9a3 	bl	800336e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2140      	movs	r1, #64	@ 0x40
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f9fc 	bl	800342c <TIM_ITRx_SetConfig>
      break;
 8003034:	e00c      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4619      	mov	r1, r3
 8003040:	4610      	mov	r0, r2
 8003042:	f000 f9f3 	bl	800342c <TIM_ITRx_SetConfig>
      break;
 8003046:	e003      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
      break;
 800304c:	e000      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800304e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003060:	7bfb      	ldrb	r3, [r7, #15]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800307a:	2b01      	cmp	r3, #1
 800307c:	d101      	bne.n	8003082 <HAL_TIM_SlaveConfigSynchro+0x18>
 800307e:	2302      	movs	r3, #2
 8003080:	e031      	b.n	80030e6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2202      	movs	r2, #2
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003092:	6839      	ldr	r1, [r7, #0]
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f8d9 	bl	800324c <TIM_SlaveTimer_SetConfig>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d009      	beq.n	80030b4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e018      	b.n	80030e6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030c2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80030d2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030f6:	bf00      	nop
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
	...

08003140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a37      	ldr	r2, [pc, #220]	@ (8003230 <TIM_Base_SetConfig+0xf0>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d00f      	beq.n	8003178 <TIM_Base_SetConfig+0x38>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800315e:	d00b      	beq.n	8003178 <TIM_Base_SetConfig+0x38>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a34      	ldr	r2, [pc, #208]	@ (8003234 <TIM_Base_SetConfig+0xf4>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d007      	beq.n	8003178 <TIM_Base_SetConfig+0x38>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a33      	ldr	r2, [pc, #204]	@ (8003238 <TIM_Base_SetConfig+0xf8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d003      	beq.n	8003178 <TIM_Base_SetConfig+0x38>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a32      	ldr	r2, [pc, #200]	@ (800323c <TIM_Base_SetConfig+0xfc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d108      	bne.n	800318a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800317e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	4313      	orrs	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a28      	ldr	r2, [pc, #160]	@ (8003230 <TIM_Base_SetConfig+0xf0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d01b      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003198:	d017      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a25      	ldr	r2, [pc, #148]	@ (8003234 <TIM_Base_SetConfig+0xf4>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d013      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a24      	ldr	r2, [pc, #144]	@ (8003238 <TIM_Base_SetConfig+0xf8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d00f      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a23      	ldr	r2, [pc, #140]	@ (800323c <TIM_Base_SetConfig+0xfc>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00b      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a22      	ldr	r2, [pc, #136]	@ (8003240 <TIM_Base_SetConfig+0x100>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d007      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a21      	ldr	r2, [pc, #132]	@ (8003244 <TIM_Base_SetConfig+0x104>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d003      	beq.n	80031ca <TIM_Base_SetConfig+0x8a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a20      	ldr	r2, [pc, #128]	@ (8003248 <TIM_Base_SetConfig+0x108>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d108      	bne.n	80031dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4313      	orrs	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a0c      	ldr	r2, [pc, #48]	@ (8003230 <TIM_Base_SetConfig+0xf0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d103      	bne.n	800320a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	691a      	ldr	r2, [r3, #16]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f043 0204 	orr.w	r2, r3, #4
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	601a      	str	r2, [r3, #0]
}
 8003222:	bf00      	nop
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	40010000 	.word	0x40010000
 8003234:	40000400 	.word	0x40000400
 8003238:	40000800 	.word	0x40000800
 800323c:	40000c00 	.word	0x40000c00
 8003240:	40014000 	.word	0x40014000
 8003244:	40014400 	.word	0x40014400
 8003248:	40014800 	.word	0x40014800

0800324c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003268:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4313      	orrs	r3, r2
 8003272:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	f023 0307 	bic.w	r3, r3, #7
 800327a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4313      	orrs	r3, r2
 8003284:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b70      	cmp	r3, #112	@ 0x70
 8003294:	d01a      	beq.n	80032cc <TIM_SlaveTimer_SetConfig+0x80>
 8003296:	2b70      	cmp	r3, #112	@ 0x70
 8003298:	d860      	bhi.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
 800329a:	2b60      	cmp	r3, #96	@ 0x60
 800329c:	d054      	beq.n	8003348 <TIM_SlaveTimer_SetConfig+0xfc>
 800329e:	2b60      	cmp	r3, #96	@ 0x60
 80032a0:	d85c      	bhi.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
 80032a2:	2b50      	cmp	r3, #80	@ 0x50
 80032a4:	d046      	beq.n	8003334 <TIM_SlaveTimer_SetConfig+0xe8>
 80032a6:	2b50      	cmp	r3, #80	@ 0x50
 80032a8:	d858      	bhi.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
 80032aa:	2b40      	cmp	r3, #64	@ 0x40
 80032ac:	d019      	beq.n	80032e2 <TIM_SlaveTimer_SetConfig+0x96>
 80032ae:	2b40      	cmp	r3, #64	@ 0x40
 80032b0:	d854      	bhi.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
 80032b2:	2b30      	cmp	r3, #48	@ 0x30
 80032b4:	d055      	beq.n	8003362 <TIM_SlaveTimer_SetConfig+0x116>
 80032b6:	2b30      	cmp	r3, #48	@ 0x30
 80032b8:	d850      	bhi.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d051      	beq.n	8003362 <TIM_SlaveTimer_SetConfig+0x116>
 80032be:	2b20      	cmp	r3, #32
 80032c0:	d84c      	bhi.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d04d      	beq.n	8003362 <TIM_SlaveTimer_SetConfig+0x116>
 80032c6:	2b10      	cmp	r3, #16
 80032c8:	d04b      	beq.n	8003362 <TIM_SlaveTimer_SetConfig+0x116>
 80032ca:	e047      	b.n	800335c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80032dc:	f000 f8c1 	bl	8003462 <TIM_ETR_SetConfig>
      break;
 80032e0:	e040      	b.n	8003364 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b05      	cmp	r3, #5
 80032e8:	d101      	bne.n	80032ee <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e03b      	b.n	8003366 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6a1a      	ldr	r2, [r3, #32]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0201 	bic.w	r2, r2, #1
 8003304:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003314:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	4313      	orrs	r3, r2
 8003320:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	621a      	str	r2, [r3, #32]
      break;
 8003332:	e017      	b.n	8003364 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003340:	461a      	mov	r2, r3
 8003342:	f000 f814 	bl	800336e <TIM_TI1_ConfigInputStage>
      break;
 8003346:	e00d      	b.n	8003364 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003354:	461a      	mov	r2, r3
 8003356:	f000 f839 	bl	80033cc <TIM_TI2_ConfigInputStage>
      break;
 800335a:	e003      	b.n	8003364 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	75fb      	strb	r3, [r7, #23]
      break;
 8003360:	e000      	b.n	8003364 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003362:	bf00      	nop
  }

  return status;
 8003364:	7dfb      	ldrb	r3, [r7, #23]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800336e:	b480      	push	{r7}
 8003370:	b087      	sub	sp, #28
 8003372:	af00      	add	r7, sp, #0
 8003374:	60f8      	str	r0, [r7, #12]
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	f023 0201 	bic.w	r2, r3, #1
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003398:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f023 030a 	bic.w	r3, r3, #10
 80033aa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	621a      	str	r2, [r3, #32]
}
 80033c0:	bf00      	nop
 80033c2:	371c      	adds	r7, #28
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f023 0210 	bic.w	r2, r3, #16
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	031b      	lsls	r3, r3, #12
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003408:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	621a      	str	r2, [r3, #32]
}
 8003420:	bf00      	nop
 8003422:	371c      	adds	r7, #28
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003442:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4313      	orrs	r3, r2
 800344a:	f043 0307 	orr.w	r3, r3, #7
 800344e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	609a      	str	r2, [r3, #8]
}
 8003456:	bf00      	nop
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003462:	b480      	push	{r7}
 8003464:	b087      	sub	sp, #28
 8003466:	af00      	add	r7, sp, #0
 8003468:	60f8      	str	r0, [r7, #12]
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	607a      	str	r2, [r7, #4]
 800346e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800347c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	021a      	lsls	r2, r3, #8
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	431a      	orrs	r2, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	4313      	orrs	r3, r2
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	609a      	str	r2, [r3, #8]
}
 8003496:	bf00      	nop
 8003498:	371c      	adds	r7, #28
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
	...

080034a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e050      	b.n	800355e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a1c      	ldr	r2, [pc, #112]	@ (800356c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003508:	d013      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a18      	ldr	r2, [pc, #96]	@ (8003570 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a16      	ldr	r2, [pc, #88]	@ (8003574 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a15      	ldr	r2, [pc, #84]	@ (8003578 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a13      	ldr	r2, [pc, #76]	@ (800357c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d10c      	bne.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003538:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	4313      	orrs	r3, r2
 8003542:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40010000 	.word	0x40010000
 8003570:	40000400 	.word	0x40000400
 8003574:	40000800 	.word	0x40000800
 8003578:	40000c00 	.word	0x40000c00
 800357c:	40014000 	.word	0x40014000

08003580 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <rand>:
 80035a8:	4b16      	ldr	r3, [pc, #88]	@ (8003604 <rand+0x5c>)
 80035aa:	b510      	push	{r4, lr}
 80035ac:	681c      	ldr	r4, [r3, #0]
 80035ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80035b0:	b9b3      	cbnz	r3, 80035e0 <rand+0x38>
 80035b2:	2018      	movs	r0, #24
 80035b4:	f000 fa20 	bl	80039f8 <malloc>
 80035b8:	4602      	mov	r2, r0
 80035ba:	6320      	str	r0, [r4, #48]	@ 0x30
 80035bc:	b920      	cbnz	r0, 80035c8 <rand+0x20>
 80035be:	4b12      	ldr	r3, [pc, #72]	@ (8003608 <rand+0x60>)
 80035c0:	4812      	ldr	r0, [pc, #72]	@ (800360c <rand+0x64>)
 80035c2:	2152      	movs	r1, #82	@ 0x52
 80035c4:	f000 f9b0 	bl	8003928 <__assert_func>
 80035c8:	4911      	ldr	r1, [pc, #68]	@ (8003610 <rand+0x68>)
 80035ca:	4b12      	ldr	r3, [pc, #72]	@ (8003614 <rand+0x6c>)
 80035cc:	e9c0 1300 	strd	r1, r3, [r0]
 80035d0:	4b11      	ldr	r3, [pc, #68]	@ (8003618 <rand+0x70>)
 80035d2:	6083      	str	r3, [r0, #8]
 80035d4:	230b      	movs	r3, #11
 80035d6:	8183      	strh	r3, [r0, #12]
 80035d8:	2100      	movs	r1, #0
 80035da:	2001      	movs	r0, #1
 80035dc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80035e0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80035e2:	480e      	ldr	r0, [pc, #56]	@ (800361c <rand+0x74>)
 80035e4:	690b      	ldr	r3, [r1, #16]
 80035e6:	694c      	ldr	r4, [r1, #20]
 80035e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003620 <rand+0x78>)
 80035ea:	4358      	muls	r0, r3
 80035ec:	fb02 0004 	mla	r0, r2, r4, r0
 80035f0:	fba3 3202 	umull	r3, r2, r3, r2
 80035f4:	3301      	adds	r3, #1
 80035f6:	eb40 0002 	adc.w	r0, r0, r2
 80035fa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80035fe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003602:	bd10      	pop	{r4, pc}
 8003604:	20000018 	.word	0x20000018
 8003608:	08004588 	.word	0x08004588
 800360c:	0800459f 	.word	0x0800459f
 8003610:	abcd330e 	.word	0xabcd330e
 8003614:	e66d1234 	.word	0xe66d1234
 8003618:	0005deec 	.word	0x0005deec
 800361c:	5851f42d 	.word	0x5851f42d
 8003620:	4c957f2d 	.word	0x4c957f2d

08003624 <std>:
 8003624:	2300      	movs	r3, #0
 8003626:	b510      	push	{r4, lr}
 8003628:	4604      	mov	r4, r0
 800362a:	e9c0 3300 	strd	r3, r3, [r0]
 800362e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003632:	6083      	str	r3, [r0, #8]
 8003634:	8181      	strh	r1, [r0, #12]
 8003636:	6643      	str	r3, [r0, #100]	@ 0x64
 8003638:	81c2      	strh	r2, [r0, #14]
 800363a:	6183      	str	r3, [r0, #24]
 800363c:	4619      	mov	r1, r3
 800363e:	2208      	movs	r2, #8
 8003640:	305c      	adds	r0, #92	@ 0x5c
 8003642:	f000 f8f4 	bl	800382e <memset>
 8003646:	4b0d      	ldr	r3, [pc, #52]	@ (800367c <std+0x58>)
 8003648:	6263      	str	r3, [r4, #36]	@ 0x24
 800364a:	4b0d      	ldr	r3, [pc, #52]	@ (8003680 <std+0x5c>)
 800364c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <std+0x60>)
 8003650:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003652:	4b0d      	ldr	r3, [pc, #52]	@ (8003688 <std+0x64>)
 8003654:	6323      	str	r3, [r4, #48]	@ 0x30
 8003656:	4b0d      	ldr	r3, [pc, #52]	@ (800368c <std+0x68>)
 8003658:	6224      	str	r4, [r4, #32]
 800365a:	429c      	cmp	r4, r3
 800365c:	d006      	beq.n	800366c <std+0x48>
 800365e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003662:	4294      	cmp	r4, r2
 8003664:	d002      	beq.n	800366c <std+0x48>
 8003666:	33d0      	adds	r3, #208	@ 0xd0
 8003668:	429c      	cmp	r4, r3
 800366a:	d105      	bne.n	8003678 <std+0x54>
 800366c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003674:	f000 b954 	b.w	8003920 <__retarget_lock_init_recursive>
 8003678:	bd10      	pop	{r4, pc}
 800367a:	bf00      	nop
 800367c:	080037a9 	.word	0x080037a9
 8003680:	080037cb 	.word	0x080037cb
 8003684:	08003803 	.word	0x08003803
 8003688:	08003827 	.word	0x08003827
 800368c:	20000138 	.word	0x20000138

08003690 <stdio_exit_handler>:
 8003690:	4a02      	ldr	r2, [pc, #8]	@ (800369c <stdio_exit_handler+0xc>)
 8003692:	4903      	ldr	r1, [pc, #12]	@ (80036a0 <stdio_exit_handler+0x10>)
 8003694:	4803      	ldr	r0, [pc, #12]	@ (80036a4 <stdio_exit_handler+0x14>)
 8003696:	f000 b869 	b.w	800376c <_fwalk_sglue>
 800369a:	bf00      	nop
 800369c:	2000000c 	.word	0x2000000c
 80036a0:	08003c6d 	.word	0x08003c6d
 80036a4:	2000001c 	.word	0x2000001c

080036a8 <cleanup_stdio>:
 80036a8:	6841      	ldr	r1, [r0, #4]
 80036aa:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <cleanup_stdio+0x34>)
 80036ac:	4299      	cmp	r1, r3
 80036ae:	b510      	push	{r4, lr}
 80036b0:	4604      	mov	r4, r0
 80036b2:	d001      	beq.n	80036b8 <cleanup_stdio+0x10>
 80036b4:	f000 fada 	bl	8003c6c <_fflush_r>
 80036b8:	68a1      	ldr	r1, [r4, #8]
 80036ba:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <cleanup_stdio+0x38>)
 80036bc:	4299      	cmp	r1, r3
 80036be:	d002      	beq.n	80036c6 <cleanup_stdio+0x1e>
 80036c0:	4620      	mov	r0, r4
 80036c2:	f000 fad3 	bl	8003c6c <_fflush_r>
 80036c6:	68e1      	ldr	r1, [r4, #12]
 80036c8:	4b06      	ldr	r3, [pc, #24]	@ (80036e4 <cleanup_stdio+0x3c>)
 80036ca:	4299      	cmp	r1, r3
 80036cc:	d004      	beq.n	80036d8 <cleanup_stdio+0x30>
 80036ce:	4620      	mov	r0, r4
 80036d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036d4:	f000 baca 	b.w	8003c6c <_fflush_r>
 80036d8:	bd10      	pop	{r4, pc}
 80036da:	bf00      	nop
 80036dc:	20000138 	.word	0x20000138
 80036e0:	200001a0 	.word	0x200001a0
 80036e4:	20000208 	.word	0x20000208

080036e8 <global_stdio_init.part.0>:
 80036e8:	b510      	push	{r4, lr}
 80036ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003718 <global_stdio_init.part.0+0x30>)
 80036ec:	4c0b      	ldr	r4, [pc, #44]	@ (800371c <global_stdio_init.part.0+0x34>)
 80036ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003720 <global_stdio_init.part.0+0x38>)
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	4620      	mov	r0, r4
 80036f4:	2200      	movs	r2, #0
 80036f6:	2104      	movs	r1, #4
 80036f8:	f7ff ff94 	bl	8003624 <std>
 80036fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003700:	2201      	movs	r2, #1
 8003702:	2109      	movs	r1, #9
 8003704:	f7ff ff8e 	bl	8003624 <std>
 8003708:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800370c:	2202      	movs	r2, #2
 800370e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003712:	2112      	movs	r1, #18
 8003714:	f7ff bf86 	b.w	8003624 <std>
 8003718:	20000270 	.word	0x20000270
 800371c:	20000138 	.word	0x20000138
 8003720:	08003691 	.word	0x08003691

08003724 <__sfp_lock_acquire>:
 8003724:	4801      	ldr	r0, [pc, #4]	@ (800372c <__sfp_lock_acquire+0x8>)
 8003726:	f000 b8fc 	b.w	8003922 <__retarget_lock_acquire_recursive>
 800372a:	bf00      	nop
 800372c:	20000279 	.word	0x20000279

08003730 <__sfp_lock_release>:
 8003730:	4801      	ldr	r0, [pc, #4]	@ (8003738 <__sfp_lock_release+0x8>)
 8003732:	f000 b8f7 	b.w	8003924 <__retarget_lock_release_recursive>
 8003736:	bf00      	nop
 8003738:	20000279 	.word	0x20000279

0800373c <__sinit>:
 800373c:	b510      	push	{r4, lr}
 800373e:	4604      	mov	r4, r0
 8003740:	f7ff fff0 	bl	8003724 <__sfp_lock_acquire>
 8003744:	6a23      	ldr	r3, [r4, #32]
 8003746:	b11b      	cbz	r3, 8003750 <__sinit+0x14>
 8003748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800374c:	f7ff bff0 	b.w	8003730 <__sfp_lock_release>
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <__sinit+0x28>)
 8003752:	6223      	str	r3, [r4, #32]
 8003754:	4b04      	ldr	r3, [pc, #16]	@ (8003768 <__sinit+0x2c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1f5      	bne.n	8003748 <__sinit+0xc>
 800375c:	f7ff ffc4 	bl	80036e8 <global_stdio_init.part.0>
 8003760:	e7f2      	b.n	8003748 <__sinit+0xc>
 8003762:	bf00      	nop
 8003764:	080036a9 	.word	0x080036a9
 8003768:	20000270 	.word	0x20000270

0800376c <_fwalk_sglue>:
 800376c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003770:	4607      	mov	r7, r0
 8003772:	4688      	mov	r8, r1
 8003774:	4614      	mov	r4, r2
 8003776:	2600      	movs	r6, #0
 8003778:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800377c:	f1b9 0901 	subs.w	r9, r9, #1
 8003780:	d505      	bpl.n	800378e <_fwalk_sglue+0x22>
 8003782:	6824      	ldr	r4, [r4, #0]
 8003784:	2c00      	cmp	r4, #0
 8003786:	d1f7      	bne.n	8003778 <_fwalk_sglue+0xc>
 8003788:	4630      	mov	r0, r6
 800378a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800378e:	89ab      	ldrh	r3, [r5, #12]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d907      	bls.n	80037a4 <_fwalk_sglue+0x38>
 8003794:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003798:	3301      	adds	r3, #1
 800379a:	d003      	beq.n	80037a4 <_fwalk_sglue+0x38>
 800379c:	4629      	mov	r1, r5
 800379e:	4638      	mov	r0, r7
 80037a0:	47c0      	blx	r8
 80037a2:	4306      	orrs	r6, r0
 80037a4:	3568      	adds	r5, #104	@ 0x68
 80037a6:	e7e9      	b.n	800377c <_fwalk_sglue+0x10>

080037a8 <__sread>:
 80037a8:	b510      	push	{r4, lr}
 80037aa:	460c      	mov	r4, r1
 80037ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037b0:	f000 f868 	bl	8003884 <_read_r>
 80037b4:	2800      	cmp	r0, #0
 80037b6:	bfab      	itete	ge
 80037b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80037ba:	89a3      	ldrhlt	r3, [r4, #12]
 80037bc:	181b      	addge	r3, r3, r0
 80037be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80037c2:	bfac      	ite	ge
 80037c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80037c6:	81a3      	strhlt	r3, [r4, #12]
 80037c8:	bd10      	pop	{r4, pc}

080037ca <__swrite>:
 80037ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037ce:	461f      	mov	r7, r3
 80037d0:	898b      	ldrh	r3, [r1, #12]
 80037d2:	05db      	lsls	r3, r3, #23
 80037d4:	4605      	mov	r5, r0
 80037d6:	460c      	mov	r4, r1
 80037d8:	4616      	mov	r6, r2
 80037da:	d505      	bpl.n	80037e8 <__swrite+0x1e>
 80037dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e0:	2302      	movs	r3, #2
 80037e2:	2200      	movs	r2, #0
 80037e4:	f000 f83c 	bl	8003860 <_lseek_r>
 80037e8:	89a3      	ldrh	r3, [r4, #12]
 80037ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037f2:	81a3      	strh	r3, [r4, #12]
 80037f4:	4632      	mov	r2, r6
 80037f6:	463b      	mov	r3, r7
 80037f8:	4628      	mov	r0, r5
 80037fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037fe:	f000 b853 	b.w	80038a8 <_write_r>

08003802 <__sseek>:
 8003802:	b510      	push	{r4, lr}
 8003804:	460c      	mov	r4, r1
 8003806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800380a:	f000 f829 	bl	8003860 <_lseek_r>
 800380e:	1c43      	adds	r3, r0, #1
 8003810:	89a3      	ldrh	r3, [r4, #12]
 8003812:	bf15      	itete	ne
 8003814:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003816:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800381a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800381e:	81a3      	strheq	r3, [r4, #12]
 8003820:	bf18      	it	ne
 8003822:	81a3      	strhne	r3, [r4, #12]
 8003824:	bd10      	pop	{r4, pc}

08003826 <__sclose>:
 8003826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800382a:	f000 b809 	b.w	8003840 <_close_r>

0800382e <memset>:
 800382e:	4402      	add	r2, r0
 8003830:	4603      	mov	r3, r0
 8003832:	4293      	cmp	r3, r2
 8003834:	d100      	bne.n	8003838 <memset+0xa>
 8003836:	4770      	bx	lr
 8003838:	f803 1b01 	strb.w	r1, [r3], #1
 800383c:	e7f9      	b.n	8003832 <memset+0x4>
	...

08003840 <_close_r>:
 8003840:	b538      	push	{r3, r4, r5, lr}
 8003842:	4d06      	ldr	r5, [pc, #24]	@ (800385c <_close_r+0x1c>)
 8003844:	2300      	movs	r3, #0
 8003846:	4604      	mov	r4, r0
 8003848:	4608      	mov	r0, r1
 800384a:	602b      	str	r3, [r5, #0]
 800384c:	f7fd fbd4 	bl	8000ff8 <_close>
 8003850:	1c43      	adds	r3, r0, #1
 8003852:	d102      	bne.n	800385a <_close_r+0x1a>
 8003854:	682b      	ldr	r3, [r5, #0]
 8003856:	b103      	cbz	r3, 800385a <_close_r+0x1a>
 8003858:	6023      	str	r3, [r4, #0]
 800385a:	bd38      	pop	{r3, r4, r5, pc}
 800385c:	20000274 	.word	0x20000274

08003860 <_lseek_r>:
 8003860:	b538      	push	{r3, r4, r5, lr}
 8003862:	4d07      	ldr	r5, [pc, #28]	@ (8003880 <_lseek_r+0x20>)
 8003864:	4604      	mov	r4, r0
 8003866:	4608      	mov	r0, r1
 8003868:	4611      	mov	r1, r2
 800386a:	2200      	movs	r2, #0
 800386c:	602a      	str	r2, [r5, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	f7fd fbe9 	bl	8001046 <_lseek>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_lseek_r+0x1e>
 8003878:	682b      	ldr	r3, [r5, #0]
 800387a:	b103      	cbz	r3, 800387e <_lseek_r+0x1e>
 800387c:	6023      	str	r3, [r4, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	20000274 	.word	0x20000274

08003884 <_read_r>:
 8003884:	b538      	push	{r3, r4, r5, lr}
 8003886:	4d07      	ldr	r5, [pc, #28]	@ (80038a4 <_read_r+0x20>)
 8003888:	4604      	mov	r4, r0
 800388a:	4608      	mov	r0, r1
 800388c:	4611      	mov	r1, r2
 800388e:	2200      	movs	r2, #0
 8003890:	602a      	str	r2, [r5, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	f7fd fb77 	bl	8000f86 <_read>
 8003898:	1c43      	adds	r3, r0, #1
 800389a:	d102      	bne.n	80038a2 <_read_r+0x1e>
 800389c:	682b      	ldr	r3, [r5, #0]
 800389e:	b103      	cbz	r3, 80038a2 <_read_r+0x1e>
 80038a0:	6023      	str	r3, [r4, #0]
 80038a2:	bd38      	pop	{r3, r4, r5, pc}
 80038a4:	20000274 	.word	0x20000274

080038a8 <_write_r>:
 80038a8:	b538      	push	{r3, r4, r5, lr}
 80038aa:	4d07      	ldr	r5, [pc, #28]	@ (80038c8 <_write_r+0x20>)
 80038ac:	4604      	mov	r4, r0
 80038ae:	4608      	mov	r0, r1
 80038b0:	4611      	mov	r1, r2
 80038b2:	2200      	movs	r2, #0
 80038b4:	602a      	str	r2, [r5, #0]
 80038b6:	461a      	mov	r2, r3
 80038b8:	f7fd fb82 	bl	8000fc0 <_write>
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d102      	bne.n	80038c6 <_write_r+0x1e>
 80038c0:	682b      	ldr	r3, [r5, #0]
 80038c2:	b103      	cbz	r3, 80038c6 <_write_r+0x1e>
 80038c4:	6023      	str	r3, [r4, #0]
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	20000274 	.word	0x20000274

080038cc <__errno>:
 80038cc:	4b01      	ldr	r3, [pc, #4]	@ (80038d4 <__errno+0x8>)
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	20000018 	.word	0x20000018

080038d8 <__libc_init_array>:
 80038d8:	b570      	push	{r4, r5, r6, lr}
 80038da:	4d0d      	ldr	r5, [pc, #52]	@ (8003910 <__libc_init_array+0x38>)
 80038dc:	4c0d      	ldr	r4, [pc, #52]	@ (8003914 <__libc_init_array+0x3c>)
 80038de:	1b64      	subs	r4, r4, r5
 80038e0:	10a4      	asrs	r4, r4, #2
 80038e2:	2600      	movs	r6, #0
 80038e4:	42a6      	cmp	r6, r4
 80038e6:	d109      	bne.n	80038fc <__libc_init_array+0x24>
 80038e8:	4d0b      	ldr	r5, [pc, #44]	@ (8003918 <__libc_init_array+0x40>)
 80038ea:	4c0c      	ldr	r4, [pc, #48]	@ (800391c <__libc_init_array+0x44>)
 80038ec:	f000 fe38 	bl	8004560 <_init>
 80038f0:	1b64      	subs	r4, r4, r5
 80038f2:	10a4      	asrs	r4, r4, #2
 80038f4:	2600      	movs	r6, #0
 80038f6:	42a6      	cmp	r6, r4
 80038f8:	d105      	bne.n	8003906 <__libc_init_array+0x2e>
 80038fa:	bd70      	pop	{r4, r5, r6, pc}
 80038fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003900:	4798      	blx	r3
 8003902:	3601      	adds	r6, #1
 8003904:	e7ee      	b.n	80038e4 <__libc_init_array+0xc>
 8003906:	f855 3b04 	ldr.w	r3, [r5], #4
 800390a:	4798      	blx	r3
 800390c:	3601      	adds	r6, #1
 800390e:	e7f2      	b.n	80038f6 <__libc_init_array+0x1e>
 8003910:	08004670 	.word	0x08004670
 8003914:	08004670 	.word	0x08004670
 8003918:	08004670 	.word	0x08004670
 800391c:	08004674 	.word	0x08004674

08003920 <__retarget_lock_init_recursive>:
 8003920:	4770      	bx	lr

08003922 <__retarget_lock_acquire_recursive>:
 8003922:	4770      	bx	lr

08003924 <__retarget_lock_release_recursive>:
 8003924:	4770      	bx	lr
	...

08003928 <__assert_func>:
 8003928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800392a:	4614      	mov	r4, r2
 800392c:	461a      	mov	r2, r3
 800392e:	4b09      	ldr	r3, [pc, #36]	@ (8003954 <__assert_func+0x2c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4605      	mov	r5, r0
 8003934:	68d8      	ldr	r0, [r3, #12]
 8003936:	b14c      	cbz	r4, 800394c <__assert_func+0x24>
 8003938:	4b07      	ldr	r3, [pc, #28]	@ (8003958 <__assert_func+0x30>)
 800393a:	9100      	str	r1, [sp, #0]
 800393c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003940:	4906      	ldr	r1, [pc, #24]	@ (800395c <__assert_func+0x34>)
 8003942:	462b      	mov	r3, r5
 8003944:	f000 f9ba 	bl	8003cbc <fiprintf>
 8003948:	f000 f9da 	bl	8003d00 <abort>
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <__assert_func+0x38>)
 800394e:	461c      	mov	r4, r3
 8003950:	e7f3      	b.n	800393a <__assert_func+0x12>
 8003952:	bf00      	nop
 8003954:	20000018 	.word	0x20000018
 8003958:	080045f7 	.word	0x080045f7
 800395c:	08004604 	.word	0x08004604
 8003960:	08004632 	.word	0x08004632

08003964 <_free_r>:
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4605      	mov	r5, r0
 8003968:	2900      	cmp	r1, #0
 800396a:	d041      	beq.n	80039f0 <_free_r+0x8c>
 800396c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003970:	1f0c      	subs	r4, r1, #4
 8003972:	2b00      	cmp	r3, #0
 8003974:	bfb8      	it	lt
 8003976:	18e4      	addlt	r4, r4, r3
 8003978:	f000 f8e8 	bl	8003b4c <__malloc_lock>
 800397c:	4a1d      	ldr	r2, [pc, #116]	@ (80039f4 <_free_r+0x90>)
 800397e:	6813      	ldr	r3, [r2, #0]
 8003980:	b933      	cbnz	r3, 8003990 <_free_r+0x2c>
 8003982:	6063      	str	r3, [r4, #4]
 8003984:	6014      	str	r4, [r2, #0]
 8003986:	4628      	mov	r0, r5
 8003988:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800398c:	f000 b8e4 	b.w	8003b58 <__malloc_unlock>
 8003990:	42a3      	cmp	r3, r4
 8003992:	d908      	bls.n	80039a6 <_free_r+0x42>
 8003994:	6820      	ldr	r0, [r4, #0]
 8003996:	1821      	adds	r1, r4, r0
 8003998:	428b      	cmp	r3, r1
 800399a:	bf01      	itttt	eq
 800399c:	6819      	ldreq	r1, [r3, #0]
 800399e:	685b      	ldreq	r3, [r3, #4]
 80039a0:	1809      	addeq	r1, r1, r0
 80039a2:	6021      	streq	r1, [r4, #0]
 80039a4:	e7ed      	b.n	8003982 <_free_r+0x1e>
 80039a6:	461a      	mov	r2, r3
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	b10b      	cbz	r3, 80039b0 <_free_r+0x4c>
 80039ac:	42a3      	cmp	r3, r4
 80039ae:	d9fa      	bls.n	80039a6 <_free_r+0x42>
 80039b0:	6811      	ldr	r1, [r2, #0]
 80039b2:	1850      	adds	r0, r2, r1
 80039b4:	42a0      	cmp	r0, r4
 80039b6:	d10b      	bne.n	80039d0 <_free_r+0x6c>
 80039b8:	6820      	ldr	r0, [r4, #0]
 80039ba:	4401      	add	r1, r0
 80039bc:	1850      	adds	r0, r2, r1
 80039be:	4283      	cmp	r3, r0
 80039c0:	6011      	str	r1, [r2, #0]
 80039c2:	d1e0      	bne.n	8003986 <_free_r+0x22>
 80039c4:	6818      	ldr	r0, [r3, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	6053      	str	r3, [r2, #4]
 80039ca:	4408      	add	r0, r1
 80039cc:	6010      	str	r0, [r2, #0]
 80039ce:	e7da      	b.n	8003986 <_free_r+0x22>
 80039d0:	d902      	bls.n	80039d8 <_free_r+0x74>
 80039d2:	230c      	movs	r3, #12
 80039d4:	602b      	str	r3, [r5, #0]
 80039d6:	e7d6      	b.n	8003986 <_free_r+0x22>
 80039d8:	6820      	ldr	r0, [r4, #0]
 80039da:	1821      	adds	r1, r4, r0
 80039dc:	428b      	cmp	r3, r1
 80039de:	bf04      	itt	eq
 80039e0:	6819      	ldreq	r1, [r3, #0]
 80039e2:	685b      	ldreq	r3, [r3, #4]
 80039e4:	6063      	str	r3, [r4, #4]
 80039e6:	bf04      	itt	eq
 80039e8:	1809      	addeq	r1, r1, r0
 80039ea:	6021      	streq	r1, [r4, #0]
 80039ec:	6054      	str	r4, [r2, #4]
 80039ee:	e7ca      	b.n	8003986 <_free_r+0x22>
 80039f0:	bd38      	pop	{r3, r4, r5, pc}
 80039f2:	bf00      	nop
 80039f4:	20000280 	.word	0x20000280

080039f8 <malloc>:
 80039f8:	4b02      	ldr	r3, [pc, #8]	@ (8003a04 <malloc+0xc>)
 80039fa:	4601      	mov	r1, r0
 80039fc:	6818      	ldr	r0, [r3, #0]
 80039fe:	f000 b825 	b.w	8003a4c <_malloc_r>
 8003a02:	bf00      	nop
 8003a04:	20000018 	.word	0x20000018

08003a08 <sbrk_aligned>:
 8003a08:	b570      	push	{r4, r5, r6, lr}
 8003a0a:	4e0f      	ldr	r6, [pc, #60]	@ (8003a48 <sbrk_aligned+0x40>)
 8003a0c:	460c      	mov	r4, r1
 8003a0e:	6831      	ldr	r1, [r6, #0]
 8003a10:	4605      	mov	r5, r0
 8003a12:	b911      	cbnz	r1, 8003a1a <sbrk_aligned+0x12>
 8003a14:	f000 f964 	bl	8003ce0 <_sbrk_r>
 8003a18:	6030      	str	r0, [r6, #0]
 8003a1a:	4621      	mov	r1, r4
 8003a1c:	4628      	mov	r0, r5
 8003a1e:	f000 f95f 	bl	8003ce0 <_sbrk_r>
 8003a22:	1c43      	adds	r3, r0, #1
 8003a24:	d103      	bne.n	8003a2e <sbrk_aligned+0x26>
 8003a26:	f04f 34ff 	mov.w	r4, #4294967295
 8003a2a:	4620      	mov	r0, r4
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}
 8003a2e:	1cc4      	adds	r4, r0, #3
 8003a30:	f024 0403 	bic.w	r4, r4, #3
 8003a34:	42a0      	cmp	r0, r4
 8003a36:	d0f8      	beq.n	8003a2a <sbrk_aligned+0x22>
 8003a38:	1a21      	subs	r1, r4, r0
 8003a3a:	4628      	mov	r0, r5
 8003a3c:	f000 f950 	bl	8003ce0 <_sbrk_r>
 8003a40:	3001      	adds	r0, #1
 8003a42:	d1f2      	bne.n	8003a2a <sbrk_aligned+0x22>
 8003a44:	e7ef      	b.n	8003a26 <sbrk_aligned+0x1e>
 8003a46:	bf00      	nop
 8003a48:	2000027c 	.word	0x2000027c

08003a4c <_malloc_r>:
 8003a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a50:	1ccd      	adds	r5, r1, #3
 8003a52:	f025 0503 	bic.w	r5, r5, #3
 8003a56:	3508      	adds	r5, #8
 8003a58:	2d0c      	cmp	r5, #12
 8003a5a:	bf38      	it	cc
 8003a5c:	250c      	movcc	r5, #12
 8003a5e:	2d00      	cmp	r5, #0
 8003a60:	4606      	mov	r6, r0
 8003a62:	db01      	blt.n	8003a68 <_malloc_r+0x1c>
 8003a64:	42a9      	cmp	r1, r5
 8003a66:	d904      	bls.n	8003a72 <_malloc_r+0x26>
 8003a68:	230c      	movs	r3, #12
 8003a6a:	6033      	str	r3, [r6, #0]
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b48 <_malloc_r+0xfc>
 8003a76:	f000 f869 	bl	8003b4c <__malloc_lock>
 8003a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a7e:	461c      	mov	r4, r3
 8003a80:	bb44      	cbnz	r4, 8003ad4 <_malloc_r+0x88>
 8003a82:	4629      	mov	r1, r5
 8003a84:	4630      	mov	r0, r6
 8003a86:	f7ff ffbf 	bl	8003a08 <sbrk_aligned>
 8003a8a:	1c43      	adds	r3, r0, #1
 8003a8c:	4604      	mov	r4, r0
 8003a8e:	d158      	bne.n	8003b42 <_malloc_r+0xf6>
 8003a90:	f8d8 4000 	ldr.w	r4, [r8]
 8003a94:	4627      	mov	r7, r4
 8003a96:	2f00      	cmp	r7, #0
 8003a98:	d143      	bne.n	8003b22 <_malloc_r+0xd6>
 8003a9a:	2c00      	cmp	r4, #0
 8003a9c:	d04b      	beq.n	8003b36 <_malloc_r+0xea>
 8003a9e:	6823      	ldr	r3, [r4, #0]
 8003aa0:	4639      	mov	r1, r7
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	eb04 0903 	add.w	r9, r4, r3
 8003aa8:	f000 f91a 	bl	8003ce0 <_sbrk_r>
 8003aac:	4581      	cmp	r9, r0
 8003aae:	d142      	bne.n	8003b36 <_malloc_r+0xea>
 8003ab0:	6821      	ldr	r1, [r4, #0]
 8003ab2:	1a6d      	subs	r5, r5, r1
 8003ab4:	4629      	mov	r1, r5
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	f7ff ffa6 	bl	8003a08 <sbrk_aligned>
 8003abc:	3001      	adds	r0, #1
 8003abe:	d03a      	beq.n	8003b36 <_malloc_r+0xea>
 8003ac0:	6823      	ldr	r3, [r4, #0]
 8003ac2:	442b      	add	r3, r5
 8003ac4:	6023      	str	r3, [r4, #0]
 8003ac6:	f8d8 3000 	ldr.w	r3, [r8]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	bb62      	cbnz	r2, 8003b28 <_malloc_r+0xdc>
 8003ace:	f8c8 7000 	str.w	r7, [r8]
 8003ad2:	e00f      	b.n	8003af4 <_malloc_r+0xa8>
 8003ad4:	6822      	ldr	r2, [r4, #0]
 8003ad6:	1b52      	subs	r2, r2, r5
 8003ad8:	d420      	bmi.n	8003b1c <_malloc_r+0xd0>
 8003ada:	2a0b      	cmp	r2, #11
 8003adc:	d917      	bls.n	8003b0e <_malloc_r+0xc2>
 8003ade:	1961      	adds	r1, r4, r5
 8003ae0:	42a3      	cmp	r3, r4
 8003ae2:	6025      	str	r5, [r4, #0]
 8003ae4:	bf18      	it	ne
 8003ae6:	6059      	strne	r1, [r3, #4]
 8003ae8:	6863      	ldr	r3, [r4, #4]
 8003aea:	bf08      	it	eq
 8003aec:	f8c8 1000 	streq.w	r1, [r8]
 8003af0:	5162      	str	r2, [r4, r5]
 8003af2:	604b      	str	r3, [r1, #4]
 8003af4:	4630      	mov	r0, r6
 8003af6:	f000 f82f 	bl	8003b58 <__malloc_unlock>
 8003afa:	f104 000b 	add.w	r0, r4, #11
 8003afe:	1d23      	adds	r3, r4, #4
 8003b00:	f020 0007 	bic.w	r0, r0, #7
 8003b04:	1ac2      	subs	r2, r0, r3
 8003b06:	bf1c      	itt	ne
 8003b08:	1a1b      	subne	r3, r3, r0
 8003b0a:	50a3      	strne	r3, [r4, r2]
 8003b0c:	e7af      	b.n	8003a6e <_malloc_r+0x22>
 8003b0e:	6862      	ldr	r2, [r4, #4]
 8003b10:	42a3      	cmp	r3, r4
 8003b12:	bf0c      	ite	eq
 8003b14:	f8c8 2000 	streq.w	r2, [r8]
 8003b18:	605a      	strne	r2, [r3, #4]
 8003b1a:	e7eb      	b.n	8003af4 <_malloc_r+0xa8>
 8003b1c:	4623      	mov	r3, r4
 8003b1e:	6864      	ldr	r4, [r4, #4]
 8003b20:	e7ae      	b.n	8003a80 <_malloc_r+0x34>
 8003b22:	463c      	mov	r4, r7
 8003b24:	687f      	ldr	r7, [r7, #4]
 8003b26:	e7b6      	b.n	8003a96 <_malloc_r+0x4a>
 8003b28:	461a      	mov	r2, r3
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	42a3      	cmp	r3, r4
 8003b2e:	d1fb      	bne.n	8003b28 <_malloc_r+0xdc>
 8003b30:	2300      	movs	r3, #0
 8003b32:	6053      	str	r3, [r2, #4]
 8003b34:	e7de      	b.n	8003af4 <_malloc_r+0xa8>
 8003b36:	230c      	movs	r3, #12
 8003b38:	6033      	str	r3, [r6, #0]
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	f000 f80c 	bl	8003b58 <__malloc_unlock>
 8003b40:	e794      	b.n	8003a6c <_malloc_r+0x20>
 8003b42:	6005      	str	r5, [r0, #0]
 8003b44:	e7d6      	b.n	8003af4 <_malloc_r+0xa8>
 8003b46:	bf00      	nop
 8003b48:	20000280 	.word	0x20000280

08003b4c <__malloc_lock>:
 8003b4c:	4801      	ldr	r0, [pc, #4]	@ (8003b54 <__malloc_lock+0x8>)
 8003b4e:	f7ff bee8 	b.w	8003922 <__retarget_lock_acquire_recursive>
 8003b52:	bf00      	nop
 8003b54:	20000278 	.word	0x20000278

08003b58 <__malloc_unlock>:
 8003b58:	4801      	ldr	r0, [pc, #4]	@ (8003b60 <__malloc_unlock+0x8>)
 8003b5a:	f7ff bee3 	b.w	8003924 <__retarget_lock_release_recursive>
 8003b5e:	bf00      	nop
 8003b60:	20000278 	.word	0x20000278

08003b64 <__sflush_r>:
 8003b64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b6c:	0716      	lsls	r6, r2, #28
 8003b6e:	4605      	mov	r5, r0
 8003b70:	460c      	mov	r4, r1
 8003b72:	d454      	bmi.n	8003c1e <__sflush_r+0xba>
 8003b74:	684b      	ldr	r3, [r1, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	dc02      	bgt.n	8003b80 <__sflush_r+0x1c>
 8003b7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	dd48      	ble.n	8003c12 <__sflush_r+0xae>
 8003b80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b82:	2e00      	cmp	r6, #0
 8003b84:	d045      	beq.n	8003c12 <__sflush_r+0xae>
 8003b86:	2300      	movs	r3, #0
 8003b88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003b8c:	682f      	ldr	r7, [r5, #0]
 8003b8e:	6a21      	ldr	r1, [r4, #32]
 8003b90:	602b      	str	r3, [r5, #0]
 8003b92:	d030      	beq.n	8003bf6 <__sflush_r+0x92>
 8003b94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b96:	89a3      	ldrh	r3, [r4, #12]
 8003b98:	0759      	lsls	r1, r3, #29
 8003b9a:	d505      	bpl.n	8003ba8 <__sflush_r+0x44>
 8003b9c:	6863      	ldr	r3, [r4, #4]
 8003b9e:	1ad2      	subs	r2, r2, r3
 8003ba0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003ba2:	b10b      	cbz	r3, 8003ba8 <__sflush_r+0x44>
 8003ba4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003ba6:	1ad2      	subs	r2, r2, r3
 8003ba8:	2300      	movs	r3, #0
 8003baa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003bac:	6a21      	ldr	r1, [r4, #32]
 8003bae:	4628      	mov	r0, r5
 8003bb0:	47b0      	blx	r6
 8003bb2:	1c43      	adds	r3, r0, #1
 8003bb4:	89a3      	ldrh	r3, [r4, #12]
 8003bb6:	d106      	bne.n	8003bc6 <__sflush_r+0x62>
 8003bb8:	6829      	ldr	r1, [r5, #0]
 8003bba:	291d      	cmp	r1, #29
 8003bbc:	d82b      	bhi.n	8003c16 <__sflush_r+0xb2>
 8003bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8003c68 <__sflush_r+0x104>)
 8003bc0:	40ca      	lsrs	r2, r1
 8003bc2:	07d6      	lsls	r6, r2, #31
 8003bc4:	d527      	bpl.n	8003c16 <__sflush_r+0xb2>
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	6062      	str	r2, [r4, #4]
 8003bca:	04d9      	lsls	r1, r3, #19
 8003bcc:	6922      	ldr	r2, [r4, #16]
 8003bce:	6022      	str	r2, [r4, #0]
 8003bd0:	d504      	bpl.n	8003bdc <__sflush_r+0x78>
 8003bd2:	1c42      	adds	r2, r0, #1
 8003bd4:	d101      	bne.n	8003bda <__sflush_r+0x76>
 8003bd6:	682b      	ldr	r3, [r5, #0]
 8003bd8:	b903      	cbnz	r3, 8003bdc <__sflush_r+0x78>
 8003bda:	6560      	str	r0, [r4, #84]	@ 0x54
 8003bdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bde:	602f      	str	r7, [r5, #0]
 8003be0:	b1b9      	cbz	r1, 8003c12 <__sflush_r+0xae>
 8003be2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003be6:	4299      	cmp	r1, r3
 8003be8:	d002      	beq.n	8003bf0 <__sflush_r+0x8c>
 8003bea:	4628      	mov	r0, r5
 8003bec:	f7ff feba 	bl	8003964 <_free_r>
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003bf4:	e00d      	b.n	8003c12 <__sflush_r+0xae>
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	4628      	mov	r0, r5
 8003bfa:	47b0      	blx	r6
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	1c50      	adds	r0, r2, #1
 8003c00:	d1c9      	bne.n	8003b96 <__sflush_r+0x32>
 8003c02:	682b      	ldr	r3, [r5, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0c6      	beq.n	8003b96 <__sflush_r+0x32>
 8003c08:	2b1d      	cmp	r3, #29
 8003c0a:	d001      	beq.n	8003c10 <__sflush_r+0xac>
 8003c0c:	2b16      	cmp	r3, #22
 8003c0e:	d11e      	bne.n	8003c4e <__sflush_r+0xea>
 8003c10:	602f      	str	r7, [r5, #0]
 8003c12:	2000      	movs	r0, #0
 8003c14:	e022      	b.n	8003c5c <__sflush_r+0xf8>
 8003c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c1a:	b21b      	sxth	r3, r3
 8003c1c:	e01b      	b.n	8003c56 <__sflush_r+0xf2>
 8003c1e:	690f      	ldr	r7, [r1, #16]
 8003c20:	2f00      	cmp	r7, #0
 8003c22:	d0f6      	beq.n	8003c12 <__sflush_r+0xae>
 8003c24:	0793      	lsls	r3, r2, #30
 8003c26:	680e      	ldr	r6, [r1, #0]
 8003c28:	bf08      	it	eq
 8003c2a:	694b      	ldreq	r3, [r1, #20]
 8003c2c:	600f      	str	r7, [r1, #0]
 8003c2e:	bf18      	it	ne
 8003c30:	2300      	movne	r3, #0
 8003c32:	eba6 0807 	sub.w	r8, r6, r7
 8003c36:	608b      	str	r3, [r1, #8]
 8003c38:	f1b8 0f00 	cmp.w	r8, #0
 8003c3c:	dde9      	ble.n	8003c12 <__sflush_r+0xae>
 8003c3e:	6a21      	ldr	r1, [r4, #32]
 8003c40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003c42:	4643      	mov	r3, r8
 8003c44:	463a      	mov	r2, r7
 8003c46:	4628      	mov	r0, r5
 8003c48:	47b0      	blx	r6
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	dc08      	bgt.n	8003c60 <__sflush_r+0xfc>
 8003c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c56:	81a3      	strh	r3, [r4, #12]
 8003c58:	f04f 30ff 	mov.w	r0, #4294967295
 8003c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c60:	4407      	add	r7, r0
 8003c62:	eba8 0800 	sub.w	r8, r8, r0
 8003c66:	e7e7      	b.n	8003c38 <__sflush_r+0xd4>
 8003c68:	20400001 	.word	0x20400001

08003c6c <_fflush_r>:
 8003c6c:	b538      	push	{r3, r4, r5, lr}
 8003c6e:	690b      	ldr	r3, [r1, #16]
 8003c70:	4605      	mov	r5, r0
 8003c72:	460c      	mov	r4, r1
 8003c74:	b913      	cbnz	r3, 8003c7c <_fflush_r+0x10>
 8003c76:	2500      	movs	r5, #0
 8003c78:	4628      	mov	r0, r5
 8003c7a:	bd38      	pop	{r3, r4, r5, pc}
 8003c7c:	b118      	cbz	r0, 8003c86 <_fflush_r+0x1a>
 8003c7e:	6a03      	ldr	r3, [r0, #32]
 8003c80:	b90b      	cbnz	r3, 8003c86 <_fflush_r+0x1a>
 8003c82:	f7ff fd5b 	bl	800373c <__sinit>
 8003c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0f3      	beq.n	8003c76 <_fflush_r+0xa>
 8003c8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c90:	07d0      	lsls	r0, r2, #31
 8003c92:	d404      	bmi.n	8003c9e <_fflush_r+0x32>
 8003c94:	0599      	lsls	r1, r3, #22
 8003c96:	d402      	bmi.n	8003c9e <_fflush_r+0x32>
 8003c98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c9a:	f7ff fe42 	bl	8003922 <__retarget_lock_acquire_recursive>
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	4621      	mov	r1, r4
 8003ca2:	f7ff ff5f 	bl	8003b64 <__sflush_r>
 8003ca6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ca8:	07da      	lsls	r2, r3, #31
 8003caa:	4605      	mov	r5, r0
 8003cac:	d4e4      	bmi.n	8003c78 <_fflush_r+0xc>
 8003cae:	89a3      	ldrh	r3, [r4, #12]
 8003cb0:	059b      	lsls	r3, r3, #22
 8003cb2:	d4e1      	bmi.n	8003c78 <_fflush_r+0xc>
 8003cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cb6:	f7ff fe35 	bl	8003924 <__retarget_lock_release_recursive>
 8003cba:	e7dd      	b.n	8003c78 <_fflush_r+0xc>

08003cbc <fiprintf>:
 8003cbc:	b40e      	push	{r1, r2, r3}
 8003cbe:	b503      	push	{r0, r1, lr}
 8003cc0:	4601      	mov	r1, r0
 8003cc2:	ab03      	add	r3, sp, #12
 8003cc4:	4805      	ldr	r0, [pc, #20]	@ (8003cdc <fiprintf+0x20>)
 8003cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cca:	6800      	ldr	r0, [r0, #0]
 8003ccc:	9301      	str	r3, [sp, #4]
 8003cce:	f000 f847 	bl	8003d60 <_vfiprintf_r>
 8003cd2:	b002      	add	sp, #8
 8003cd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cd8:	b003      	add	sp, #12
 8003cda:	4770      	bx	lr
 8003cdc:	20000018 	.word	0x20000018

08003ce0 <_sbrk_r>:
 8003ce0:	b538      	push	{r3, r4, r5, lr}
 8003ce2:	4d06      	ldr	r5, [pc, #24]	@ (8003cfc <_sbrk_r+0x1c>)
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	4608      	mov	r0, r1
 8003cea:	602b      	str	r3, [r5, #0]
 8003cec:	f7fd f9b8 	bl	8001060 <_sbrk>
 8003cf0:	1c43      	adds	r3, r0, #1
 8003cf2:	d102      	bne.n	8003cfa <_sbrk_r+0x1a>
 8003cf4:	682b      	ldr	r3, [r5, #0]
 8003cf6:	b103      	cbz	r3, 8003cfa <_sbrk_r+0x1a>
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	bd38      	pop	{r3, r4, r5, pc}
 8003cfc:	20000274 	.word	0x20000274

08003d00 <abort>:
 8003d00:	b508      	push	{r3, lr}
 8003d02:	2006      	movs	r0, #6
 8003d04:	f000 fb8c 	bl	8004420 <raise>
 8003d08:	2001      	movs	r0, #1
 8003d0a:	f7fd f931 	bl	8000f70 <_exit>

08003d0e <__sfputc_r>:
 8003d0e:	6893      	ldr	r3, [r2, #8]
 8003d10:	3b01      	subs	r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	b410      	push	{r4}
 8003d16:	6093      	str	r3, [r2, #8]
 8003d18:	da08      	bge.n	8003d2c <__sfputc_r+0x1e>
 8003d1a:	6994      	ldr	r4, [r2, #24]
 8003d1c:	42a3      	cmp	r3, r4
 8003d1e:	db01      	blt.n	8003d24 <__sfputc_r+0x16>
 8003d20:	290a      	cmp	r1, #10
 8003d22:	d103      	bne.n	8003d2c <__sfputc_r+0x1e>
 8003d24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d28:	f000 babe 	b.w	80042a8 <__swbuf_r>
 8003d2c:	6813      	ldr	r3, [r2, #0]
 8003d2e:	1c58      	adds	r0, r3, #1
 8003d30:	6010      	str	r0, [r2, #0]
 8003d32:	7019      	strb	r1, [r3, #0]
 8003d34:	4608      	mov	r0, r1
 8003d36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <__sfputs_r>:
 8003d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d3e:	4606      	mov	r6, r0
 8003d40:	460f      	mov	r7, r1
 8003d42:	4614      	mov	r4, r2
 8003d44:	18d5      	adds	r5, r2, r3
 8003d46:	42ac      	cmp	r4, r5
 8003d48:	d101      	bne.n	8003d4e <__sfputs_r+0x12>
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	e007      	b.n	8003d5e <__sfputs_r+0x22>
 8003d4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d52:	463a      	mov	r2, r7
 8003d54:	4630      	mov	r0, r6
 8003d56:	f7ff ffda 	bl	8003d0e <__sfputc_r>
 8003d5a:	1c43      	adds	r3, r0, #1
 8003d5c:	d1f3      	bne.n	8003d46 <__sfputs_r+0xa>
 8003d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003d60 <_vfiprintf_r>:
 8003d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d64:	460d      	mov	r5, r1
 8003d66:	b09d      	sub	sp, #116	@ 0x74
 8003d68:	4614      	mov	r4, r2
 8003d6a:	4698      	mov	r8, r3
 8003d6c:	4606      	mov	r6, r0
 8003d6e:	b118      	cbz	r0, 8003d78 <_vfiprintf_r+0x18>
 8003d70:	6a03      	ldr	r3, [r0, #32]
 8003d72:	b90b      	cbnz	r3, 8003d78 <_vfiprintf_r+0x18>
 8003d74:	f7ff fce2 	bl	800373c <__sinit>
 8003d78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d7a:	07d9      	lsls	r1, r3, #31
 8003d7c:	d405      	bmi.n	8003d8a <_vfiprintf_r+0x2a>
 8003d7e:	89ab      	ldrh	r3, [r5, #12]
 8003d80:	059a      	lsls	r2, r3, #22
 8003d82:	d402      	bmi.n	8003d8a <_vfiprintf_r+0x2a>
 8003d84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d86:	f7ff fdcc 	bl	8003922 <__retarget_lock_acquire_recursive>
 8003d8a:	89ab      	ldrh	r3, [r5, #12]
 8003d8c:	071b      	lsls	r3, r3, #28
 8003d8e:	d501      	bpl.n	8003d94 <_vfiprintf_r+0x34>
 8003d90:	692b      	ldr	r3, [r5, #16]
 8003d92:	b99b      	cbnz	r3, 8003dbc <_vfiprintf_r+0x5c>
 8003d94:	4629      	mov	r1, r5
 8003d96:	4630      	mov	r0, r6
 8003d98:	f000 fac4 	bl	8004324 <__swsetup_r>
 8003d9c:	b170      	cbz	r0, 8003dbc <_vfiprintf_r+0x5c>
 8003d9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003da0:	07dc      	lsls	r4, r3, #31
 8003da2:	d504      	bpl.n	8003dae <_vfiprintf_r+0x4e>
 8003da4:	f04f 30ff 	mov.w	r0, #4294967295
 8003da8:	b01d      	add	sp, #116	@ 0x74
 8003daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dae:	89ab      	ldrh	r3, [r5, #12]
 8003db0:	0598      	lsls	r0, r3, #22
 8003db2:	d4f7      	bmi.n	8003da4 <_vfiprintf_r+0x44>
 8003db4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003db6:	f7ff fdb5 	bl	8003924 <__retarget_lock_release_recursive>
 8003dba:	e7f3      	b.n	8003da4 <_vfiprintf_r+0x44>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dc0:	2320      	movs	r3, #32
 8003dc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003dc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003dca:	2330      	movs	r3, #48	@ 0x30
 8003dcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003f7c <_vfiprintf_r+0x21c>
 8003dd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003dd4:	f04f 0901 	mov.w	r9, #1
 8003dd8:	4623      	mov	r3, r4
 8003dda:	469a      	mov	sl, r3
 8003ddc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003de0:	b10a      	cbz	r2, 8003de6 <_vfiprintf_r+0x86>
 8003de2:	2a25      	cmp	r2, #37	@ 0x25
 8003de4:	d1f9      	bne.n	8003dda <_vfiprintf_r+0x7a>
 8003de6:	ebba 0b04 	subs.w	fp, sl, r4
 8003dea:	d00b      	beq.n	8003e04 <_vfiprintf_r+0xa4>
 8003dec:	465b      	mov	r3, fp
 8003dee:	4622      	mov	r2, r4
 8003df0:	4629      	mov	r1, r5
 8003df2:	4630      	mov	r0, r6
 8003df4:	f7ff ffa2 	bl	8003d3c <__sfputs_r>
 8003df8:	3001      	adds	r0, #1
 8003dfa:	f000 80a7 	beq.w	8003f4c <_vfiprintf_r+0x1ec>
 8003dfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e00:	445a      	add	r2, fp
 8003e02:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e04:	f89a 3000 	ldrb.w	r3, [sl]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 809f 	beq.w	8003f4c <_vfiprintf_r+0x1ec>
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f04f 32ff 	mov.w	r2, #4294967295
 8003e14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e18:	f10a 0a01 	add.w	sl, sl, #1
 8003e1c:	9304      	str	r3, [sp, #16]
 8003e1e:	9307      	str	r3, [sp, #28]
 8003e20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003e24:	931a      	str	r3, [sp, #104]	@ 0x68
 8003e26:	4654      	mov	r4, sl
 8003e28:	2205      	movs	r2, #5
 8003e2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e2e:	4853      	ldr	r0, [pc, #332]	@ (8003f7c <_vfiprintf_r+0x21c>)
 8003e30:	f7fc f9d6 	bl	80001e0 <memchr>
 8003e34:	9a04      	ldr	r2, [sp, #16]
 8003e36:	b9d8      	cbnz	r0, 8003e70 <_vfiprintf_r+0x110>
 8003e38:	06d1      	lsls	r1, r2, #27
 8003e3a:	bf44      	itt	mi
 8003e3c:	2320      	movmi	r3, #32
 8003e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e42:	0713      	lsls	r3, r2, #28
 8003e44:	bf44      	itt	mi
 8003e46:	232b      	movmi	r3, #43	@ 0x2b
 8003e48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e4c:	f89a 3000 	ldrb.w	r3, [sl]
 8003e50:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e52:	d015      	beq.n	8003e80 <_vfiprintf_r+0x120>
 8003e54:	9a07      	ldr	r2, [sp, #28]
 8003e56:	4654      	mov	r4, sl
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f04f 0c0a 	mov.w	ip, #10
 8003e5e:	4621      	mov	r1, r4
 8003e60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e64:	3b30      	subs	r3, #48	@ 0x30
 8003e66:	2b09      	cmp	r3, #9
 8003e68:	d94b      	bls.n	8003f02 <_vfiprintf_r+0x1a2>
 8003e6a:	b1b0      	cbz	r0, 8003e9a <_vfiprintf_r+0x13a>
 8003e6c:	9207      	str	r2, [sp, #28]
 8003e6e:	e014      	b.n	8003e9a <_vfiprintf_r+0x13a>
 8003e70:	eba0 0308 	sub.w	r3, r0, r8
 8003e74:	fa09 f303 	lsl.w	r3, r9, r3
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	9304      	str	r3, [sp, #16]
 8003e7c:	46a2      	mov	sl, r4
 8003e7e:	e7d2      	b.n	8003e26 <_vfiprintf_r+0xc6>
 8003e80:	9b03      	ldr	r3, [sp, #12]
 8003e82:	1d19      	adds	r1, r3, #4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	9103      	str	r1, [sp, #12]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	bfbb      	ittet	lt
 8003e8c:	425b      	neglt	r3, r3
 8003e8e:	f042 0202 	orrlt.w	r2, r2, #2
 8003e92:	9307      	strge	r3, [sp, #28]
 8003e94:	9307      	strlt	r3, [sp, #28]
 8003e96:	bfb8      	it	lt
 8003e98:	9204      	strlt	r2, [sp, #16]
 8003e9a:	7823      	ldrb	r3, [r4, #0]
 8003e9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e9e:	d10a      	bne.n	8003eb6 <_vfiprintf_r+0x156>
 8003ea0:	7863      	ldrb	r3, [r4, #1]
 8003ea2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ea4:	d132      	bne.n	8003f0c <_vfiprintf_r+0x1ac>
 8003ea6:	9b03      	ldr	r3, [sp, #12]
 8003ea8:	1d1a      	adds	r2, r3, #4
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	9203      	str	r2, [sp, #12]
 8003eae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003eb2:	3402      	adds	r4, #2
 8003eb4:	9305      	str	r3, [sp, #20]
 8003eb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003f8c <_vfiprintf_r+0x22c>
 8003eba:	7821      	ldrb	r1, [r4, #0]
 8003ebc:	2203      	movs	r2, #3
 8003ebe:	4650      	mov	r0, sl
 8003ec0:	f7fc f98e 	bl	80001e0 <memchr>
 8003ec4:	b138      	cbz	r0, 8003ed6 <_vfiprintf_r+0x176>
 8003ec6:	9b04      	ldr	r3, [sp, #16]
 8003ec8:	eba0 000a 	sub.w	r0, r0, sl
 8003ecc:	2240      	movs	r2, #64	@ 0x40
 8003ece:	4082      	lsls	r2, r0
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	3401      	adds	r4, #1
 8003ed4:	9304      	str	r3, [sp, #16]
 8003ed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003eda:	4829      	ldr	r0, [pc, #164]	@ (8003f80 <_vfiprintf_r+0x220>)
 8003edc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ee0:	2206      	movs	r2, #6
 8003ee2:	f7fc f97d 	bl	80001e0 <memchr>
 8003ee6:	2800      	cmp	r0, #0
 8003ee8:	d03f      	beq.n	8003f6a <_vfiprintf_r+0x20a>
 8003eea:	4b26      	ldr	r3, [pc, #152]	@ (8003f84 <_vfiprintf_r+0x224>)
 8003eec:	bb1b      	cbnz	r3, 8003f36 <_vfiprintf_r+0x1d6>
 8003eee:	9b03      	ldr	r3, [sp, #12]
 8003ef0:	3307      	adds	r3, #7
 8003ef2:	f023 0307 	bic.w	r3, r3, #7
 8003ef6:	3308      	adds	r3, #8
 8003ef8:	9303      	str	r3, [sp, #12]
 8003efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003efc:	443b      	add	r3, r7
 8003efe:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f00:	e76a      	b.n	8003dd8 <_vfiprintf_r+0x78>
 8003f02:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f06:	460c      	mov	r4, r1
 8003f08:	2001      	movs	r0, #1
 8003f0a:	e7a8      	b.n	8003e5e <_vfiprintf_r+0xfe>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	3401      	adds	r4, #1
 8003f10:	9305      	str	r3, [sp, #20]
 8003f12:	4619      	mov	r1, r3
 8003f14:	f04f 0c0a 	mov.w	ip, #10
 8003f18:	4620      	mov	r0, r4
 8003f1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f1e:	3a30      	subs	r2, #48	@ 0x30
 8003f20:	2a09      	cmp	r2, #9
 8003f22:	d903      	bls.n	8003f2c <_vfiprintf_r+0x1cc>
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d0c6      	beq.n	8003eb6 <_vfiprintf_r+0x156>
 8003f28:	9105      	str	r1, [sp, #20]
 8003f2a:	e7c4      	b.n	8003eb6 <_vfiprintf_r+0x156>
 8003f2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f30:	4604      	mov	r4, r0
 8003f32:	2301      	movs	r3, #1
 8003f34:	e7f0      	b.n	8003f18 <_vfiprintf_r+0x1b8>
 8003f36:	ab03      	add	r3, sp, #12
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	462a      	mov	r2, r5
 8003f3c:	4b12      	ldr	r3, [pc, #72]	@ (8003f88 <_vfiprintf_r+0x228>)
 8003f3e:	a904      	add	r1, sp, #16
 8003f40:	4630      	mov	r0, r6
 8003f42:	f3af 8000 	nop.w
 8003f46:	4607      	mov	r7, r0
 8003f48:	1c78      	adds	r0, r7, #1
 8003f4a:	d1d6      	bne.n	8003efa <_vfiprintf_r+0x19a>
 8003f4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f4e:	07d9      	lsls	r1, r3, #31
 8003f50:	d405      	bmi.n	8003f5e <_vfiprintf_r+0x1fe>
 8003f52:	89ab      	ldrh	r3, [r5, #12]
 8003f54:	059a      	lsls	r2, r3, #22
 8003f56:	d402      	bmi.n	8003f5e <_vfiprintf_r+0x1fe>
 8003f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f5a:	f7ff fce3 	bl	8003924 <__retarget_lock_release_recursive>
 8003f5e:	89ab      	ldrh	r3, [r5, #12]
 8003f60:	065b      	lsls	r3, r3, #25
 8003f62:	f53f af1f 	bmi.w	8003da4 <_vfiprintf_r+0x44>
 8003f66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f68:	e71e      	b.n	8003da8 <_vfiprintf_r+0x48>
 8003f6a:	ab03      	add	r3, sp, #12
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	462a      	mov	r2, r5
 8003f70:	4b05      	ldr	r3, [pc, #20]	@ (8003f88 <_vfiprintf_r+0x228>)
 8003f72:	a904      	add	r1, sp, #16
 8003f74:	4630      	mov	r0, r6
 8003f76:	f000 f879 	bl	800406c <_printf_i>
 8003f7a:	e7e4      	b.n	8003f46 <_vfiprintf_r+0x1e6>
 8003f7c:	08004633 	.word	0x08004633
 8003f80:	0800463d 	.word	0x0800463d
 8003f84:	00000000 	.word	0x00000000
 8003f88:	08003d3d 	.word	0x08003d3d
 8003f8c:	08004639 	.word	0x08004639

08003f90 <_printf_common>:
 8003f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f94:	4616      	mov	r6, r2
 8003f96:	4698      	mov	r8, r3
 8003f98:	688a      	ldr	r2, [r1, #8]
 8003f9a:	690b      	ldr	r3, [r1, #16]
 8003f9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	bfb8      	it	lt
 8003fa4:	4613      	movlt	r3, r2
 8003fa6:	6033      	str	r3, [r6, #0]
 8003fa8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003fac:	4607      	mov	r7, r0
 8003fae:	460c      	mov	r4, r1
 8003fb0:	b10a      	cbz	r2, 8003fb6 <_printf_common+0x26>
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	6033      	str	r3, [r6, #0]
 8003fb6:	6823      	ldr	r3, [r4, #0]
 8003fb8:	0699      	lsls	r1, r3, #26
 8003fba:	bf42      	ittt	mi
 8003fbc:	6833      	ldrmi	r3, [r6, #0]
 8003fbe:	3302      	addmi	r3, #2
 8003fc0:	6033      	strmi	r3, [r6, #0]
 8003fc2:	6825      	ldr	r5, [r4, #0]
 8003fc4:	f015 0506 	ands.w	r5, r5, #6
 8003fc8:	d106      	bne.n	8003fd8 <_printf_common+0x48>
 8003fca:	f104 0a19 	add.w	sl, r4, #25
 8003fce:	68e3      	ldr	r3, [r4, #12]
 8003fd0:	6832      	ldr	r2, [r6, #0]
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	42ab      	cmp	r3, r5
 8003fd6:	dc26      	bgt.n	8004026 <_printf_common+0x96>
 8003fd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003fdc:	6822      	ldr	r2, [r4, #0]
 8003fde:	3b00      	subs	r3, #0
 8003fe0:	bf18      	it	ne
 8003fe2:	2301      	movne	r3, #1
 8003fe4:	0692      	lsls	r2, r2, #26
 8003fe6:	d42b      	bmi.n	8004040 <_printf_common+0xb0>
 8003fe8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003fec:	4641      	mov	r1, r8
 8003fee:	4638      	mov	r0, r7
 8003ff0:	47c8      	blx	r9
 8003ff2:	3001      	adds	r0, #1
 8003ff4:	d01e      	beq.n	8004034 <_printf_common+0xa4>
 8003ff6:	6823      	ldr	r3, [r4, #0]
 8003ff8:	6922      	ldr	r2, [r4, #16]
 8003ffa:	f003 0306 	and.w	r3, r3, #6
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	bf02      	ittt	eq
 8004002:	68e5      	ldreq	r5, [r4, #12]
 8004004:	6833      	ldreq	r3, [r6, #0]
 8004006:	1aed      	subeq	r5, r5, r3
 8004008:	68a3      	ldr	r3, [r4, #8]
 800400a:	bf0c      	ite	eq
 800400c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004010:	2500      	movne	r5, #0
 8004012:	4293      	cmp	r3, r2
 8004014:	bfc4      	itt	gt
 8004016:	1a9b      	subgt	r3, r3, r2
 8004018:	18ed      	addgt	r5, r5, r3
 800401a:	2600      	movs	r6, #0
 800401c:	341a      	adds	r4, #26
 800401e:	42b5      	cmp	r5, r6
 8004020:	d11a      	bne.n	8004058 <_printf_common+0xc8>
 8004022:	2000      	movs	r0, #0
 8004024:	e008      	b.n	8004038 <_printf_common+0xa8>
 8004026:	2301      	movs	r3, #1
 8004028:	4652      	mov	r2, sl
 800402a:	4641      	mov	r1, r8
 800402c:	4638      	mov	r0, r7
 800402e:	47c8      	blx	r9
 8004030:	3001      	adds	r0, #1
 8004032:	d103      	bne.n	800403c <_printf_common+0xac>
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800403c:	3501      	adds	r5, #1
 800403e:	e7c6      	b.n	8003fce <_printf_common+0x3e>
 8004040:	18e1      	adds	r1, r4, r3
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	2030      	movs	r0, #48	@ 0x30
 8004046:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800404a:	4422      	add	r2, r4
 800404c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004050:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004054:	3302      	adds	r3, #2
 8004056:	e7c7      	b.n	8003fe8 <_printf_common+0x58>
 8004058:	2301      	movs	r3, #1
 800405a:	4622      	mov	r2, r4
 800405c:	4641      	mov	r1, r8
 800405e:	4638      	mov	r0, r7
 8004060:	47c8      	blx	r9
 8004062:	3001      	adds	r0, #1
 8004064:	d0e6      	beq.n	8004034 <_printf_common+0xa4>
 8004066:	3601      	adds	r6, #1
 8004068:	e7d9      	b.n	800401e <_printf_common+0x8e>
	...

0800406c <_printf_i>:
 800406c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004070:	7e0f      	ldrb	r7, [r1, #24]
 8004072:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004074:	2f78      	cmp	r7, #120	@ 0x78
 8004076:	4691      	mov	r9, r2
 8004078:	4680      	mov	r8, r0
 800407a:	460c      	mov	r4, r1
 800407c:	469a      	mov	sl, r3
 800407e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004082:	d807      	bhi.n	8004094 <_printf_i+0x28>
 8004084:	2f62      	cmp	r7, #98	@ 0x62
 8004086:	d80a      	bhi.n	800409e <_printf_i+0x32>
 8004088:	2f00      	cmp	r7, #0
 800408a:	f000 80d1 	beq.w	8004230 <_printf_i+0x1c4>
 800408e:	2f58      	cmp	r7, #88	@ 0x58
 8004090:	f000 80b8 	beq.w	8004204 <_printf_i+0x198>
 8004094:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004098:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800409c:	e03a      	b.n	8004114 <_printf_i+0xa8>
 800409e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80040a2:	2b15      	cmp	r3, #21
 80040a4:	d8f6      	bhi.n	8004094 <_printf_i+0x28>
 80040a6:	a101      	add	r1, pc, #4	@ (adr r1, 80040ac <_printf_i+0x40>)
 80040a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040ac:	08004105 	.word	0x08004105
 80040b0:	08004119 	.word	0x08004119
 80040b4:	08004095 	.word	0x08004095
 80040b8:	08004095 	.word	0x08004095
 80040bc:	08004095 	.word	0x08004095
 80040c0:	08004095 	.word	0x08004095
 80040c4:	08004119 	.word	0x08004119
 80040c8:	08004095 	.word	0x08004095
 80040cc:	08004095 	.word	0x08004095
 80040d0:	08004095 	.word	0x08004095
 80040d4:	08004095 	.word	0x08004095
 80040d8:	08004217 	.word	0x08004217
 80040dc:	08004143 	.word	0x08004143
 80040e0:	080041d1 	.word	0x080041d1
 80040e4:	08004095 	.word	0x08004095
 80040e8:	08004095 	.word	0x08004095
 80040ec:	08004239 	.word	0x08004239
 80040f0:	08004095 	.word	0x08004095
 80040f4:	08004143 	.word	0x08004143
 80040f8:	08004095 	.word	0x08004095
 80040fc:	08004095 	.word	0x08004095
 8004100:	080041d9 	.word	0x080041d9
 8004104:	6833      	ldr	r3, [r6, #0]
 8004106:	1d1a      	adds	r2, r3, #4
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6032      	str	r2, [r6, #0]
 800410c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004110:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004114:	2301      	movs	r3, #1
 8004116:	e09c      	b.n	8004252 <_printf_i+0x1e6>
 8004118:	6833      	ldr	r3, [r6, #0]
 800411a:	6820      	ldr	r0, [r4, #0]
 800411c:	1d19      	adds	r1, r3, #4
 800411e:	6031      	str	r1, [r6, #0]
 8004120:	0606      	lsls	r6, r0, #24
 8004122:	d501      	bpl.n	8004128 <_printf_i+0xbc>
 8004124:	681d      	ldr	r5, [r3, #0]
 8004126:	e003      	b.n	8004130 <_printf_i+0xc4>
 8004128:	0645      	lsls	r5, r0, #25
 800412a:	d5fb      	bpl.n	8004124 <_printf_i+0xb8>
 800412c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004130:	2d00      	cmp	r5, #0
 8004132:	da03      	bge.n	800413c <_printf_i+0xd0>
 8004134:	232d      	movs	r3, #45	@ 0x2d
 8004136:	426d      	negs	r5, r5
 8004138:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800413c:	4858      	ldr	r0, [pc, #352]	@ (80042a0 <_printf_i+0x234>)
 800413e:	230a      	movs	r3, #10
 8004140:	e011      	b.n	8004166 <_printf_i+0xfa>
 8004142:	6821      	ldr	r1, [r4, #0]
 8004144:	6833      	ldr	r3, [r6, #0]
 8004146:	0608      	lsls	r0, r1, #24
 8004148:	f853 5b04 	ldr.w	r5, [r3], #4
 800414c:	d402      	bmi.n	8004154 <_printf_i+0xe8>
 800414e:	0649      	lsls	r1, r1, #25
 8004150:	bf48      	it	mi
 8004152:	b2ad      	uxthmi	r5, r5
 8004154:	2f6f      	cmp	r7, #111	@ 0x6f
 8004156:	4852      	ldr	r0, [pc, #328]	@ (80042a0 <_printf_i+0x234>)
 8004158:	6033      	str	r3, [r6, #0]
 800415a:	bf14      	ite	ne
 800415c:	230a      	movne	r3, #10
 800415e:	2308      	moveq	r3, #8
 8004160:	2100      	movs	r1, #0
 8004162:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004166:	6866      	ldr	r6, [r4, #4]
 8004168:	60a6      	str	r6, [r4, #8]
 800416a:	2e00      	cmp	r6, #0
 800416c:	db05      	blt.n	800417a <_printf_i+0x10e>
 800416e:	6821      	ldr	r1, [r4, #0]
 8004170:	432e      	orrs	r6, r5
 8004172:	f021 0104 	bic.w	r1, r1, #4
 8004176:	6021      	str	r1, [r4, #0]
 8004178:	d04b      	beq.n	8004212 <_printf_i+0x1a6>
 800417a:	4616      	mov	r6, r2
 800417c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004180:	fb03 5711 	mls	r7, r3, r1, r5
 8004184:	5dc7      	ldrb	r7, [r0, r7]
 8004186:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800418a:	462f      	mov	r7, r5
 800418c:	42bb      	cmp	r3, r7
 800418e:	460d      	mov	r5, r1
 8004190:	d9f4      	bls.n	800417c <_printf_i+0x110>
 8004192:	2b08      	cmp	r3, #8
 8004194:	d10b      	bne.n	80041ae <_printf_i+0x142>
 8004196:	6823      	ldr	r3, [r4, #0]
 8004198:	07df      	lsls	r7, r3, #31
 800419a:	d508      	bpl.n	80041ae <_printf_i+0x142>
 800419c:	6923      	ldr	r3, [r4, #16]
 800419e:	6861      	ldr	r1, [r4, #4]
 80041a0:	4299      	cmp	r1, r3
 80041a2:	bfde      	ittt	le
 80041a4:	2330      	movle	r3, #48	@ 0x30
 80041a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80041ae:	1b92      	subs	r2, r2, r6
 80041b0:	6122      	str	r2, [r4, #16]
 80041b2:	f8cd a000 	str.w	sl, [sp]
 80041b6:	464b      	mov	r3, r9
 80041b8:	aa03      	add	r2, sp, #12
 80041ba:	4621      	mov	r1, r4
 80041bc:	4640      	mov	r0, r8
 80041be:	f7ff fee7 	bl	8003f90 <_printf_common>
 80041c2:	3001      	adds	r0, #1
 80041c4:	d14a      	bne.n	800425c <_printf_i+0x1f0>
 80041c6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ca:	b004      	add	sp, #16
 80041cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	f043 0320 	orr.w	r3, r3, #32
 80041d6:	6023      	str	r3, [r4, #0]
 80041d8:	4832      	ldr	r0, [pc, #200]	@ (80042a4 <_printf_i+0x238>)
 80041da:	2778      	movs	r7, #120	@ 0x78
 80041dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80041e0:	6823      	ldr	r3, [r4, #0]
 80041e2:	6831      	ldr	r1, [r6, #0]
 80041e4:	061f      	lsls	r7, r3, #24
 80041e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80041ea:	d402      	bmi.n	80041f2 <_printf_i+0x186>
 80041ec:	065f      	lsls	r7, r3, #25
 80041ee:	bf48      	it	mi
 80041f0:	b2ad      	uxthmi	r5, r5
 80041f2:	6031      	str	r1, [r6, #0]
 80041f4:	07d9      	lsls	r1, r3, #31
 80041f6:	bf44      	itt	mi
 80041f8:	f043 0320 	orrmi.w	r3, r3, #32
 80041fc:	6023      	strmi	r3, [r4, #0]
 80041fe:	b11d      	cbz	r5, 8004208 <_printf_i+0x19c>
 8004200:	2310      	movs	r3, #16
 8004202:	e7ad      	b.n	8004160 <_printf_i+0xf4>
 8004204:	4826      	ldr	r0, [pc, #152]	@ (80042a0 <_printf_i+0x234>)
 8004206:	e7e9      	b.n	80041dc <_printf_i+0x170>
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	f023 0320 	bic.w	r3, r3, #32
 800420e:	6023      	str	r3, [r4, #0]
 8004210:	e7f6      	b.n	8004200 <_printf_i+0x194>
 8004212:	4616      	mov	r6, r2
 8004214:	e7bd      	b.n	8004192 <_printf_i+0x126>
 8004216:	6833      	ldr	r3, [r6, #0]
 8004218:	6825      	ldr	r5, [r4, #0]
 800421a:	6961      	ldr	r1, [r4, #20]
 800421c:	1d18      	adds	r0, r3, #4
 800421e:	6030      	str	r0, [r6, #0]
 8004220:	062e      	lsls	r6, r5, #24
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	d501      	bpl.n	800422a <_printf_i+0x1be>
 8004226:	6019      	str	r1, [r3, #0]
 8004228:	e002      	b.n	8004230 <_printf_i+0x1c4>
 800422a:	0668      	lsls	r0, r5, #25
 800422c:	d5fb      	bpl.n	8004226 <_printf_i+0x1ba>
 800422e:	8019      	strh	r1, [r3, #0]
 8004230:	2300      	movs	r3, #0
 8004232:	6123      	str	r3, [r4, #16]
 8004234:	4616      	mov	r6, r2
 8004236:	e7bc      	b.n	80041b2 <_printf_i+0x146>
 8004238:	6833      	ldr	r3, [r6, #0]
 800423a:	1d1a      	adds	r2, r3, #4
 800423c:	6032      	str	r2, [r6, #0]
 800423e:	681e      	ldr	r6, [r3, #0]
 8004240:	6862      	ldr	r2, [r4, #4]
 8004242:	2100      	movs	r1, #0
 8004244:	4630      	mov	r0, r6
 8004246:	f7fb ffcb 	bl	80001e0 <memchr>
 800424a:	b108      	cbz	r0, 8004250 <_printf_i+0x1e4>
 800424c:	1b80      	subs	r0, r0, r6
 800424e:	6060      	str	r0, [r4, #4]
 8004250:	6863      	ldr	r3, [r4, #4]
 8004252:	6123      	str	r3, [r4, #16]
 8004254:	2300      	movs	r3, #0
 8004256:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800425a:	e7aa      	b.n	80041b2 <_printf_i+0x146>
 800425c:	6923      	ldr	r3, [r4, #16]
 800425e:	4632      	mov	r2, r6
 8004260:	4649      	mov	r1, r9
 8004262:	4640      	mov	r0, r8
 8004264:	47d0      	blx	sl
 8004266:	3001      	adds	r0, #1
 8004268:	d0ad      	beq.n	80041c6 <_printf_i+0x15a>
 800426a:	6823      	ldr	r3, [r4, #0]
 800426c:	079b      	lsls	r3, r3, #30
 800426e:	d413      	bmi.n	8004298 <_printf_i+0x22c>
 8004270:	68e0      	ldr	r0, [r4, #12]
 8004272:	9b03      	ldr	r3, [sp, #12]
 8004274:	4298      	cmp	r0, r3
 8004276:	bfb8      	it	lt
 8004278:	4618      	movlt	r0, r3
 800427a:	e7a6      	b.n	80041ca <_printf_i+0x15e>
 800427c:	2301      	movs	r3, #1
 800427e:	4632      	mov	r2, r6
 8004280:	4649      	mov	r1, r9
 8004282:	4640      	mov	r0, r8
 8004284:	47d0      	blx	sl
 8004286:	3001      	adds	r0, #1
 8004288:	d09d      	beq.n	80041c6 <_printf_i+0x15a>
 800428a:	3501      	adds	r5, #1
 800428c:	68e3      	ldr	r3, [r4, #12]
 800428e:	9903      	ldr	r1, [sp, #12]
 8004290:	1a5b      	subs	r3, r3, r1
 8004292:	42ab      	cmp	r3, r5
 8004294:	dcf2      	bgt.n	800427c <_printf_i+0x210>
 8004296:	e7eb      	b.n	8004270 <_printf_i+0x204>
 8004298:	2500      	movs	r5, #0
 800429a:	f104 0619 	add.w	r6, r4, #25
 800429e:	e7f5      	b.n	800428c <_printf_i+0x220>
 80042a0:	08004644 	.word	0x08004644
 80042a4:	08004655 	.word	0x08004655

080042a8 <__swbuf_r>:
 80042a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042aa:	460e      	mov	r6, r1
 80042ac:	4614      	mov	r4, r2
 80042ae:	4605      	mov	r5, r0
 80042b0:	b118      	cbz	r0, 80042ba <__swbuf_r+0x12>
 80042b2:	6a03      	ldr	r3, [r0, #32]
 80042b4:	b90b      	cbnz	r3, 80042ba <__swbuf_r+0x12>
 80042b6:	f7ff fa41 	bl	800373c <__sinit>
 80042ba:	69a3      	ldr	r3, [r4, #24]
 80042bc:	60a3      	str	r3, [r4, #8]
 80042be:	89a3      	ldrh	r3, [r4, #12]
 80042c0:	071a      	lsls	r2, r3, #28
 80042c2:	d501      	bpl.n	80042c8 <__swbuf_r+0x20>
 80042c4:	6923      	ldr	r3, [r4, #16]
 80042c6:	b943      	cbnz	r3, 80042da <__swbuf_r+0x32>
 80042c8:	4621      	mov	r1, r4
 80042ca:	4628      	mov	r0, r5
 80042cc:	f000 f82a 	bl	8004324 <__swsetup_r>
 80042d0:	b118      	cbz	r0, 80042da <__swbuf_r+0x32>
 80042d2:	f04f 37ff 	mov.w	r7, #4294967295
 80042d6:	4638      	mov	r0, r7
 80042d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	6922      	ldr	r2, [r4, #16]
 80042de:	1a98      	subs	r0, r3, r2
 80042e0:	6963      	ldr	r3, [r4, #20]
 80042e2:	b2f6      	uxtb	r6, r6
 80042e4:	4283      	cmp	r3, r0
 80042e6:	4637      	mov	r7, r6
 80042e8:	dc05      	bgt.n	80042f6 <__swbuf_r+0x4e>
 80042ea:	4621      	mov	r1, r4
 80042ec:	4628      	mov	r0, r5
 80042ee:	f7ff fcbd 	bl	8003c6c <_fflush_r>
 80042f2:	2800      	cmp	r0, #0
 80042f4:	d1ed      	bne.n	80042d2 <__swbuf_r+0x2a>
 80042f6:	68a3      	ldr	r3, [r4, #8]
 80042f8:	3b01      	subs	r3, #1
 80042fa:	60a3      	str	r3, [r4, #8]
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	6022      	str	r2, [r4, #0]
 8004302:	701e      	strb	r6, [r3, #0]
 8004304:	6962      	ldr	r2, [r4, #20]
 8004306:	1c43      	adds	r3, r0, #1
 8004308:	429a      	cmp	r2, r3
 800430a:	d004      	beq.n	8004316 <__swbuf_r+0x6e>
 800430c:	89a3      	ldrh	r3, [r4, #12]
 800430e:	07db      	lsls	r3, r3, #31
 8004310:	d5e1      	bpl.n	80042d6 <__swbuf_r+0x2e>
 8004312:	2e0a      	cmp	r6, #10
 8004314:	d1df      	bne.n	80042d6 <__swbuf_r+0x2e>
 8004316:	4621      	mov	r1, r4
 8004318:	4628      	mov	r0, r5
 800431a:	f7ff fca7 	bl	8003c6c <_fflush_r>
 800431e:	2800      	cmp	r0, #0
 8004320:	d0d9      	beq.n	80042d6 <__swbuf_r+0x2e>
 8004322:	e7d6      	b.n	80042d2 <__swbuf_r+0x2a>

08004324 <__swsetup_r>:
 8004324:	b538      	push	{r3, r4, r5, lr}
 8004326:	4b29      	ldr	r3, [pc, #164]	@ (80043cc <__swsetup_r+0xa8>)
 8004328:	4605      	mov	r5, r0
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	460c      	mov	r4, r1
 800432e:	b118      	cbz	r0, 8004338 <__swsetup_r+0x14>
 8004330:	6a03      	ldr	r3, [r0, #32]
 8004332:	b90b      	cbnz	r3, 8004338 <__swsetup_r+0x14>
 8004334:	f7ff fa02 	bl	800373c <__sinit>
 8004338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800433c:	0719      	lsls	r1, r3, #28
 800433e:	d422      	bmi.n	8004386 <__swsetup_r+0x62>
 8004340:	06da      	lsls	r2, r3, #27
 8004342:	d407      	bmi.n	8004354 <__swsetup_r+0x30>
 8004344:	2209      	movs	r2, #9
 8004346:	602a      	str	r2, [r5, #0]
 8004348:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800434c:	81a3      	strh	r3, [r4, #12]
 800434e:	f04f 30ff 	mov.w	r0, #4294967295
 8004352:	e033      	b.n	80043bc <__swsetup_r+0x98>
 8004354:	0758      	lsls	r0, r3, #29
 8004356:	d512      	bpl.n	800437e <__swsetup_r+0x5a>
 8004358:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800435a:	b141      	cbz	r1, 800436e <__swsetup_r+0x4a>
 800435c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004360:	4299      	cmp	r1, r3
 8004362:	d002      	beq.n	800436a <__swsetup_r+0x46>
 8004364:	4628      	mov	r0, r5
 8004366:	f7ff fafd 	bl	8003964 <_free_r>
 800436a:	2300      	movs	r3, #0
 800436c:	6363      	str	r3, [r4, #52]	@ 0x34
 800436e:	89a3      	ldrh	r3, [r4, #12]
 8004370:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004374:	81a3      	strh	r3, [r4, #12]
 8004376:	2300      	movs	r3, #0
 8004378:	6063      	str	r3, [r4, #4]
 800437a:	6923      	ldr	r3, [r4, #16]
 800437c:	6023      	str	r3, [r4, #0]
 800437e:	89a3      	ldrh	r3, [r4, #12]
 8004380:	f043 0308 	orr.w	r3, r3, #8
 8004384:	81a3      	strh	r3, [r4, #12]
 8004386:	6923      	ldr	r3, [r4, #16]
 8004388:	b94b      	cbnz	r3, 800439e <__swsetup_r+0x7a>
 800438a:	89a3      	ldrh	r3, [r4, #12]
 800438c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004394:	d003      	beq.n	800439e <__swsetup_r+0x7a>
 8004396:	4621      	mov	r1, r4
 8004398:	4628      	mov	r0, r5
 800439a:	f000 f883 	bl	80044a4 <__smakebuf_r>
 800439e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043a2:	f013 0201 	ands.w	r2, r3, #1
 80043a6:	d00a      	beq.n	80043be <__swsetup_r+0x9a>
 80043a8:	2200      	movs	r2, #0
 80043aa:	60a2      	str	r2, [r4, #8]
 80043ac:	6962      	ldr	r2, [r4, #20]
 80043ae:	4252      	negs	r2, r2
 80043b0:	61a2      	str	r2, [r4, #24]
 80043b2:	6922      	ldr	r2, [r4, #16]
 80043b4:	b942      	cbnz	r2, 80043c8 <__swsetup_r+0xa4>
 80043b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80043ba:	d1c5      	bne.n	8004348 <__swsetup_r+0x24>
 80043bc:	bd38      	pop	{r3, r4, r5, pc}
 80043be:	0799      	lsls	r1, r3, #30
 80043c0:	bf58      	it	pl
 80043c2:	6962      	ldrpl	r2, [r4, #20]
 80043c4:	60a2      	str	r2, [r4, #8]
 80043c6:	e7f4      	b.n	80043b2 <__swsetup_r+0x8e>
 80043c8:	2000      	movs	r0, #0
 80043ca:	e7f7      	b.n	80043bc <__swsetup_r+0x98>
 80043cc:	20000018 	.word	0x20000018

080043d0 <_raise_r>:
 80043d0:	291f      	cmp	r1, #31
 80043d2:	b538      	push	{r3, r4, r5, lr}
 80043d4:	4605      	mov	r5, r0
 80043d6:	460c      	mov	r4, r1
 80043d8:	d904      	bls.n	80043e4 <_raise_r+0x14>
 80043da:	2316      	movs	r3, #22
 80043dc:	6003      	str	r3, [r0, #0]
 80043de:	f04f 30ff 	mov.w	r0, #4294967295
 80043e2:	bd38      	pop	{r3, r4, r5, pc}
 80043e4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80043e6:	b112      	cbz	r2, 80043ee <_raise_r+0x1e>
 80043e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80043ec:	b94b      	cbnz	r3, 8004402 <_raise_r+0x32>
 80043ee:	4628      	mov	r0, r5
 80043f0:	f000 f830 	bl	8004454 <_getpid_r>
 80043f4:	4622      	mov	r2, r4
 80043f6:	4601      	mov	r1, r0
 80043f8:	4628      	mov	r0, r5
 80043fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043fe:	f000 b817 	b.w	8004430 <_kill_r>
 8004402:	2b01      	cmp	r3, #1
 8004404:	d00a      	beq.n	800441c <_raise_r+0x4c>
 8004406:	1c59      	adds	r1, r3, #1
 8004408:	d103      	bne.n	8004412 <_raise_r+0x42>
 800440a:	2316      	movs	r3, #22
 800440c:	6003      	str	r3, [r0, #0]
 800440e:	2001      	movs	r0, #1
 8004410:	e7e7      	b.n	80043e2 <_raise_r+0x12>
 8004412:	2100      	movs	r1, #0
 8004414:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004418:	4620      	mov	r0, r4
 800441a:	4798      	blx	r3
 800441c:	2000      	movs	r0, #0
 800441e:	e7e0      	b.n	80043e2 <_raise_r+0x12>

08004420 <raise>:
 8004420:	4b02      	ldr	r3, [pc, #8]	@ (800442c <raise+0xc>)
 8004422:	4601      	mov	r1, r0
 8004424:	6818      	ldr	r0, [r3, #0]
 8004426:	f7ff bfd3 	b.w	80043d0 <_raise_r>
 800442a:	bf00      	nop
 800442c:	20000018 	.word	0x20000018

08004430 <_kill_r>:
 8004430:	b538      	push	{r3, r4, r5, lr}
 8004432:	4d07      	ldr	r5, [pc, #28]	@ (8004450 <_kill_r+0x20>)
 8004434:	2300      	movs	r3, #0
 8004436:	4604      	mov	r4, r0
 8004438:	4608      	mov	r0, r1
 800443a:	4611      	mov	r1, r2
 800443c:	602b      	str	r3, [r5, #0]
 800443e:	f7fc fd87 	bl	8000f50 <_kill>
 8004442:	1c43      	adds	r3, r0, #1
 8004444:	d102      	bne.n	800444c <_kill_r+0x1c>
 8004446:	682b      	ldr	r3, [r5, #0]
 8004448:	b103      	cbz	r3, 800444c <_kill_r+0x1c>
 800444a:	6023      	str	r3, [r4, #0]
 800444c:	bd38      	pop	{r3, r4, r5, pc}
 800444e:	bf00      	nop
 8004450:	20000274 	.word	0x20000274

08004454 <_getpid_r>:
 8004454:	f7fc bd74 	b.w	8000f40 <_getpid>

08004458 <__swhatbuf_r>:
 8004458:	b570      	push	{r4, r5, r6, lr}
 800445a:	460c      	mov	r4, r1
 800445c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004460:	2900      	cmp	r1, #0
 8004462:	b096      	sub	sp, #88	@ 0x58
 8004464:	4615      	mov	r5, r2
 8004466:	461e      	mov	r6, r3
 8004468:	da0d      	bge.n	8004486 <__swhatbuf_r+0x2e>
 800446a:	89a3      	ldrh	r3, [r4, #12]
 800446c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004470:	f04f 0100 	mov.w	r1, #0
 8004474:	bf14      	ite	ne
 8004476:	2340      	movne	r3, #64	@ 0x40
 8004478:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800447c:	2000      	movs	r0, #0
 800447e:	6031      	str	r1, [r6, #0]
 8004480:	602b      	str	r3, [r5, #0]
 8004482:	b016      	add	sp, #88	@ 0x58
 8004484:	bd70      	pop	{r4, r5, r6, pc}
 8004486:	466a      	mov	r2, sp
 8004488:	f000 f848 	bl	800451c <_fstat_r>
 800448c:	2800      	cmp	r0, #0
 800448e:	dbec      	blt.n	800446a <__swhatbuf_r+0x12>
 8004490:	9901      	ldr	r1, [sp, #4]
 8004492:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004496:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800449a:	4259      	negs	r1, r3
 800449c:	4159      	adcs	r1, r3
 800449e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044a2:	e7eb      	b.n	800447c <__swhatbuf_r+0x24>

080044a4 <__smakebuf_r>:
 80044a4:	898b      	ldrh	r3, [r1, #12]
 80044a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044a8:	079d      	lsls	r5, r3, #30
 80044aa:	4606      	mov	r6, r0
 80044ac:	460c      	mov	r4, r1
 80044ae:	d507      	bpl.n	80044c0 <__smakebuf_r+0x1c>
 80044b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	6123      	str	r3, [r4, #16]
 80044b8:	2301      	movs	r3, #1
 80044ba:	6163      	str	r3, [r4, #20]
 80044bc:	b003      	add	sp, #12
 80044be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044c0:	ab01      	add	r3, sp, #4
 80044c2:	466a      	mov	r2, sp
 80044c4:	f7ff ffc8 	bl	8004458 <__swhatbuf_r>
 80044c8:	9f00      	ldr	r7, [sp, #0]
 80044ca:	4605      	mov	r5, r0
 80044cc:	4639      	mov	r1, r7
 80044ce:	4630      	mov	r0, r6
 80044d0:	f7ff fabc 	bl	8003a4c <_malloc_r>
 80044d4:	b948      	cbnz	r0, 80044ea <__smakebuf_r+0x46>
 80044d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044da:	059a      	lsls	r2, r3, #22
 80044dc:	d4ee      	bmi.n	80044bc <__smakebuf_r+0x18>
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	f043 0302 	orr.w	r3, r3, #2
 80044e6:	81a3      	strh	r3, [r4, #12]
 80044e8:	e7e2      	b.n	80044b0 <__smakebuf_r+0xc>
 80044ea:	89a3      	ldrh	r3, [r4, #12]
 80044ec:	6020      	str	r0, [r4, #0]
 80044ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044f2:	81a3      	strh	r3, [r4, #12]
 80044f4:	9b01      	ldr	r3, [sp, #4]
 80044f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80044fa:	b15b      	cbz	r3, 8004514 <__smakebuf_r+0x70>
 80044fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004500:	4630      	mov	r0, r6
 8004502:	f000 f81d 	bl	8004540 <_isatty_r>
 8004506:	b128      	cbz	r0, 8004514 <__smakebuf_r+0x70>
 8004508:	89a3      	ldrh	r3, [r4, #12]
 800450a:	f023 0303 	bic.w	r3, r3, #3
 800450e:	f043 0301 	orr.w	r3, r3, #1
 8004512:	81a3      	strh	r3, [r4, #12]
 8004514:	89a3      	ldrh	r3, [r4, #12]
 8004516:	431d      	orrs	r5, r3
 8004518:	81a5      	strh	r5, [r4, #12]
 800451a:	e7cf      	b.n	80044bc <__smakebuf_r+0x18>

0800451c <_fstat_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	4d07      	ldr	r5, [pc, #28]	@ (800453c <_fstat_r+0x20>)
 8004520:	2300      	movs	r3, #0
 8004522:	4604      	mov	r4, r0
 8004524:	4608      	mov	r0, r1
 8004526:	4611      	mov	r1, r2
 8004528:	602b      	str	r3, [r5, #0]
 800452a:	f7fc fd71 	bl	8001010 <_fstat>
 800452e:	1c43      	adds	r3, r0, #1
 8004530:	d102      	bne.n	8004538 <_fstat_r+0x1c>
 8004532:	682b      	ldr	r3, [r5, #0]
 8004534:	b103      	cbz	r3, 8004538 <_fstat_r+0x1c>
 8004536:	6023      	str	r3, [r4, #0]
 8004538:	bd38      	pop	{r3, r4, r5, pc}
 800453a:	bf00      	nop
 800453c:	20000274 	.word	0x20000274

08004540 <_isatty_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	4d06      	ldr	r5, [pc, #24]	@ (800455c <_isatty_r+0x1c>)
 8004544:	2300      	movs	r3, #0
 8004546:	4604      	mov	r4, r0
 8004548:	4608      	mov	r0, r1
 800454a:	602b      	str	r3, [r5, #0]
 800454c:	f7fc fd70 	bl	8001030 <_isatty>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d102      	bne.n	800455a <_isatty_r+0x1a>
 8004554:	682b      	ldr	r3, [r5, #0]
 8004556:	b103      	cbz	r3, 800455a <_isatty_r+0x1a>
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	bd38      	pop	{r3, r4, r5, pc}
 800455c:	20000274 	.word	0x20000274

08004560 <_init>:
 8004560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004562:	bf00      	nop
 8004564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004566:	bc08      	pop	{r3}
 8004568:	469e      	mov	lr, r3
 800456a:	4770      	bx	lr

0800456c <_fini>:
 800456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456e:	bf00      	nop
 8004570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004572:	bc08      	pop	{r3}
 8004574:	469e      	mov	lr, r3
 8004576:	4770      	bx	lr
