Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemm_fs && cd ../sw/tests/test_mesh_gemm_fs && mkdir -p build
cp ./build/bin/test_mesh_gemm_fs ../sw/tests/test_mesh_gemm_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemm_fs/build/verif ../sw/tests/test_mesh_gemm_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemm_fs/build/verif.s19 > ../sw/tests/test_mesh_gemm_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemm_fs/build/verif.txt ../sw/tests/test_mesh_gemm_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemm_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemm_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemm_fs/build/verif > ../sw/tests/test_mesh_gemm_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemm_fs/build/verif > ../sw/tests/test_mesh_gemm_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemm_fs/build/verif.objdump > ../sw/tests/test_mesh_gemm_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA 												&& \
make run test=test_mesh_gemm_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemm_fs &&							\
cd test_mesh_gemm_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemm_fs/build/crt0.o
cd sw/tests/test_mesh_gemm_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=build/verif.itb" 
# Start time: 22:48:06 on Nov 04,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast__1)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__8)
# Loading work.spill_register(fast__9)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__18)
# Loading work.spill_register(fast__20)
# Loading work.spill_register(fast__21)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2971 instructions.
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4595ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4595ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4595ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4595ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4740ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4740ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4740ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4740ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4880ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4880ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4880ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 4880ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5185ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5185ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5185ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5185ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 1295ns (259 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 1150ns (230 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 1295ns (259 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 1150ns (230 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 1295ns (259 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 1150ns (230 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 1295ns (259 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 1150ns (230 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5895ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 5900ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 5905ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5995ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5995ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5995ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 5995ns: start-end pair with latency 805ns (161 clock cycles) and accumulated latency 805ns (161 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 6000ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 6000ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 6000ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 6000ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6005ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6005ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6005ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6005ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6615ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6615ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6615ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6615ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6745ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6745ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6745ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6745ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6885ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6885ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6885ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6885ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7025ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7025ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7025ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7025ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8755ns: start-end pair with latency 2135ns (427 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8755ns: start-end pair with latency 2135ns (427 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8755ns: start-end pair with latency 2135ns (427 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8755ns: start-end pair with latency 2135ns (427 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9490ns: start-end pair with latency 2740ns (548 clock cycles) and accumulated latency 2740ns (548 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9490ns: start-end pair with latency 2740ns (548 clock cycles) and accumulated latency 2740ns (548 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9490ns: start-end pair with latency 2740ns (548 clock cycles) and accumulated latency 2740ns (548 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9490ns: start-end pair with latency 2740ns (548 clock cycles) and accumulated latency 2740ns (548 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9525ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9525ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9730ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9730ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10220ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 3330ns (666 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10220ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 3330ns (666 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10225ns: start-end pair with latency 3335ns (667 clock cycles) and accumulated latency 3335ns (667 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10225ns: start-end pair with latency 3335ns (667 clock cycles) and accumulated latency 3335ns (667 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10415ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10715ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10715ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10715ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11060ns: start-end pair with latency 4030ns (806 clock cycles) and accumulated latency 4030ns (806 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11060ns: start-end pair with latency 4030ns (806 clock cycles) and accumulated latency 4030ns (806 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11095ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11095ns: start-end pair with latency 4065ns (813 clock cycles) and accumulated latency 4065ns (813 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11265ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11275ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11285ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11405ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 4010ns (802 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11430ns: start-end pair with latency 1900ns (380 clock cycles) and accumulated latency 4035ns (807 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11570ns: start-end pair with latency 1835ns (367 clock cycles) and accumulated latency 3970ns (794 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11570ns: start-end pair with latency 1835ns (367 clock cycles) and accumulated latency 3970ns (794 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11605ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11630ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11670ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11795ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11795ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12605ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12610ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12675ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12710ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13095ns: start-end pair with latency 2675ns (535 clock cycles) and accumulated latency 5415ns (1083 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13320ns: start-end pair with latency 1685ns (337 clock cycles) and accumulated latency 5695ns (1139 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13335ns: start-end pair with latency 2615ns (523 clock cycles) and accumulated latency 5355ns (1071 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13345ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 5365ns (1073 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13360ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13395ns: start-end pair with latency 2675ns (535 clock cycles) and accumulated latency 5415ns (1083 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13405ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 5765ns (1153 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13465ns: start-end pair with latency 1665ns (333 clock cycles) and accumulated latency 5635ns (1127 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13485ns: start-end pair with latency 1685ns (337 clock cycles) and accumulated latency 5655ns (1131 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13605ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13645ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13665ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 13945ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 14025ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 14050ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 14130ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14600ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 6660ns (1332 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14625ns: start-end pair with latency 3335ns (667 clock cycles) and accumulated latency 6665ns (1333 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14640ns: start-end pair with latency 3360ns (672 clock cycles) and accumulated latency 6695ns (1339 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 14740ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 14790ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 14830ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 14865ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14905ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14950ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14960ns: start-end pair with latency 3350ns (670 clock cycles) and accumulated latency 6685ns (1337 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14970ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 15265ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15735ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 7785ns (1557 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15940ns: start-end pair with latency 2330ns (466 clock cycles) and accumulated latency 7685ns (1537 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15985ns: start-end pair with latency 2335ns (467 clock cycles) and accumulated latency 7700ns (1540 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15990ns: start-end pair with latency 2320ns (464 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 16370ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 16385ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 16525ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16540ns: start-end pair with latency 3930ns (786 clock cycles) and accumulated latency 7960ns (1592 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 16575ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16585ns: start-end pair with latency 3970ns (794 clock cycles) and accumulated latency 8000ns (1600 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16715ns: start-end pair with latency 4000ns (800 clock cycles) and accumulated latency 8065ns (1613 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 16750ns: start-end pair with latency 4070ns (814 clock cycles) and accumulated latency 8135ns (1627 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16890ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16960ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17065ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 17095ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17265ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17300ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17420ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 17445ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17935ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9685ns (1937 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17985ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 9725ns (1945 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18030ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9720ns (1944 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 18295ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9710ns (1942 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18790ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18870ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18885ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18890ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 19800ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 19870ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 19890ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 19900ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20685ns: start-end pair with latency 3790ns (758 clock cycles) and accumulated latency 11750ns (2350 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20735ns: start-end pair with latency 3770ns (754 clock cycles) and accumulated latency 11770ns (2354 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20835ns: start-end pair with latency 3765ns (753 clock cycles) and accumulated latency 11830ns (2366 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 20865ns: start-end pair with latency 3765ns (753 clock cycles) and accumulated latency 11900ns (2380 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 21410ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 21420ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 21830ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 21860ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22550ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22560ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 22970ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 23000ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 8270ns (1654 clock cycles) and accumulated latency 9565ns (1913 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 5615ns (1123 clock cycles) and accumulated latency 6765ns (1353 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 4270ns (854 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 8230ns (1646 clock cycles) and accumulated latency 9525ns (1905 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 5640ns (1128 clock cycles) and accumulated latency 6790ns (1358 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 3190ns (638 clock cycles) and accumulated latency 4200ns (840 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 8195ns (1639 clock cycles) and accumulated latency 9490ns (1898 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 5795ns (1159 clock cycles) and accumulated latency 6945ns (1389 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 3170ns (634 clock cycles) and accumulated latency 4180ns (836 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 9615ns (1923 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 5760ns (1152 clock cycles) and accumulated latency 6910ns (1382 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 3160ns (632 clock cycles) and accumulated latency 4170ns (834 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23065ns: start-end pair with latency 500ns (100 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23070ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23135ns: start-end pair with latency 160ns (32 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23140ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 23165ns: start-end pair with latency 160ns (32 clock cycles) and accumulated latency 965ns (193 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 23170ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24590ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24590ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24590ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24610ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24730ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24730ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24730ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24750ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24770ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24770ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24770ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24790ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24870ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24870ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24870ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 24890ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24910ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24910ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24910ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24925ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24925ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24925ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24930ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24945ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25010ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25010ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25010ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 25030ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25050ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25050ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25050ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25065ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25065ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25065ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25070ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25085ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25190ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25190ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25190ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25205ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25205ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25205ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 25210ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25225ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25350ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25350ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25350ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 25370ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25960ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25975ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25980ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25995ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 1065ns (213 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26140ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26140ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26150ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 1080ns (216 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26155ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 1085ns (217 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26260ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26270ns: start-end pair with latency 1060ns (212 clock cycles) and accumulated latency 1060ns (212 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26300ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26310ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26400ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 1045ns (209 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26400ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 1025ns (205 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26410ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 1055ns (211 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 26410ns: start-end pair with latency 1055ns (211 clock cycles) and accumulated latency 1055ns (211 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27465ns: start-end pair with latency 2690ns (538 clock cycles) and accumulated latency 8385ns (1677 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27485ns: start-end pair with latency 2710ns (542 clock cycles) and accumulated latency 8345ns (1669 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27485ns: start-end pair with latency 2690ns (538 clock cycles) and accumulated latency 8455ns (1691 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27485ns: start-end pair with latency 2710ns (542 clock cycles) and accumulated latency 8365ns (1673 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27730ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27730ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27730ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27750ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27755ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27755ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27755ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27765ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27765ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27765ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27775ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 27785ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27870ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27870ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27870ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27880ns: start-end pair with latency 2685ns (537 clock cycles) and accumulated latency 14455ns (2891 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27890ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27900ns: start-end pair with latency 2705ns (541 clock cycles) and accumulated latency 14455ns (2891 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27900ns: start-end pair with latency 2685ns (537 clock cycles) and accumulated latency 14585ns (2917 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27905ns: start-end pair with latency 2710ns (542 clock cycles) and accumulated latency 14540ns (2908 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28010ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28010ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28010ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28030ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28050ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 10900ns (2180 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28065ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 10850ns (2170 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28065ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 10885ns (2177 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28075ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28085ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28090ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28090ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28100ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28100ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28110ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28135ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28145ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28145ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 12790ns (2558 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28150ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28150ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28150ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28170ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 28170ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28175ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28175ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28175ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28180ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28185ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28185ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28185ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28190ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 12820ns (2564 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28190ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 12860ns (2572 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28195ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 28195ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 12850ns (2570 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28205ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28215ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28215ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 28220ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28225ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28225ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 28230ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 525ns (105 clock cycles) and accumulated latency 10090ns (2018 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 145ns (29 clock cycles) and accumulated latency 6910ns (1382 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 65ns (13 clock cycles) and accumulated latency 4335ns (867 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 1070ns (214 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 525ns (105 clock cycles) and accumulated latency 10050ns (2010 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 190ns (38 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 65ns (13 clock cycles) and accumulated latency 4265ns (853 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 1420ns (284 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 9995ns (1999 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 205ns (41 clock cycles) and accumulated latency 7150ns (1430 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 110ns (22 clock cycles) and accumulated latency 4290ns (858 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 85ns (17 clock cycles) and accumulated latency 1050ns (210 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 525ns (105 clock cycles) and accumulated latency 10140ns (2028 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 190ns (38 clock cycles) and accumulated latency 7100ns (1420 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 60ns (12 clock cycles) and accumulated latency 4230ns (846 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 28295ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 28300ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28675ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28695ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28720ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28720ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28740ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28745ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28755ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28765ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28765ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28775ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28775ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28775ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28780ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28780ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28790ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28790ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28795ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28800ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28800ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28810ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28810ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28820ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28825ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28825ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28835ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28840ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28845ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28845ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28845ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28850ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28850ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28855ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28855ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28860ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28860ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28865ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28875ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28875ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28880ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28890ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28895ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28895ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28905ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28905ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28910ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28920ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28945ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28955ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29775ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2045ns (409 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29780ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29845ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2120ns (424 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29855ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2170ns (434 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29890ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 2055ns (411 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29890ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2035ns (407 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29895ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 2145ns (429 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29905ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2085ns (417 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29905ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 2100ns (420 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29905ns: start-end pair with latency 1045ns (209 clock cycles) and accumulated latency 2070ns (414 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29935ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 2075ns (415 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29980ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29995ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 2135ns (427 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 30000ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 2110ns (422 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 30005ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2140ns (428 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31310ns: start-end pair with latency 2440ns (488 clock cycles) and accumulated latency 16895ns (3379 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31315ns: start-end pair with latency 2545ns (509 clock cycles) and accumulated latency 10890ns (2178 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31330ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 16900ns (3380 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31350ns: start-end pair with latency 2600ns (520 clock cycles) and accumulated latency 10965ns (2193 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31390ns: start-end pair with latency 2540ns (508 clock cycles) and accumulated latency 17080ns (3416 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31425ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 10955ns (2191 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31440ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 17175ns (3435 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31500ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 11100ns (2220 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31705ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31725ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31730ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31740ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31750ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31750ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31750ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31760ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31770ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31795ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31805ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31805ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31810ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31825ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31830ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31830ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31835ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31835ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31840ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31840ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31840ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31845ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31845ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31850ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31855ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31855ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31860ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31865ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31870ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6160ns (1232 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31875ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 13965ns (2793 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31875ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31890ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 15900ns (3180 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31900ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 15740ns (3148 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31900ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31905ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 15810ns (3162 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31910ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 13945ns (2789 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31910ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31915ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31920ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 14005ns (2801 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31925ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31930ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31935ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31935ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 6190ns (1238 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31940ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31945ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31945ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31945ns: start-end pair with latency 3045ns (609 clock cycles) and accumulated latency 15905ns (3181 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31955ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31960ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31970ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31970ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 31980ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31980ns: start-end pair with latency 3080ns (616 clock cycles) and accumulated latency 13980ns (2796 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32005ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 32015ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 230ns (46 clock cycles) and accumulated latency 10320ns (2064 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 7030ns (1406 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 1305ns (261 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 315ns (63 clock cycles) and accumulated latency 10365ns (2073 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 7110ns (1422 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 95ns (19 clock cycles) and accumulated latency 4360ns (872 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 215ns (43 clock cycles) and accumulated latency 1635ns (327 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 230ns (46 clock cycles) and accumulated latency 10225ns (2045 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 60ns (12 clock cycles) and accumulated latency 7210ns (1442 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 4395ns (879 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 1285ns (257 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 335ns (67 clock cycles) and accumulated latency 10475ns (2095 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 165ns (33 clock cycles) and accumulated latency 7265ns (1453 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 150ns (30 clock cycles) and accumulated latency 4380ns (876 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 32080ns: start-end pair with latency 200ns (40 clock cycles) and accumulated latency 1610ns (322 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32085ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32405ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32475ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32485ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33500ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3055ns (611 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33500ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33500ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33500ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3080ns (616 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33510ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33510ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 3120ns (624 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33510ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33510ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33520ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3130ns (626 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33520ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33520ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33520ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3140ns (628 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33530ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3210ns (642 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33530ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3180ns (636 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33530ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3160ns (632 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33530ns: start-end pair with latency 1040ns (208 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35040ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 13450ns (2690 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35040ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 19455ns (3891 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35040ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 13660ns (2732 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35040ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 19735ns (3947 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35060ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 13535ns (2707 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35060ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 19660ns (3932 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35060ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 13545ns (2709 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35060ns: start-end pair with latency 2580ns (516 clock cycles) and accumulated latency 19480ns (3896 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35400ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 16925ns (3385 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35400ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 18730ns (3746 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35400ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 16885ns (3377 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35400ns: start-end pair with latency 2920ns (584 clock cycles) and accumulated latency 18820ns (3764 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35430ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 16895ns (3379 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35430ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 18855ns (3771 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35430ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 16930ns (3386 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35430ns: start-end pair with latency 2950ns (590 clock cycles) and accumulated latency 18690ns (3738 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35435ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9185ns (1837 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35460ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35465ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9215ns (1843 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35465ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9215ns (1843 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35465ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9215ns (1843 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35465ns: start-end pair with latency 3055ns (611 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35490ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35490ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35490ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35490ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 35585ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35590ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 35615ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 35615ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 35615ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 35615ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35620ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35620ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35620ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35620ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38790ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 12380ns (2476 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38790ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 12380ns (2476 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38790ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 12380ns (2476 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38790ns: start-end pair with latency 3195ns (639 clock cycles) and accumulated latency 12380ns (2476 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 38795ns: start-end pair with latency 3205ns (641 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 38795ns: start-end pair with latency 3205ns (641 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 38795ns: start-end pair with latency 3205ns (641 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 38795ns: start-end pair with latency 3205ns (641 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 38800ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 38800ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 38800ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 38800ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38805ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38805ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38805ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38805ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38835ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38835ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 38840ns: start-end pair with latency 3250ns (650 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 38840ns: start-end pair with latency 3250ns (650 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 38845ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 38845ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38850ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38850ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38855ns: start-end pair with latency 3230ns (646 clock cycles) and accumulated latency 12445ns (2489 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38855ns: start-end pair with latency 3230ns (646 clock cycles) and accumulated latency 12445ns (2489 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 38860ns: start-end pair with latency 3240ns (648 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 38860ns: start-end pair with latency 3240ns (648 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 38865ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 38865ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38870ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38870ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38885ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 12475ns (2495 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38885ns: start-end pair with latency 3290ns (658 clock cycles) and accumulated latency 12475ns (2495 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 38890ns: start-end pair with latency 3300ns (660 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 38890ns: start-end pair with latency 3300ns (660 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 38895ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 38895ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38900ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38900ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38910ns: start-end pair with latency 3315ns (663 clock cycles) and accumulated latency 12500ns (2500 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38910ns: start-end pair with latency 3315ns (663 clock cycles) and accumulated latency 12500ns (2500 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 38915ns: start-end pair with latency 3325ns (665 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 38915ns: start-end pair with latency 3325ns (665 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 38920ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 38920ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38925ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38925ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38965ns: start-end pair with latency 3370ns (674 clock cycles) and accumulated latency 12555ns (2511 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38965ns: start-end pair with latency 3370ns (674 clock cycles) and accumulated latency 12555ns (2511 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 38970ns: start-end pair with latency 3380ns (676 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38970ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38970ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 12590ns (2518 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 38970ns: start-end pair with latency 3380ns (676 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 38975ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 38975ns: start-end pair with latency 3355ns (671 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 38975ns: start-end pair with latency 3355ns (671 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 38975ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38980ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 38980ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 38980ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38980ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38985ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 38985ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 41085ns: start-end pair with latency 2275ns (455 clock cycles) and accumulated latency 5380ns (1076 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 41085ns: start-end pair with latency 2275ns (455 clock cycles) and accumulated latency 5380ns (1076 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 41090ns: start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 41090ns: start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 41135ns: start-end pair with latency 2325ns (465 clock cycles) and accumulated latency 5380ns (1076 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 41135ns: start-end pair with latency 2325ns (465 clock cycles) and accumulated latency 5370ns (1074 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 41140ns: start-end pair with latency 2335ns (467 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 41140ns: start-end pair with latency 2335ns (467 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 41190ns: start-end pair with latency 35285ns (7057 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 41190ns: start-end pair with latency 35285ns (7057 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 13535ns (2707 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 13545ns (2709 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 5380ns (1076 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 5380ns (1076 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 12380ns (2476 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 12380ns (2476 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 41240ns: start-end pair with latency 35335ns (7067 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 41240ns: start-end pair with latency 35335ns (7067 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 13450ns (2690 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 13660ns (2732 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 5380ns (1076 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 5370ns (1074 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 12380ns (2476 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 12380ns (2476 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 10320ns (2064 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 10475ns (2095 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 10365ns (2073 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 10225ns (2045 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42115ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6470ns (1294 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42115ns: start-end pair with latency 3260ns (652 clock cycles) and accumulated latency 6420ns (1284 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 42120ns: start-end pair with latency 3270ns (654 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 42120ns: start-end pair with latency 3270ns (654 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42180ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 6435ns (1287 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42180ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 6470ns (1294 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 42185ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 42185ns: start-end pair with latency 3315ns (663 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 42245ns: start-end pair with latency 36340ns (7268 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 42245ns: start-end pair with latency 36340ns (7268 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 16925ns (3385 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 16885ns (3377 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 6470ns (1294 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 6420ns (1284 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 12425ns (2485 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 12425ns (2485 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 42310ns: start-end pair with latency 36405ns (7281 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 42310ns: start-end pair with latency 36405ns (7281 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 16895ns (3379 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 16930ns (3386 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 6435ns (1287 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 6470ns (1294 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 12445ns (2489 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 12445ns (2489 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 7030ns (1406 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 7265ns (1453 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 7110ns (1422 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 7210ns (1442 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43100ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 7375ns (1475 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43100ns: start-end pair with latency 4195ns (839 clock cycles) and accumulated latency 7380ns (1476 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 43105ns: start-end pair with latency 4205ns (841 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 43105ns: start-end pair with latency 4205ns (841 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43200ns: start-end pair with latency 4215ns (843 clock cycles) and accumulated latency 7335ns (1467 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43200ns: start-end pair with latency 4215ns (843 clock cycles) and accumulated latency 7375ns (1475 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 43205ns: start-end pair with latency 4225ns (845 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 43205ns: start-end pair with latency 4225ns (845 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43220ns: start-end pair with latency 4290ns (858 clock cycles) and accumulated latency 7355ns (1471 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43220ns: start-end pair with latency 4290ns (858 clock cycles) and accumulated latency 7370ns (1474 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 43225ns: start-end pair with latency 4300ns (860 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 43225ns: start-end pair with latency 4300ns (860 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 43240ns: start-end pair with latency 37335ns (7467 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 43240ns: start-end pair with latency 37335ns (7467 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 18730ns (3746 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 18820ns (3764 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 7375ns (1475 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 7380ns (1476 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 12475ns (2495 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43255ns: start-end pair with latency 4265ns (853 clock cycles) and accumulated latency 7370ns (1474 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43255ns: start-end pair with latency 4265ns (853 clock cycles) and accumulated latency 7405ns (1481 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 12475ns (2495 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 43260ns: start-end pair with latency 4275ns (855 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 43260ns: start-end pair with latency 4275ns (855 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 43360ns: start-end pair with latency 37355ns (7471 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 43360ns: start-end pair with latency 37355ns (7471 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 19660ns (3932 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 19480ns (3896 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 7335ns (1467 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 7375ns (1475 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 12555ns (2511 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 12555ns (2511 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 43380ns: start-end pair with latency 37375ns (7475 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 43380ns: start-end pair with latency 37375ns (7475 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 4470ns (894 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 19455ns (3891 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 19735ns (3947 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 4380ns (876 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 7355ns (1471 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 7370ns (1474 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 12500ns (2500 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 12500ns (2500 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 43405ns: start-end pair with latency 37500ns (7500 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 43405ns: start-end pair with latency 37500ns (7500 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 18855ns (3771 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 18690ns (3738 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 7370ns (1474 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 7405ns (1481 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 12560ns (2512 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 12590ns (2518 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1305ns (261 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1610ns (322 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1635ns (327 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 1285ns (257 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 4360ns (872 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 4395ns (879 clock cycles)
# [mhartid 4] Number of errors: 0
# [mhartid 12] Number of errors: 0
# [mhartid 8] Number of errors: 0
# [mhartid 0] Number of errors: 0
# [mhartid 5] Number of errors: 0
# [mhartid 13] Number of errors: 0
# [mhartid 9] Number of errors: 0
# [mhartid 1] Number of errors: 0
# [mhartid 6] Number of errors: 0
# [mhartid 10] Number of errors: 0
# [mhartid 14] Number of errors: 0
# [mhartid 2] Number of errors: 0
# [mhartid 7] Number of errors: 0
# [mhartid 11] Number of errors: 0
# [mhartid 15] Number of errors: 0
# [mhartid 3] Number of errors: 0
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 23:01:25 on Nov 04,2025, Elapsed time: 0:13:19
# Errors: 0, Warnings: 16
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/mesh_gemm/t4_m128_4x4/MAGIA'
