vhdl work "DCM_50M.vhd"
verilog work "lab7_experiment9.vf"
